<?xml version="1.0" encoding="utf-8"?>
<DesignTraceability version="1.3" xmlns="http://www.vector.com/vTESTstudio/TraceabilityMatrix/1.0">
  <TestCases>
    <TestCase>
      <Name>Power Supply Testing</Name>
      <Path>InfraTesting\00_InfraTests_RealBus</Path>
      <ID>17ea8d91-dca0-43e9-882e-b466c6889350</ID>
      <Uri>vtso://o49tqbpgqogj/49qq52nm1otn/17ea8d91dca043e9882eb466c6889350</Uri>
      <ExecutableTestUnit-Ref>TU1</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>PMB Testing</Name>
      <Path>InfraTesting\00_InfraTests_RealBus</Path>
      <ID>9f5c033a-4ee6-4e6c-8ea3-c72bc66be9f0</ID>
      <Uri>vtso://o49tqbpgqogj/49qq52nm1otn/9f5c033a4ee64e6c8ea3c72bc66be9f0</Uri>
      <ExecutableTestUnit-Ref>TU1</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>CAN_Trace_Errors_Check</Name>
      <Path>InfraTesting\00_InfraTests_RealBus</Path>
      <ID>234bc29a-1fa9-43b4-9ad2-f355cb575e79</ID>
      <Uri>vtso://o49tqbpgqogj/49qq52nm1otn/234bc29a1fa943b49ad2f355cb575e79</Uri>
      <ExecutableTestUnit-Ref>TU1</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Check All Sequence Counters</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\00_RPC_InfraTesting</Path>
      <ID>1257d083-0beb-4bbb-99f4-c1eda0cd8964</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/1257d0830beb4bbb99f4c1eda0cd8964</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI3</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>Check Bypass Counter</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\00_RPC_InfraTesting</Path>
      <ID>9dea5fc8-f7f2-4b95-9ddf-4b69c78f1821</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/9dea5fc8f7f24b959ddf4b69c78f1821</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI4</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>Operation Mode and Degradation Status</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\00_RPC_InfraTesting</Path>
      <ID>a60c12f0-e4e6-4759-9f59-e7e36ea144c3</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/a60c12f0e4e647599f59e7e36ea144c3</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI5</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>Check RFC Status</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\01_Classe_RPC_Obj_Alpha_SmokeTest</Path>
      <ID>f99d52b6-9cbf-4fcb-9de8-e84958126398</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/f99d52b69cbf4fcb9de8e84958126398</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>RPC Alpha SeqNum Check_Normal Operation Mode</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\01_Classe_RPC_Obj_Alpha_SmokeTest</Path>
      <ID>e01a6cba-7c08-4413-aae3-8b78f5a20da6</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/e01a6cba7c084413aae38b78f5a20da6</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>RPC Alpha SeqNum Check_HilActive Mode</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\01_Classe_RPC_Obj_Alpha_SmokeTest</Path>
      <ID>1663d8ec-0009-4223-afb0-feeedc2f3c89</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/1663d8ec00094223afb0feeedc2f3c89</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>RPC Alpha Failure Counters Check_Normal Operation Mode</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\01_Classe_RPC_Obj_Alpha_SmokeTest</Path>
      <ID>2e3f6070-3733-44d1-850d-903648b40d4a</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/2e3f6070373344d1850d903648b40d4a</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>RPC Alpha Success Counters Check</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\01_Classe_RPC_Obj_Alpha_SmokeTest</Path>
      <ID>be026a7e-f537-46bf-be21-74717020f8e0</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/be026a7ef53746bfbe2174717020f8e0</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Check Obj Inj RFC</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\01_Classe_RPC_Obj_Alpha_SmokeTest</Path>
      <ID>b841812b-25a4-4e64-9324-fb3124625d95</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/b841812b25a44e649324fb3124625d95</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ACC_Basic_Test</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\02_Classe_ACC</Path>
      <ID>4a1162c9-2d96-4f98-871f-b697d6f8ecb1</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/4a1162c92d964f98871fb697d6f8ecb1</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB MovingObj TC 3R1V</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\03_Classe_AEB_EgoLongTgtLong</Path>
      <ID>3cb8c423-8c23-48b0-9bb4-f4ad2cf069e2</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/3cb8c4238c2348b09bb4f4ad2cf069e2</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB MovingObj TC 1R1V FRC FVC</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\03_Classe_AEB_EgoLongTgtLong</Path>
      <ID>5884c347-4473-4dee-bdfe-874761532396</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/5884c34744734deebdfe874761532396</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB MovingObj TC 2R Corners FRR FRL</Name>
      <Path>Classe_TestUnit_RPC_1R_HWset\03_Classe_AEB_EgoLongTgtLong</Path>
      <ID>e672be64-5ce3-4277-b205-6a9f812ff7e8</ID>
      <Uri>vtso://o49tqbpgqogj/60kheocih7cj/e672be645ce34277b2056a9f812ff7e8</Uri>
      <ExecutableTestUnit-Ref>TU2</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Check All Sequence Counters</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\00_DPC_InfraTesting</Path>
      <ID>3ff4c6ce-54e2-4ad2-a30a-aba309fd1bf2</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/3ff4c6ce54e24ad2a30aaba309fd1bf2</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI6</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>Check All Sequence Counters</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\00_DPC_InfraTesting</Path>
      <ID>75375a4c-b54b-4828-b533-b3248b1e6629</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/75375a4cb54b4828b533b3248b1e6629</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI8</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>Operation_Mode_and_Degradation_Status</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\00_DPC_InfraTesting</Path>
      <ID>a9e74cd7-b64b-4985-a579-d34ad1ad7cb3</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/a9e74cd7b64b4985a579d34ad1ad7cb3</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI7</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>Operation_Mode_and_Degradation_Status</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\00_DPC_InfraTesting</Path>
      <ID>5e000a7f-4ce5-4f33-bcaa-cf5be79583fa</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/5e000a7f4ce54f33bcaacf5be79583fa</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI9</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>ACC_Basic_Test</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\01_ACC</Path>
      <ID>4a1162c9-2d96-4f98-871f-b697d6f8ecb1</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/4a1162c92d964f98871fb697d6f8ecb1</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_Testing_Ego_35kph_1R1V_Fusion</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\02_Classe_AEB_EgoLongTgtCross</Path>
      <ID>5823f9e8-2c47-4a1a-bf5b-32b4bce791f2</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/5823f9e82c474a1abf5b32b4bce791f2</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_MovingObj_TC_3R1V</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\03_Classe_AEB_EgoLongTgtLong</Path>
      <ID>ea86661f-076b-4217-af59-51e4128a463c</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/ea86661f076b4217af5951e4128a463c</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_MovingObj_TC_1R1V_FRC_FVC</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\03_Classe_AEB_EgoLongTgtLong</Path>
      <ID>22d296f0-c098-41c1-9c23-c07a7eddeea9</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/22d296f0c09841c19c23c07a7eddeea9</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_MovingObj_TC_2R_Corners_FRR_FRL</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\03_Classe_AEB_EgoLongTgtLong</Path>
      <ID>f553b185-fded-48a1-8dc1-6c4a90ec853c</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/f553b185fded48a18dc16c4a90ec853c</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>LKA_Basic_Test_Steer_Left</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\04_Classe_LKA_Left_Turn</Path>
      <ID>b799f6fd-d414-4acc-aad4-a8ae28430c26</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/b799f6fdd4144accaad4a8ae28430c26</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>LKA_Basic_Test_Steer_Right</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\05_Classe_LKA_Right_Turn</Path>
      <ID>b61cb18c-be30-444b-acab-edf83b059e18</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/b61cb18cbe30444bacabedf83b059e18</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Set RFC Location to Real</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\06_Classe_RPC_Loc_Gamma_SmokeTest</Path>
      <ID>4ad151c0-117b-49fe-9e1a-64e2e6b132dd</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/4ad151c0117b49fe9e1a64e2e6b132dd</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Check Radar Current Consumption</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\06_Classe_RPC_Loc_Gamma_SmokeTest</Path>
      <ID>972bf94a-3c45-48b5-9130-775f787a1b09</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/972bf94a3c4548b59130775f787a1b09</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Check_RFC_Status</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\06_Classe_RPC_Loc_Gamma_SmokeTest</Path>
      <ID>8323e230-8241-43d1-9acb-899f6e3000db</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/8323e230824143d19acb899f6e3000db</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Check_RFC_Loc_Seq_Number</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\06_Classe_RPC_Loc_Gamma_SmokeTest</Path>
      <ID>51433d11-509a-422a-a981-9df09e54d6f9</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/51433d11509a422aa9819df09e54d6f9</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Set RFC Location to Sim</Name>
      <Path>Classe_TestUnit_DPC_1D_HWset\06_Classe_RPC_Loc_Gamma_SmokeTest</Path>
      <ID>43d7a942-ca45-4084-b3c3-cf0e9417678f</ID>
      <Uri>vtso://o49tqbpgqogj/8rileunomdln/43d7a942ca454084b3c3cf0e9417678f</Uri>
      <ExecutableTestUnit-Ref>TU3</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Precondition_Variant_Checks</Name>
      <Path>SysInt_CM\1R_HWset_1R1V_Sensorset</Path>
      <ID>5f124d68-133f-479f-8f2c-a55fe7b876e4</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/5f124d68133f479f8f2ca55fe7b876e4</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ACC_Smoke_Test (config=config_1R_alpha2, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1R_HWset_1R1V_Sensorset\ACC_Smoke_Test</Path>
      <ID>d7aa688a-5ba2-43dd-8cd2-ada3a4528b1d</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/d7aa688a5ba243dd8cd2ada3a4528b1d</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ACC_target_overtaking_ego_10m_cut (config=config_1R_alpha2, ego_speed=ego_speed_40, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1R_HWset_1R1V_Sensorset\ACC_target_overtaking_ego_10m_cut</Path>
      <ID>bbd9c750-e56d-495d-a598-a02254a9a191</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/bbd9c750e56d495da598a02254a9a191</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1R_alpha2, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1R_HWset_1R1V_Sensorset\AEB_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>e453b0bc-f18f-4827-8967-5e93dc317534</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/e453b0bcf18f482789675e93dc317534</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1R_alpha2, ego_speed=ego_speed_50, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1R_HWset_1R1V_Sensorset\AEB_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>ae3c20a8-44d0-4290-812e-a2356646dfcf</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/ae3c20a844d04290812ea2356646dfcf</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_PedestrianCrossing_left_to_right (config=config_1R_alpha2, ego_speed=ego_speed_10, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1R_HWset_1R1V_Sensorset\AEB_EgoLong_PedestrianCrossing_left_to_right</Path>
      <ID>d6f48e83-00d8-40a1-958f-bc431778d1c0</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/d6f48e8300d840a1958fbc431778d1c0</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetOncoming_same_lane__AEB_CCFhos (config=config_1R_alpha2, ego_speed=ego_speed_30, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1R_HWset_1R1V_Sensorset\AEB_EgoLong_TargetOncoming_same_lane__AEB_CCFhos</Path>
      <ID>c041f348-366c-41ad-b5cc-d226926625da</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/c041f348366c41adb5ccd226926625da</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Precondition_Variant_Checks</Name>
      <Path>SysInt_CM\1R1V_HWset_1R1V_Sensorset</Path>
      <ID>222780dc-9b6d-4f93-9080-30de2a94bfd2</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/222780dc9b6d4f93908030de2a94bfd2</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ACC_Smoke_Test (config=config_1R1V_alpha2, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1R1V_HWset_1R1V_Sensorset\ACC_Smoke_Test</Path>
      <ID>67dc5200-872d-42ae-901c-4ab21ee7dc4c</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/67dc5200872d42ae901c4ab21ee7dc4c</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI1</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>ACC_target_overtaking_ego_10m_cut (config=config_1R1V_alpha2, ego_speed=ego_speed_40, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1R1V_HWset_1R1V_Sensorset\ACC_target_overtaking_ego_10m_cut</Path>
      <ID>67168323-be59-44b2-ae05-7edcff8b7591</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/67168323be5944b2ae057edcff8b7591</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1R1V_alpha2, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1R1V_HWset_1R1V_Sensorset\AEB_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>6762a2b5-7654-4c5a-a219-3f9f7d381dbd</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/6762a2b576544c5aa2193f9f7d381dbd</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI2</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1R1V_alpha2, ego_speed=ego_speed_50, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1R1V_HWset_1R1V_Sensorset\AEB_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>acc39f36-8241-453d-bede-d43b445e78b5</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/acc39f368241453dbeded43b445e78b5</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_PedestrianCrossing_left_to_right (config=config_1R1V_alpha2, ego_speed=ego_speed_10, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1R1V_HWset_1R1V_Sensorset\AEB_EgoLong_PedestrianCrossing_left_to_right</Path>
      <ID>062a2f66-bb73-448a-a3b9-afd5942740ff</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/062a2f66bb73448aa3b9afd5942740ff</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetOncoming_same_lane__AEB_CCFhos (config=config_1R_alpha2, ego_speed=ego_speed_30, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1R1V_HWset_1R1V_Sensorset\AEB_EgoLong_TargetOncoming_same_lane__AEB_CCFhos</Path>
      <ID>e31960ed-22ac-4202-93bb-20f03c0d1af0</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/e31960ed22ac420293bb20f03c0d1af0</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Precondition_Variant_Checks</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset</Path>
      <ID>0946420a-ac6b-404f-8411-d9a7e6b26a68</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/0946420aac6b404f8411d9a7e6b26a68</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1D_delta1, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\AEB_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>61992274-65ab-4a78-9dcf-9c151392c2c0</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/6199227465ab4a789dcf9c151392c2c0</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1D_delta1, ego_speed=ego_speed_50, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\AEB_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>bfad0453-6b8f-4d81-ab78-7d258d2123f6</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/bfad04536b8f4d81ab787d258d2123f6</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_PedestrianCrossing_left_to_right (config=config_1D_delta1, ego_speed=ego_speed_20, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\AEB_EgoLong_PedestrianCrossing_left_to_right</Path>
      <ID>9445d47a-0ad6-464a-b582-f6360009d273</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/9445d47a0ad6464ab582f6360009d273</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetOncoming_same_lane__AEB_CCFhos (config=config_1D_delta1, ego_speed=ego_speed_30, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\AEB_EgoLong_TargetOncoming_same_lane__AEB_CCFhos</Path>
      <ID>5492ec74-3bc4-4b20-a6d8-a48b503c10ec</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/5492ec743bc44b20a6d8a48b503c10ec</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoTurnLeft_TargetLong_Car__AEB_CCFTap (config=config_1D_delta1, ego_speed=ego_speed_18, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\AEB_EgoTurnLeft_TargetLong_Car__AEB_CCFTap</Path>
      <ID>ede437c3-269c-4247-9a10-41cc63abe511</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/ede437c3269c42479a1041cc63abe511</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AES_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1D_delta1, ego_speed=ego_speed_50, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\AES_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>12f9011c-be7d-46c0-bf22-020e9f85486f</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/12f9011cbe7d46c0bf22020e9f85486f</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Precondition_Variant_Checks</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset</Path>
      <ID>6479562d-c42a-441d-bd1b-7a526fd8a28c</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/6479562dc42a441dbd1b7a526fd8a28c</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Sensor Data Protocol Start Evaluation</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\ACC_Smoke_Test</Path>
      <ID>145096aa-95db-47db-9805-a89f05ed2687</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/145096aa95db47db9805a89f05ed2687</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ACC_Smoke_Test (config=config_1D_delta5, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\ACC_Smoke_Test</Path>
      <ID>9d9c61b7-28ed-49a9-aa01-af383f277811</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/9d9c61b728ed49a9aa01af383f277811</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Sensor Data Protocol Stop Evaluation and Report</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\ACC_Smoke_Test</Path>
      <ID>f878d04f-8559-464c-9964-fa26fafc0509</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/f878d04f8559464c9964fa26fafc0509</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ACC_target_overtaking_ego_10m_cut (config=config_1D_delta5, ego_speed=ego_speed_40, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\ACC_target_overtaking_ego_10m_cut</Path>
      <ID>35d54c67-b13e-430a-b394-27aaaf424fc3</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/35d54c67b13e430ab39427aaaf424fc3</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>LKA_activation_left_right (config=config_1D_delta5, ego_speed=ego_speed_70, tgt_speed=tgt_speed_30)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\LKA_activation_left_right</Path>
      <ID>de1774ac-9414-4d74-8b37-e85404eea9b9</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/de1774ac94144d748b37e85404eea9b9</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>LCCM_activation_left_right (config=config_1D_delta5, ego_speed=ego_speed_70, tgt_speed=tgt_speed_30)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\LCCM_activation_left_right</Path>
      <ID>35b3372a-a630-48dd-b3c8-6d4b7d147113</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/35b3372aa63048ddb3c86d4b7d147113</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ALC_activation (config=config_1D_delta5, ego_speed=ego_speed_90, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\ALC_activation</Path>
      <ID>02f1dbfa-4411-422b-9cfd-c04f3466ce87</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/02f1dbfa4411422b9cfdc04f3466ce87</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>HF_EST_activation (config=config_1D_delta5, ego_speed=ego_speed_90, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\HF_EST_activation</Path>
      <ID>c649fc33-edde-45d7-af68-404d0dcd639a</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/c649fc33edde45d7af68404d0dcd639a</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ELKA_oncoming_left (config=config_1D_delta5, ego_speed=ego_speed_70, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\ELKA_oncoming_left</Path>
      <ID>175fe96e-f876-455a-b8cd-8063d2ae0d70</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/175fe96ef876455ab8cd8063d2ae0d70</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ELKA_RE_activation_left_right (config=config_1D_delta5, ego_speed=ego_speed_70, tgt_speed=tgt_speed_50)</Name>
      <Path>SysInt_CM\1D_HWset_1R1V_Sensorset\ELKA_RE_activation_left_right</Path>
      <ID>e3085cd7-2608-4680-a174-90691d4e085a</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/e3085cd726084680a17490691d4e085a</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Precondition_Variant_Checks</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset</Path>
      <ID>2fde1676-fd1b-438d-a2a5-2880be3c4fc5</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/2fde1676fd1b438da2a52880be3c4fc5</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ACC_Smoke_Test (config=config_1V1D_delta1, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\ACC_Smoke_Test</Path>
      <ID>a083ff16-1d28-4831-a2e3-dbcd5b64a360</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/a083ff161d284831a2e3dbcd5b64a360</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI10</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1V1D_delta1, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\AEB_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>555dbd17-f5c2-4ae6-8f16-a0535ced650f</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/555dbd17f5c24ae68f16a0535ced650f</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI11</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1V1D_delta1, ego_speed=ego_speed_50, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\AEB_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>dd2f5ca1-c35a-433e-8924-0eae53b6ce25</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/dd2f5ca1c35a433e89240eae53b6ce25</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_PedestrianCrossing_left_to_right (config=config_1V1D_delta1, ego_speed=ego_speed_20, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\AEB_EgoLong_PedestrianCrossing_left_to_right</Path>
      <ID>8dc3ea67-7a39-4a8a-b31d-2ccb547a52bb</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/8dc3ea677a394a8ab31d2ccb547a52bb</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoLong_TargetOncoming_same_lane__AEB_CCFhos (config=config_1V1D_delta1, ego_speed=ego_speed_30, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\AEB_EgoLong_TargetOncoming_same_lane__AEB_CCFhos</Path>
      <ID>5f753546-c744-4033-aa17-0bf55f396c1c</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/5f753546c7444033aa170bf55f396c1c</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AEB_EgoTurnLeft_TargetLong_Car__AEB_CCFTap (config=config_1V1D_delta1, ego_speed=ego_speed_18, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\AEB_EgoTurnLeft_TargetLong_Car__AEB_CCFTap</Path>
      <ID>a3f7ab49-0eb4-47d8-89c5-87dbf3d61a69</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/a3f7ab490eb447d889c587dbf3d61a69</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>AES_EgoLong_TargetLong_Car__AEB_CCRs (config=config_1V1D_delta1, ego_speed=ego_speed_50, tgt_speed=tgt_speed_10)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\AES_EgoLong_TargetLong_Car__AEB_CCRs</Path>
      <ID>06491978-20c8-416f-8732-fe609ddb4287</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/0649197820c8416f8732fe609ddb4287</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>Precondition_Variant_Checks</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset</Path>
      <ID>f30709d0-02d1-4f73-8bf8-d98f6b2b4c6e</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/f30709d002d14f738bf8d98f6b2b4c6e</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>ACC_Smoke_Test (config=config_1V1D_delta5, ego_speed=ego_speed_30, tgt_speed=tgt_speed_0)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\ACC_Smoke_Test</Path>
      <ID>98007dc6-75e8-4008-9091-ad45bbeb3a43</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/98007dc675e840089091ad45bbeb3a43</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI12</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>ACC_target_overtaking_ego_10m_cut (config=config_1V1D_delta5, ego_speed=ego_speed_40, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\ACC_target_overtaking_ego_10m_cut</Path>
      <ID>5ea15ebc-4cc8-44ed-90c9-152b50cb1218</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/5ea15ebc4cc844ed90c9152b50cb1218</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
    </TestCase>
    <TestCase>
      <Name>LKA_activation_left_right (config=config_1V1D_delta5, ego_speed=ego_speed_70, tgt_speed=tgt_speed_30)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\LKA_activation_left_right</Path>
      <ID>4ceb5e4b-9ac3-4e32-bc70-160f88c24013</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/4ceb5e4b9ac34e32bc70160f88c24013</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI18</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>LCCM_activation_left_right (config=config_1V1D_delta5, ego_speed=ego_speed_70, tgt_speed=tgt_speed_30)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\LCCM_activation_left_right</Path>
      <ID>587a62c2-2f41-47b7-b807-9a18f727729b</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/587a62c22f4147b7b8079a18f727729b</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI19</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>ALC_activation (config=config_1V1D_delta5, ego_speed=ego_speed_80, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\ALC_activation</Path>
      <ID>08b0b1bb-540a-4613-a4a2-bac9effc94a8</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/08b0b1bb540a4613a4a2bac9effc94a8</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI13</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>HF_EST_activation (config=config_1V1D_delta5, ego_speed=ego_speed_90, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\HF_EST_activation_HF</Path>
      <ID>ff75f5fc-f514-4dc8-a01e-cafdf2c30def</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/ff75f5fcf5144dc8a01ecafdf2c30def</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI17</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>ELKA_oncoming_left (config=config_1V1D_delta5, ego_speed=ego_speed_70, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\ELKA_oncoming_left</Path>
      <ID>ef2bc2ac-9892-4cd9-a922-1960fc400d17</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/ef2bc2ac98924cd9a9221960fc400d17</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI15</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>ELKA_RE_activation_left_right (config=config_1V1D_delta5, ego_speed=ego_speed_70, tgt_speed=tgt_speed_50)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\ELKA_RE_activation_left_right</Path>
      <ID>71a93354-5c61-4529-a45a-da6063c991ca</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/71a933545c614529a45ada6063c991ca</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI14</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
    <TestCase>
      <Name>HF_EST_activation (config=config_1V1D_delta5, ego_speed=ego_speed_90, tgt_speed=tgt_speed_60)</Name>
      <Path>SysInt_CM\1V1D_HWset_1R1V_Sensorset\HF_EST_activation_EST</Path>
      <ID>faad87a1-1ce6-4f46-8747-6bd4306b619d</ID>
      <Uri>vtso://o49tqbpgqogj/e6nba2r33p2o/faad87a11ce64f4687476bd4306b619d</Uri>
      <ExecutableTestUnit-Ref>TU4</ExecutableTestUnit-Ref>
      <TraceItem-Refs>
        <TraceItem-Ref>TI16</TraceItem-Ref>
      </TraceItem-Refs>
    </TestCase>
  </TestCases>
  <TraceItems>
    <TraceItem ID="TI1">
      <UniqueID>_Y0Em1dF_Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977306</ReadableID>
      <VersionIdentification>2024-04-18T11:01:45.159Z</VersionIdentification>
      <Name>SYSINT.0 - HiL - alpha2 - ACC_Basic_Test</Name>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_Y0Em1dF_Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI2">
      <UniqueID>_SWQ17dF_Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977305</ReadableID>
      <VersionIdentification>2024-04-18T11:00:28.171Z</VersionIdentification>
      <Name>SYSINT.0 - HiL - alpha2 - AEB MovingObj TC 3R1V</Name>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_SWQ17dF_Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI3">
      <UniqueID>_DG-oTNF_Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977304</ReadableID>
      <VersionIdentification>2024-04-18T10:58:54.151Z</VersionIdentification>
      <Name>SYSINT.0 - HiL IF - alpha2 - Check All Sequence Counters</Name>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_DG-oTNF_Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI4">
      <UniqueID>_MldC8P1zEe6JRJITRo0OEg</UniqueID>
      <ReadableID>3028593</ReadableID>
      <VersionIdentification>2024-04-18T11:07:23.297Z</VersionIdentification>
      <Name>SYSINT.0 - HiL IF - alpha2 - Check Object Bypass runnable</Name>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_MldC8P1zEe6JRJITRo0OEg</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI5">
      <UniqueID>_5JWhhtF-Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977303</ReadableID>
      <VersionIdentification>2024-04-18T10:58:49.307Z</VersionIdentification>
      <Name>SYSINT.0 - HiL IF - alpha2 - Operation Mode and Degradation Status</Name>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_5JWhhtF-Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI6">
      <UniqueID>_IM6ZktF6Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977277</ReadableID>
      <VersionIdentification>2024-03-12T10:34:31.553Z</VersionIdentification>
      <Name>SYSINT.0 - HiL IF - delta1 - Check sequence counters</Name>
      <Description>Verify that HiL infrastructure is setup properly</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_IM6ZktF6Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI7">
      <UniqueID>_kdesOdF6Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977280</ReadableID>
      <VersionIdentification>2024-03-26T08:33:24.233Z</VersionIdentification>
      <Name>SYSINT.0 - HiL IF - delta1 - Operation Mode and Degradation Status</Name>
      <Description>Verify that HiL infrastructure is setup properly</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_kdesOdF6Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI8">
      <UniqueID>_MgWA09F-Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977298</ReadableID>
      <VersionIdentification>2024-03-12T10:34:59.944Z</VersionIdentification>
      <Name>SYSINT.0 - HiL IF - delta5 - Check sequence counters</Name>
      <Description>Verify that HiL infrastructure is setup properly</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_MgWA09F-Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI9">
      <UniqueID>_veg0BNF-Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977300</ReadableID>
      <VersionIdentification>2024-03-26T08:33:24.655Z</VersionIdentification>
      <Name>SYSINT.0 - HiL IF - delta5 - Operation Mode and Degradation Status</Name>
      <Description>Verify that HiL infrastructure is setup properly</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_veg0BNF-Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI10">
      <UniqueID>_xFRTL9F6Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977282</ReadableID>
      <VersionIdentification>2024-03-26T08:33:25.483Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta1 - ACC Basic Operation</Name>
      <Description>Test if basic functionality of ACC is given on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_xFRTL9F6Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI11">
      <UniqueID>_s-arNdF9Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977296</ReadableID>
      <VersionIdentification>2024-03-26T08:33:25.749Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta1 - AEB Car2Car Long Standstill</Name>
      <Description>Test if basic functionality of AEB Long Standstill is given on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_s-arNdF9Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI12">
      <UniqueID>_CfvenNF-Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977297</ReadableID>
      <VersionIdentification>2024-03-26T08:33:25.999Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta5 - ACC Basic Operation</Name>
      <Description>Test if basic functionality of ACC is given on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_CfvenNF-Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI13">
      <UniqueID>_zqCjytF_Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977309</ReadableID>
      <VersionIdentification>2024-03-26T08:33:26.828Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta5 - ALC Basic Operation</Name>
      <Description>Test if basic functionality of ALC is given on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_zqCjytF_Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI14">
      <UniqueID>_VB-_3NGAEe6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977313</ReadableID>
      <VersionIdentification>2024-03-26T08:33:27.797Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta5 - ELKA RE activation left right</Name>
      <Description>Test if ELKA RE activation left right is working on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_VB-_3NGAEe6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI15">
      <UniqueID>_D1YJ-NGAEe6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977312</ReadableID>
      <VersionIdentification>2024-03-26T08:33:27.578Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta5 - ELKA oncoming left</Name>
      <Description>Test if ELKA oncoming left is working on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_D1YJ-NGAEe6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI16">
      <UniqueID>_gR2xnNGAEe6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977314</ReadableID>
      <VersionIdentification>2024-03-26T08:33:27.343Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta5 - EST Basic Operation</Name>
      <Description>Test if basic functionality of EST is given on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_gR2xnNGAEe6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI17">
      <UniqueID>_7VyHZ9F_Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977310</ReadableID>
      <VersionIdentification>2024-03-26T08:33:27.093Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta5 - HandsFree Basic Operation</Name>
      <Description>Test if basic functionality of HF is given on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_7VyHZ9F_Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI18">
      <UniqueID>_mcZduNF_Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977307</ReadableID>
      <VersionIdentification>2024-03-26T08:33:26.312Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta5 - LKA Basic Operation</Name>
      <Description>Test if basic functionality of LKA is given on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_mcZduNF_Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI19">
      <UniqueID>_sU8lcNF_Ee6ye_K8V1F0ug</UniqueID>
      <ReadableID>2977308</ReadableID>
      <VersionIdentification>2024-03-26T08:33:26.562Z</VersionIdentification>
      <Name>SYSINT.3 - HiL - delta5 - LKS Basic Operation</Name>
      <Description>Test if basic functionality of LKS is given on a simulated environment</Description>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_sU8lcNF_Ee6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value>    Origin of the Review Criteria: Template - Test Specification Review Protocol_1.3.xlsx (bosch.com) TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the test linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the test suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section")Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are test design guidelines appliedmethodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer   Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
        <Property>
          <Name>Test Case Design</Name>
          <Value> </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
    <TraceItem ID="TI20">
      <UniqueID>_lWWukc8BEe6ye_K8V1F0ug</UniqueID>
      <ReadableID>2975662</ReadableID>
      <VersionIdentification>2024-02-19T08:33:40.439Z</VersionIdentification>
      <Name>TC_HIL_Dummy_vTestStudio_ACC</Name>
      <Reference>https://rb-alm-13-p.de.bosch.com/qm/oslc_qm/contexts/_SYMkRHf7Eeuwru7X4T6EFw/resources/com.ibm.rqm.planning.VersionedTestCase/_lWWukc8BEe6ye_K8V1F0ug</Reference>
      <Product>IBM Rational Quality Manager</Product>
      <AdditionalInformation>
        <Property>
          <Name>Review Criteria</Name>
          <Value> Origin of the Review Criteria: Template - Test Specification Review Protocol_1.4.xlsx (bosch.com)Link to ProLib: Release 23.2 TEST Specification REVIEW CRITERIA for SYS_TST, SYS_INT, SW_TST, SW_INT, SW_UVEREVIEW FOCUS  NOTE: The term "test basis" is used below to have one generic checklist for all test levels: a) test basis for SYS_TST: System Requirements Specification (SysRS), incl. verification criteria b) test basis for SYS_INT: System Architecture and the HW-SW-Interface Specification (HSI), incl. verification criteria c) test basis for SW_TST: Software Requirements Specification (SWRS), incl. verification criteria d) test basis for SW_INT: SW architectural design, incl. verification criteria e) test basis for SW_UVE (unit test): detailed design Verification criteria may be related to the test basis directly, or part of the test strategy. recommended role for checkingCHK001Is the Test Specification linked to the corresponding test basis?  traceabilityTest Basis Author / Test EngineerCHK002Is the Test Specification suitable to verify the test basis? Is it plausible why the content of the test was defined in this way? Does the test fit to the test basis? consistencyTest Basis AuthorCHK003Is it clear what part of the test spec belongs to which part of the test basis?traceabilityTest Basis AuthorCHK004Is the test basisverified completely by the sum of linked test cases, meaning every aspect is covered by a test?completenessTest Basis AuthorCHK005Are the preconditions, test steps and expected results clearly defined for each test case?contentTest Basis Author / Test EngineerCHK006Are the mandatory test methods including the methods for deriving test cases applied? (refer to "Test Plan - Test Matrix Section") Note: see further hints belowmethodTest EngineerCHK007If applicable (according to the project test strategy): are design guidelines related to Test Specification applied?methodTest EngineerCHK008If the Test Case Design and/or Test Case is not documented within RQM (e.g. vTest Studio): - Is the Test Case Design / Test Case saved under configuration management and baselined? - Is bidirectional traceability established between Test Case / Test Case Design and Test Basis?traceabilityTest EngineerCHK009In case the Test Implementation is NOT generated automatically: - Is the Test Implementation saved under configuration management and baselined? - Is bidirectional traceability established between Test Case and Test Implementation? - Is the Test Implementation consistent and complete with/to the Test Case?Test ImplementationTest Engineer                     Notes concerning CHK006: Dependent on the project test strategy, the following checks are exampleswhat may be checked in detail  Note1Is (depending on the ASIL classification) an appropriate combination of test methods and methods for deriving test cases applied? (see "Test Plan - Test Matrix Section") These include but are not limited to: - Requirements-based-tests - Fault Injection tests - Interface tests - Resource usage tests - Performance test - Stress test - Back-to-back comparison test between model and code, if applicable - Boundary values analysis - Generation and analysis of equivalence classes - Error guessing  Note2In case of unit testing, are following coverage goals achieved by using these test cases? - Statement coverage (C0) - Branch coverage (C1) - Modified condition/decision coverage (MC/DC)  Note3In case of SW testing, are following coverage goals achieved by using specified test cases? - Function coverage - Call coverage  Note4Has the interface coverage been tested for all specified operation modes and defined variants?  </Value>
        </Property>
        <Property>
          <Name>Test Case Design</Name>
          <Value>Preconditions:- Specify the initial steps as preparation for the test step execution. Test Steps: Test Step1: Description Test Step1: Expecte resultsTest Step2: Description Test Step2: Expecte resultsTest Step3: Description Test Step3: Expecte resultsPostconditions:- Specify here the actions for setting the test environment to the initial defined state </Value>
        </Property>
      </AdditionalInformation>
    </TraceItem>
  </TraceItems>
  <ExecutableTestUnits>
    <ExecutableTestUnit ID="TU1">
      <Name>InfraTesting</Name>
    </ExecutableTestUnit>
    <ExecutableTestUnit ID="TU2">
      <Name>Classe_TestUnit_RPC_1R_HWset</Name>
    </ExecutableTestUnit>
    <ExecutableTestUnit ID="TU3">
      <Name>Classe_TestUnit_DPC_1D_HWset</Name>
    </ExecutableTestUnit>
    <ExecutableTestUnit ID="TU4">
      <Name>SysInt_CM</Name>
    </ExecutableTestUnit>
  </ExecutableTestUnits>
</DesignTraceability>