// Seed: 1658166442
module module_0 ();
  wire id_2;
  wire id_3, id_4, id_5;
  assign id_3 = id_2;
  always_latch @(posedge 1) $display;
  assign id_1 = id_1;
  wire id_6;
endmodule
program module_1 (
    output wire id_0,
    input tri id_1,
    output supply1 id_2,
    inout wire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri1 id_6
);
  wire id_8 = |id_6, id_9, id_10, id_11;
  module_0 modCall_1 ();
  wire id_12, id_13;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  final id_2 <= 1;
  module_0 modCall_1 ();
  assign id_1 = -1;
endmodule
