$date
	Sun Oct 23 00:43:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#406126
b11100 &
b11100 %
1$
b11100 !
1"
#406127
0"
#406130
b1110 &
b1110 %
#406134
b111 &
b111 %
#406138
b10110 &
b10110 %
#406142
b1011 &
b1011 %
#406146
b100010 &
b100010 %
#406150
b10001 &
b10001 %
#406154
b110100 &
b110100 %
#406158
b11010 &
b11010 %
#406162
b1101 &
b1101 %
#406166
b101000 &
b101000 %
#406170
b10100 &
b10100 %
#406174
b1010 &
b1010 %
#406178
b101 &
b101 %
#406182
b10000 &
b10000 %
#406186
b1000 &
b1000 %
#406190
b100 &
b100 %
#406194
b10 &
b10 %
#406198
b1 &
1#
b1 %
#406202
b0 &
b0 %
0#
0$
#1401811
b111 !
1"
#1401814
b111 &
b111 %
1$
#1401815
0"
#1401818
b10110 &
b10110 %
#1401822
b1011 &
b1011 %
#1401826
b100010 &
b100010 %
#1401830
b10001 &
b10001 %
#1401834
b110100 &
b110100 %
#1401838
b11010 &
b11010 %
#1401842
b1101 &
b1101 %
#1401846
b101000 &
b101000 %
#1401850
b10100 &
b10100 %
#1401854
b1010 &
b1010 %
#1401858
b101 &
b101 %
#1401862
b10000 &
b10000 %
#1401866
b1000 &
b1000 %
#1401870
b100 &
b100 %
#1401874
b10 &
b10 %
#1401878
b1 &
1#
b1 %
#1401882
b0 &
b0 %
0#
0$
#2395744
b1 !
1"
#2395746
b1 &
b1 %
1$
#2395747
0"
#2395750
1#
#2395754
b0 &
b0 %
0#
0$
#4500012
