<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="35" Path="F:/demo_ax7035/demo_ax7035/13_3_sd_picture_lcd_an070/sd_picture_lcd_an070/sd_picture_lcd.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="f9ea2da3c51c4cb7a8ee9a120ebaf17e"/>
    <Option Name="Part" Val="xc7a35tfgg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPCachePermission" Val="disable"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="6"/>
    <Option Name="WTModelSimExportSim" Val="6"/>
    <Option Name="WTQuestaExportSim" Val="6"/>
    <Option Name="WTIesExportSim" Val="6"/>
    <Option Name="WTVcsExportSim" Val="6"/>
    <Option Name="WTRivieraExportSim" Val="6"/>
    <Option Name="WTActivehdlExportSim" Val="6"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/ddr3/ddr3.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/aq_axi_master.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/aq_axi_master.v"/>
          <Attr Name="ImportTime" Val="1480402366"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/ax_debounce.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/ax_debounce.v"/>
          <Attr Name="ImportTime" Val="1500957175"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/ax_pwm.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/bmp_read.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/bmp_read.v"/>
          <Attr Name="ImportTime" Val="1500957175"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/video_define.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/video_define.v"/>
          <Attr Name="ImportTime" Val="1500957175"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/color_bar.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/color_bar.v"/>
          <Attr Name="ImportTime" Val="1500957175"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/frame_fifo_read.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/frame_fifo_read.v"/>
          <Attr Name="ImportTime" Val="1500957175"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/frame_fifo_write.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/frame_fifo_write.v"/>
          <Attr Name="ImportTime" Val="1500957175"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/frame_read_write.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/frame_read_write.v"/>
          <Attr Name="ImportTime" Val="1505290023"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/sd_card_bmp.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/sd_card_bmp.v"/>
          <Attr Name="ImportTime" Val="1505289326"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/sd_card/sd_card_cmd.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/sd_card/sd_card_cmd.v"/>
          <Attr Name="ImportTime" Val="1503625654"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/sd_card/sd_card_sec_read_write.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/sd_card/sd_card_sec_read_write.v"/>
          <Attr Name="ImportTime" Val="1503626037"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/sd_card/sd_card_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/sd_card/sd_card_top.v"/>
          <Attr Name="ImportTime" Val="1502714607"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/sd_card/spi_master.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/sd_card/spi_master.v"/>
          <Attr Name="ImportTime" Val="1502714591"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/video_timing_data.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/video_timing_data.v"/>
          <Attr Name="ImportTime" Val="1500957175"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/src/top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/src/top.v"/>
          <Attr Name="ImportTime" Val="1505291740"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_lcd_an070/sd_picture_lcd.srcs/sources_1/ip/ddr3/mig_b.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="ScopedToCell" Val="ddr3"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/sd_picture_lcd.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/constrs_1/new/sd_picture_lcd.xdc"/>
          <Attr Name="ImportTime" Val="1505295615"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="afifo_32i_64o_256" Type="BlockSrcs" RelSrcDir="$PSRCDIR/afifo_32i_64o_256">
      <File Path="$PSRCDIR/sources_1/ip/afifo_32i_64o_256/afifo_32i_64o_256.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/ip/afifo_32i_64o_256/afifo_32i_64o_256.xci"/>
          <Attr Name="ImportTime" Val="1505290689"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="afifo_32i_64o_256"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="afifo_64i_32o_128" Type="BlockSrcs" RelSrcDir="$PSRCDIR/afifo_64i_32o_128">
      <File Path="$PSRCDIR/sources_1/ip/afifo_64i_32o_128/afifo_64i_32o_128.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/ip/afifo_64i_32o_128/afifo_64i_32o_128.xci"/>
          <Attr Name="ImportTime" Val="1505290863"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="afifo_64i_32o_128"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="video_pll" Type="BlockSrcs" RelSrcDir="$PSRCDIR/video_pll">
      <File Path="$PSRCDIR/sources_1/ip/video_pll/video_pll.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/ip/video_pll/video_pll.xci"/>
          <Attr Name="ImportTime" Val="1505117378"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="video_pll"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sys_pll" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sys_pll">
      <File Path="$PSRCDIR/sources_1/ip/sys_pll/sys_pll.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../demo_AX7050/demo_ax7050/sd_picture_vga/sd_picture_vga.srcs/sources_1/ip/sys_pll/sys_pll.xci"/>
          <Attr Name="ImportTime" Val="1505098858"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="sys_pll"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tfgg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="afifo_32i_64o_256_synth_1" Type="Ft3:Synth" SrcSet="afifo_32i_64o_256" Part="xc7a35tfgg484-1" ConstrsSet="afifo_32i_64o_256" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/afifo_32i_64o_256_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="afifo_64i_32o_128_synth_1" Type="Ft3:Synth" SrcSet="afifo_64i_32o_128" Part="xc7a35tfgg484-1" ConstrsSet="afifo_64i_32o_128" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/afifo_64i_32o_128_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="video_pll_synth_1" Type="Ft3:Synth" SrcSet="video_pll" Part="xc7a35tfgg484-1" ConstrsSet="video_pll" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/video_pll_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sys_pll_synth_1" Type="Ft3:Synth" SrcSet="sys_pll" Part="xc7a35tfgg484-1" ConstrsSet="sys_pll" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/sys_pll_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tfgg484-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="afifo_32i_64o_256_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tfgg484-1" ConstrsSet="afifo_32i_64o_256" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="afifo_32i_64o_256_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="afifo_64i_32o_128_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tfgg484-1" ConstrsSet="afifo_64i_32o_128" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="afifo_64i_32o_128_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="video_pll_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tfgg484-1" ConstrsSet="video_pll" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="video_pll_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sys_pll_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tfgg484-1" ConstrsSet="sys_pll" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="sys_pll_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
</Project>
