<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0
  (the "License"); you may not use this file except in compliance
  with the License.  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES
 OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO
 NON-INFRINGEMENT, MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
  <I name="VAADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VAADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VAADD.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VAADD.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VAADDU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VAADDU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VAADDU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010001101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VAADDU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VADC.VIM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <asm format="VADC.VIM %s, %s, %s" op1="vd" op2="vs2" op3="simm5"/>
  </I>
  <I name="VADC.VVM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VADC.VVM %s, %s, %s" op1="vd" op2="vs2" op3="vs1"/>
  </I>
  <I name="VADC.VXM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VADC.VXM %s, %s, %s" op1="vd" op2="vs2" op3="rs1"/>
  </I>
  <I name="VADD.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VADD.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VADD.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VADD.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VAMOADDEI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000001010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOADDEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOADDEI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOADDEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOADDEI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000001100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOADDEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOADDEI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOADDEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOADDEI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000001110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOADDEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOADDEI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOADDEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOADDEI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000000000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOADDEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOADDEI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000010000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOADDEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOANDEI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110001010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOANDEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOANDEI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOANDEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOANDEI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110001100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOANDEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOANDEI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOANDEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOANDEI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110001110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOANDEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOANDEI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOANDEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOANDEI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110000000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOANDEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOANDEI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110010000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOANDEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMAXEI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010001010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOMAXEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMAXEI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOMAXEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMAXEI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010001100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOMAXEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMAXEI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOMAXEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMAXEI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010001110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOMAXEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMAXEI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOMAXEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMAXEI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010000000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOMAXEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMAXEI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010010000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOMAXEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMAXUEI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110001010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOMAXUEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMAXUEI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOMAXUEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMAXUEI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110001100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOMAXUEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMAXUEI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOMAXUEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMAXUEI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110001110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOMAXUEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMAXUEI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOMAXUEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMAXUEI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110000000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOMAXUEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMAXUEI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110010000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOMAXUEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMINEI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000001010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOMINEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMINEI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOMINEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMINEI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000001100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOMINEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMINEI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOMINEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMINEI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000001110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOMINEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMINEI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOMINEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMINEI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000000000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOMINEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMINEI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000010000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOMINEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMINUEI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100001010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOMINUEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMINUEI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOMINUEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMINUEI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100001100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOMINUEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMINUEI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOMINUEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMINUEI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100001110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOMINUEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMINUEI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOMINUEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOMINUEI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100000000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOMINUEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOMINUEI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100010000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOMINUEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOOREI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100001010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOOREI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOOREI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOOREI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOOREI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100001100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOOREI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOOREI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOOREI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOOREI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100001110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOOREI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOOREI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOOREI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOOREI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100000000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOOREI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOOREI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100010000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOOREI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOSWAPEI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOSWAPEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOSWAPEI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOSWAPEI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOSWAPEI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOSWAPEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOSWAPEI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOSWAPEI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOSWAPEI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOSWAPEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOSWAPEI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOSWAPEI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOSWAPEI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000100000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOSWAPEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOSWAPEI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000110000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOSWAPEI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOXOREI16.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010001010101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOXOREI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOXOREI16.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011010101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VAMOXOREI16.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOXOREI32.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010001100101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOXOREI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOXOREI32.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011100101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VAMOXOREI32.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOXOREI64.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010001110101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOXOREI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOXOREI64.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011110101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VAMOXOREI64.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAMOXOREI8.V" form="No register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010000000101111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOXOREI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vs3" op4="vm"/>
  </I>
  <I name="VAMOXOREI8.V" form="Register write" isa="RISCV" class="VectorAMOInstructionRISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010010000101111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="ReadWrite">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VAMOXOREI8.V %s, %s, %s, %s" op1="rs1" op2="vs2" op3="vd" op4="vm"/>
  </I>
  <I name="VAND.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VAND.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VAND.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VAND.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VAND.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VAND.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VANDN.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VANDN.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VANDN.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VANDN.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VASUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VASUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VASUB.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VASUB.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VASUBU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VASUBU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VASUBU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VASUBU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VBREV.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-15,14-12,6-0" value="010010010100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VBREV.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VBREV8.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-15,14-12,6-0" value="010010010000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VBREV8.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VCLZ.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-15,14-12,6-0" value="010010011000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VCLZ.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VCOMPRESS.VM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01011110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <asm format="VCOMPRESS.VM %s, %s, %s" op1="vd" op2="vs2" op3="vs1"/>
  </I>
  <I name="VCPOP.M" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010000100000101010111"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <asm format="VCPOP.M %s, %s, %s" op1="rd" op2="vs2" op3="vm"/>
  </I>
  <I name="VCPOP.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-15,14-12,6-0" value="010010011100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VCPOP.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VCTZ.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-15,14-12,6-0" value="010010011010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VCTZ.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VDIV.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VDIV.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VDIV.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VDIV.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VDIVU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VDIVU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VDIVU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000001101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VDIVU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFADD.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFADD.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFCLASS.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010011100000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFCLASS.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFCVT.F.X.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010000110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFCVT.F.X.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFCVT.F.XU.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010000100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFCVT.F.XU.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFCVT.RTZ.X.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010001110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFCVT.RTZ.X.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFCVT.RTZ.XU.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010001100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFCVT.RTZ.XU.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFCVT.X.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010000010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFCVT.X.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFCVT.XU.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010000000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFCVT.XU.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFDIV.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFDIV.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFDIV.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFDIV.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFIRST.M" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010000100010101010111"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <asm format="VFIRST.M %s, %s, %s" op1="rd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFMACC.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMACC.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFMACC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMACC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFMADD.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMADD.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFMADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFMAX.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMAX.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFMAX.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMAX.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFMERGE.VFM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01011101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VFMERGE.VFM %s, %s, %s" op1="vd" op2="vs2" op3="rs1"/>
  </I>
  <I name="VFMIN.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMIN.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFMIN.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMIN.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFMSAC.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMSAC.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFMSAC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMSAC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFMSUB.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMSUB.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFMSUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMSUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFMUL.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMUL.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFMUL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFMUL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFMV.F.S" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,19-12,6-0" value="0100001000000011010111"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="32-bit SIMD/FP registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VFMV.F.S %s, %s" op1="rd" op2="vs2"/>
  </I>
  <I name="VFMV.S.F" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0100001000001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <asm format="VFMV.S.F %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VFMV.V.F" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0101111000001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <asm format="VFMV.V.F %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VFNCVT.F.F.W" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010101000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNCVT.F.F.W %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFNCVT.F.X.W" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010100110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNCVT.F.X.W %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFNCVT.F.XU.W" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010100100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNCVT.F.XU.W %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFNCVT.ROD.F.F.W" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010101010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNCVT.ROD.F.F.W %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFNCVT.RTZ.X.F.W" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010101110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNCVT.RTZ.X.F.W %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFNCVT.RTZ.XU.F.W" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010101100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNCVT.RTZ.XU.F.W %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFNCVT.X.F.W" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010100010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNCVT.X.F.W %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFNCVT.XU.F.W" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010100000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNCVT.XU.F.W %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFNMACC.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011011011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNMACC.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFNMACC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNMACC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFNMADD.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNMADD.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFNMADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNMADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFNMSAC.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011111011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNMSAC.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFNMSAC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNMSAC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFNMSUB.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNMSUB.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFNMSUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFNMSUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFRDIV.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFRDIV.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFREC7.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010011001010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFREC7.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFREDMAX.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFREDMAX.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFREDMIN.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFREDMIN.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFREDOSUM.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFREDOSUM.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFREDUSUM.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFREDUSUM.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFRSQRT7.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010011001000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFRSQRT7.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFRSUB.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001111011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFRSUB.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFSGNJ.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSGNJ.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFSGNJ.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSGNJ.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFSGNJN.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSGNJN.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFSGNJN.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSGNJN.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFSGNJX.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSGNJX.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFSGNJX.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSGNJX.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFSLIDE1DOWN.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011111011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSLIDE1DOWN.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFSLIDE1UP.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSLIDE1UP.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFSQRT.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010011000000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSQRT.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFSUB.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSUB.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFSUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFSUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWADD.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWADD.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWADD.WF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWADD.WF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWADD.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWADD.WV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWCVT.F.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010011000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWCVT.F.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFWCVT.F.X.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010010110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWCVT.F.X.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFWCVT.F.XU.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010010100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWCVT.F.XU.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFWCVT.RTZ.X.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010011110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWCVT.RTZ.X.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFWCVT.RTZ.XU.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010011100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWCVT.RTZ.XU.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFWCVT.X.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010010010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWCVT.X.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFWCVT.XU.F.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010010000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWCVT.XU.F.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VFWMACC.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWMACC.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWMACC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWMACC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWMSAC.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWMSAC.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWMSAC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWMSAC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWMUL.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWMUL.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWMUL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWMUL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWNMACC.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111011011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWNMACC.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWNMACC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWNMACC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWNMSAC.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111111011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWNMSAC.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWNMSAC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWNMSAC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWREDOSUM.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWREDOSUM.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWREDUSUM.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWREDUSUM.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWSUB.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWSUB.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWSUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWSUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VFWSUB.WF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101101011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWSUB.WF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VFWSUB.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101100011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VFWSUB.WV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VID.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-12,6-0" value="01010000000100010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VID.V %s, %s" op1="vd" op2="vm"/>
  </I>
  <I name="VIOTA.M" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010100100000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VIOTA.M %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VL1RE16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0000001010001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="16"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL1RE16.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL1RE32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0000001010001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="32"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL1RE32.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL1RE64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0000001010001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="64"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL1RE64.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL1RE8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0000001010000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL1RE8.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL2RE16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0010001010001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="2" elem-width="16"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL2RE16.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL2RE32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0010001010001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="2" elem-width="32"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL2RE32.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL2RE64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0010001010001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="2" elem-width="64"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL2RE64.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL2RE8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0010001010000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="2" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL2RE8.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL4RE16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0110001010001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="4" elem-width="16"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL4RE16.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL4RE32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0110001010001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="4" elem-width="32"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL4RE32.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL4RE64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0110001010001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="4" elem-width="64"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL4RE64.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL4RE8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0110001010000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="4" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL4RE8.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL8RE16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="1110001010001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="8" elem-width="16"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL8RE16.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL8RE32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="1110001010001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="8" elem-width="32"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL8RE32.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL8RE64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="1110001010001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="8" elem-width="64"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL8RE64.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VL8RE8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="1110001010000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="8" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VL8RE8.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VLE16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000000001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLE16.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLE16FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000100001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLE16FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLE32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000000001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLE32.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLE32FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000100001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLE32FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLE64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000000001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLE64.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLE64FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000100001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLE64FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLE8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000000000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLE8.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLE8FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000100000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLE8FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLM.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0000001010110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLM.V %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VLOXEI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLOXEI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXEI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLOXEI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXEI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLOXEI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXEI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLOXEI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG2EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010111010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLOXSEG2EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG2EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010111100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLOXSEG2EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG2EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010111110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLOXSEG2EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG2EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLOXSEG2EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG3EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100111010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLOXSEG3EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG3EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100111100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLOXSEG3EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG3EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100111110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLOXSEG3EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG3EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLOXSEG3EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG4EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110111010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLOXSEG4EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG4EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110111100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLOXSEG4EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG4EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110111110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLOXSEG4EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG4EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLOXSEG4EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG5EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000111010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLOXSEG5EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG5EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000111100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLOXSEG5EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG5EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000111110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLOXSEG5EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG5EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLOXSEG5EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG6EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLOXSEG6EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG6EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLOXSEG6EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG6EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLOXSEG6EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG6EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLOXSEG6EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG7EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100111010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLOXSEG7EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG7EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100111100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLOXSEG7EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG7EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100111110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLOXSEG7EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG7EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLOXSEG7EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG8EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110111010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLOXSEG8EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG8EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110111100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLOXSEG8EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG8EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110111110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLOXSEG8EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLOXSEG8EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110110000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLOXSEG8EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLSE16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="2" element-size="2" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSE16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSE32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="4" element-size="4" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSE32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSE64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="8" element-size="8" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSE64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSE8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000100000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="1" element-size="1" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSE8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSEG2E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000000001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG2E16.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG2E16FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000100001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG2E16FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG2E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000000001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG2E32.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG2E32FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000100001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG2E32FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG2E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000000001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG2E64.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG2E64FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000100001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG2E64FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG2E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000000000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG2E8.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG2E8FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000100000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG2E8FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG3E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000000001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG3E16.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG3E16FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000100001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG3E16FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG3E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000000001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG3E32.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG3E32FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000100001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG3E32FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG3E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000000001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG3E64.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG3E64FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000100001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG3E64FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG3E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000000000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG3E8.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG3E8FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000100000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG3E8FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG4E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000000001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG4E16.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG4E16FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000100001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG4E16FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG4E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000000001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG4E32.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG4E32FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000100001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG4E32FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG4E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000000001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG4E64.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG4E64FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000100001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG4E64FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG4E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000000000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG4E8.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG4E8FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000100000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG4E8FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG5E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000000001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG5E16.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG5E16FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000100001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG5E16FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG5E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000000001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG5E32.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG5E32FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000100001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG5E32FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG5E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000000001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG5E64.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG5E64FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000100001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG5E64FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG5E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000000000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG5E8.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG5E8FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000100000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG5E8FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG6E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000000001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG6E16.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG6E16FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000100001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG6E16FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG6E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000000001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG6E32.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG6E32FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000100001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG6E32FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG6E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000000001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG6E64.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG6E64FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000100001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG6E64FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG6E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000000000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG6E8.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG6E8FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000100000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG6E8FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG7E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000000001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG7E16.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG7E16FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000100001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG7E16FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG7E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000000001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG7E32.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG7E32FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000100001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG7E32FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG7E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000000001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG7E64.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG7E64FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000100001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG7E64FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG7E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000000000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG7E8.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG7E8FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000100000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG7E8FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG8E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000000001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG8E16.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG8E16FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000100001010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG8E16FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG8E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000000001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG8E32.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG8E32FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000100001100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG8E32FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG8E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000000001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG8E64.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG8E64FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000100001110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG8E64FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG8E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000000000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG8E8.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSEG8E8FF.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000100000000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSEG8E8FF.V %s, %s, %s" op1="vd" op2="rs1" op3="vm"/>
  </I>
  <I name="VLSSEG2E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="4" element-size="2" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG2E16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG2E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="8" element-size="4" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG2E32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG2E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="16" element-size="8" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG2E64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG2E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010100000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="2" element-size="1" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG2E8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG3E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100101010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="6" element-size="2" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG3E16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG3E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100101100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="12" element-size="4" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG3E32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG3E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100101110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="24" element-size="8" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG3E64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG3E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100100000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="3" element-size="1" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG3E8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG4E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110101010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="8" element-size="2" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG4E16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG4E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110101100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="16" element-size="4" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG4E32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG4E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110101110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="32" element-size="8" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG4E64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG4E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110100000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="4" element-size="1" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG4E8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG5E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000101010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="10" element-size="2" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG5E16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG5E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000101100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="20" element-size="4" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG5E32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG5E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000101110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="40" element-size="8" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG5E64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG5E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000100000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="5" element-size="1" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG5E8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG6E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010101010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="12" element-size="2" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG6E16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG6E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010101100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="24" element-size="4" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG6E32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG6E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010101110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="48" element-size="8" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG6E64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG6E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010100000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="6" element-size="1" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG6E8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG7E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100101010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="14" element-size="2" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG7E16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG7E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100101100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="28" element-size="4" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG7E32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG7E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100101110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="56" element-size="8" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG7E64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG7E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100100000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="7" element-size="1" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG7E8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG8E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110101010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="16" element-size="2" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG8E16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG8E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110101100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="32" element-size="4" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG8E32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG8E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110101110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="64" element-size="8" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG8E64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLSSEG8E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110100000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="8" element-size="1" index="rs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VLSSEG8E8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VLUXEI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLUXEI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXEI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLUXEI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXEI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLUXEI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXEI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000010000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLUXEI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG2EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLUXSEG2EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG2EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLUXSEG2EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG2EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLUXSEG2EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG2EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010010000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLUXSEG2EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG3EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLUXSEG3EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG3EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLUXSEG3EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG3EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLUXSEG3EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG3EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100010000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLUXSEG3EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG4EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLUXSEG4EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG4EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLUXSEG4EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG4EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLUXSEG4EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG4EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110010000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLUXSEG4EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG5EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLUXSEG5EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG5EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLUXSEG5EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG5EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLUXSEG5EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG5EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000010000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLUXSEG5EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG6EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLUXSEG6EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG6EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLUXSEG6EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG6EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLUXSEG6EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG6EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010010000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLUXSEG6EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG7EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLUXSEG7EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG7EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLUXSEG7EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG7EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLUXSEG7EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG7EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100010000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLUXSEG7EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG8EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011010000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VLUXSEG8EI16.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG8EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011100000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VLUXSEG8EI32.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG8EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011110000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VLUXSEG8EI64.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VLUXSEG8EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110010000000111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VLUXSEG8EI8.V %s, %s, %s, %s" op1="vd" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VMACC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMACC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMACC.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011011101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMACC.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMADC.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <asm format="VMADC.VI %s, %s, %s" op1="vd" op2="vs2" op3="simm5"/>
  </I>
  <I name="VMADC.VIM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000100111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <asm format="VMADC.VIM %s, %s, %s" op1="vd" op2="vs2" op3="simm5"/>
  </I>
  <I name="VMADC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VMADC.VV %s, %s, %s" op1="vd" op2="vs2" op3="vs1"/>
  </I>
  <I name="VMADC.VVM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VMADC.VVM %s, %s, %s" op1="vd" op2="vs2" op3="vs1"/>
  </I>
  <I name="VMADC.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VMADC.VX %s, %s, %s" op1="vd" op2="vs2" op3="rs1"/>
  </I>
  <I name="VMADC.VXM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VMADC.VXM %s, %s, %s" op1="vd" op2="vs2" op3="rs1"/>
  </I>
  <I name="VMADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMADD.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMADD.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMAND.MM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMAND.MM %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMANDN.MM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMANDN.MM %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMAX.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMAX.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMAX.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMAX.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMAXU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMAXU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMAXU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMAXU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMERGE.VIM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01011100111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <asm format="VMERGE.VIM %s, %s, %s" op1="vd" op2="vs2" op3="simm5"/>
  </I>
  <I name="VMERGE.VVM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01011100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VMERGE.VVM %s, %s, %s" op1="vd" op2="vs2" op3="vs1"/>
  </I>
  <I name="VMERGE.VXM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01011101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VMERGE.VXM %s, %s, %s" op1="vd" op2="vs2" op3="rs1"/>
  </I>
  <I name="VMFEQ.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFEQ.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMFEQ.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFEQ.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMFGE.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111111011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFGE.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMFGT.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111011011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFGT.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMFLE.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFLE.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMFLE.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110010011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFLE.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMFLT.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110111011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFLT.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMFLT.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110110011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFLT.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMFNE.VF" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111001011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFNE.VF %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMFNE.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111000011010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMFNE.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMIN.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMIN.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMIN.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMIN.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMINU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMINU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMINU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMINU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMNAND.MM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMNAND.MM %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMNOR.MM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMNOR.MM %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMOR.MM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMOR.MM %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMORN.MM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMORN.MM %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMSBC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01001110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VMSBC.VV %s, %s, %s" op1="vd" op2="vs2" op3="vs1"/>
  </I>
  <I name="VMSBC.VVM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01001100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VMSBC.VVM %s, %s, %s" op1="vd" op2="vs2" op3="vs1"/>
  </I>
  <I name="VMSBC.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01001111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VMSBC.VX %s, %s, %s" op1="vd" op2="vs2" op3="rs1"/>
  </I>
  <I name="VMSBC.VXM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01001101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VMSBC.VXM %s, %s, %s" op1="vd" op2="vs2" op3="rs1"/>
  </I>
  <I name="VMSBF.M" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010100000010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSBF.M %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VMSEQ.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSEQ.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VMSEQ.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSEQ.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMSEQ.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSEQ.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMSGT.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSGT.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VMSGT.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSGT.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMSGTU.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111100111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSGTU.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VMSGTU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSGTU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMSIF.M" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010100000110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSIF.M %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VMSLE.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLE.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VMSLE.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLE.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMSLE.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLE.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMSLEU.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLEU.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VMSLEU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLEU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMSLEU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLEU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMSLT.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLT.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMSLT.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLT.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMSLTU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLTU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMSLTU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSLTU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMSNE.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSNE.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VMSNE.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSNE.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMSNE.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSNE.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMSOF.M" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010100000100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMSOF.M %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VMUL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMUL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMUL.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001011101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMUL.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMULH.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMULH.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMULH.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMULH.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMULHSU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMULHSU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMULHSU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001101101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMULHSU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMULHU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMULHU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMULHU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001001101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMULHU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VMV.S.X" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="0100001000001101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VMV.S.X %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VMV.V.I" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0101111000000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <asm format="VMV.V.I %s, %s" op1="vd" op2="simm5"/>
  </I>
  <I name="VMV.V.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0101111000000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VMV.V.V %s, %s" op1="vd" op2="vs1"/>
  </I>
  <I name="VMV.V.X" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0101111000001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VMV.V.X %s, %s" op1="vd" op2="rs1"/>
  </I>
  <I name="VMV.X.S" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,19-12,6-0" value="0100001000000101010111"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VMV.X.S %s, %s" op1="rd" op2="vs2"/>
  </I>
  <I name="VMV1R.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,19-12,6-0" value="1001111000000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="8"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="8"/>
    <asm format="VMV1R.VI %s, %s" op1="vd" op2="vs2"/>
  </I>
  <I name="VMV2R.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,19-12,6-0" value="1001111000010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="2" elem-width="8"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="2" elem-width="8"/>
    <asm format="VMV2R.VI %s, %s" op1="vd" op2="vs2"/>
  </I>
  <I name="VMV4R.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,19-12,6-0" value="1001111000110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="4" elem-width="8"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="4" elem-width="8"/>
    <asm format="VMV4R.VI %s, %s" op1="vd" op2="vs2"/>
  </I>
  <I name="VMV8R.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,19-12,6-0" value="1001111001110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="WholeRegister" reg-count="8" elem-width="8"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="8" elem-width="8"/>
    <asm format="VMV8R.VI %s, %s" op1="vd" op2="vs2"/>
  </I>
  <I name="VMXNOR.MM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0111110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMXNOR.MM %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VMXOR.MM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VMXOR.MM %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VNCLIP.WI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNCLIP.WI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VNCLIP.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNCLIP.WV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VNCLIP.WX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNCLIP.WX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VNCLIPU.WI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011100111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNCLIPU.WI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VNCLIPU.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNCLIPU.WV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VNCLIPU.WX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNCLIPU.WX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VNMSAC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNMSAC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VNMSAC.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNMSAC.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VNMSUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNMSUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VNMSUB.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNMSUB.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VNSRA.WI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNSRA.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VNSRA.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNSRA.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VNSRA.WX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNSRA.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VNSRL.WI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNSRL.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VNSRL.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNSRL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VNSRL.WX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1011001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VNSRL.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VOR.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010100111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VOR.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VOR.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VOR.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VOR.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VOR.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VREDAND.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREDAND.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREDMAX.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREDMAX.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREDMAXU.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREDMAXU.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREDMIN.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREDMIN.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREDMINU.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0001000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREDMINU.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREDOR.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREDOR.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREDSUM.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREDSUM.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREDXOR.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREDXOR.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREM.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREM.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREM.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREM.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VREMU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREMU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VREMU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000101101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREMU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VREV8.V" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-15,14-12,6-0" value="010010010010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VREV8.V %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VRGATHER.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VRGATHER.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VRGATHER.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VRGATHER.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VRGATHER.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VRGATHER.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VRGATHEREI16.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VRGATHEREI16.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VROL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0101010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VROL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VROL.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0101011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VROL.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VROR.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="010100111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="uimm5" type="Immediate" bits="19-15"/>
    <O name="uimm1" type="Immediate" bits="26-26"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VROR.VI %s, %s, %s, %s, %s" op1="vd" op2="vs2" op3="uimm5" op4="uimm1" op5="vm"/>
  </I>
  <I name="VROR.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0101000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VROR.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VROR.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0101001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VROR.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VRSUB.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VRSUB.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VRSUB.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VRSUB.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VS1R.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0000001010000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VS1R.V %s, %s" op1="vs3" op2="rs1"/>
  </I>
  <I name="VS2R.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0010001010000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="2" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VS2R.V %s, %s" op1="vs3" op2="rs1"/>
  </I>
  <I name="VS4R.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0110001010000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="4" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VS4R.V %s, %s" op1="vs3" op2="rs1"/>
  </I>
  <I name="VS8R.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="1110001010000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="8" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VS8R.V %s, %s" op1="vs3" op2="rs1"/>
  </I>
  <I name="VSADD.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSADD.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSADD.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSADD.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSADDU.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSADDU.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSADDU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSADDU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSADDU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSADDU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSBC.VVM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01001000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <asm format="VSBC.VVM %s, %s, %s" op1="vd" op2="vs2" op3="vs1"/>
  </I>
  <I name="VSBC.VXM" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01001001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Nonzero vector registers"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <asm format="VSBC.VXM %s, %s, %s" op1="vd" op2="vs2" op3="rs1"/>
  </I>
  <I name="VSE16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000000001010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSE16.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSE32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000000001100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSE32.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSE64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000000001110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSE64.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSE8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="000000000000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSE8.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSETIVLI" isa="RISCV" class="VsetvlInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-30,14-12,6-0" value="111111010111"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="uimm5" type="Immediate" bits="19-15" class="VsetvlAvlImmediateOperand"/>
    <O name="zimm10" type="Immediate" bits="29-20" class="VsetvlVtypeImmediateOperand"/>
    <asm format="VSETIVLI %s, %s, %s" op1="rd" op2="uimm5" op3="zimm10"/>
  </I>
  <I name="VSETVL" isa="RISCV" class="VsetvlInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10000001111010111"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs" class="VsetvlAvlRegisterOperand"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs" differ="rs1" class="VsetvlVtypeRegisterOperand"/>
    <asm format="VSETVL %s, %s, %s" op1="rd" op2="rs1" op3="rs2"/>
  </I>
  <I name="VSETVLI" isa="RISCV" class="VsetvlInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-31,14-12,6-0" value="01111010111"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs" class="VsetvlAvlRegisterOperand"/>
    <O name="zimm11" type="Immediate" bits="30-20" class="VsetvlVtypeImmediateOperand"/>
    <asm format="VSETVLI %s, %s, %s" op1="rd" op2="rs1" op3="zimm11"/>
  </I>
  <I name="VSEXT.VF2" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010001110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="0.5" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSEXT.VF2 %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VSEXT.VF4" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010001010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="0.25" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSEXT.VF4 %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VSEXT.VF8" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010000110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="0.125" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSEXT.VF8 %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VSLIDE1DOWN.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLIDE1DOWN.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSLIDE1UP.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011101101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLIDE1UP.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSLIDEDOWN.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLIDEDOWN.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSLIDEDOWN.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLIDEDOWN.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSLIDEUP.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011100111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLIDEUP.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSLIDEUP.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0011101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLIDEUP.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSLL.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLL.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSLL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSLL.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSLL.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSM.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-20,14-12,6-0" value="0000001010110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="WholeRegister" reg-count="1" elem-width="8"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSM.V %s, %s" op1="vs3" op2="rs1"/>
  </I>
  <I name="VSMUL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSMUL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSMUL.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1001111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSMUL.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSOXEI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSOXEI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXEI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSOXEI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXEI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000111110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSOXEI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXEI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSOXEI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG2EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010111010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSOXSEG2EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG2EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010111100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSOXSEG2EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG2EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010111110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSOXSEG2EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG2EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSOXSEG2EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG3EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100111010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSOXSEG3EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG3EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100111100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSOXSEG3EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG3EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100111110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSOXSEG3EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG3EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSOXSEG3EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG4EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110111010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSOXSEG4EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG4EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110111100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSOXSEG4EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG4EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110111110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSOXSEG4EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG4EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSOXSEG4EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG5EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000111010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSOXSEG5EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG5EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000111100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSOXSEG5EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG5EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000111110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSOXSEG5EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG5EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSOXSEG5EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG6EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSOXSEG6EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG6EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSOXSEG6EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG6EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSOXSEG6EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG6EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSOXSEG6EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG7EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100111010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSOXSEG7EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG7EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100111100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSOXSEG7EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG7EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100111110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSOXSEG7EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG7EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSOXSEG7EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG8EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110111010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSOXSEG8EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG8EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110111100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSOXSEG8EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG8EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110111110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSOXSEG8EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSOXSEG8EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110110000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSOXSEG8EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSRA.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSRA.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSRA.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSRA.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSRA.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSRA.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSRL.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010000111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSRL.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSRL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSRL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSRL.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010001001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSRL.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSSE16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="2" element-size="2" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSE16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSE32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="4" element-size="4" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSE32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSE64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="8" element-size="8" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSE64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSE8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000100000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="1" element-size="1" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSE8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSEG2E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000000001010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG2E16.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG2E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000000001100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG2E32.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG2E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000000001110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG2E64.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG2E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="001000000000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG2E8.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG3E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000000001010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG3E16.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG3E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000000001100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG3E32.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG3E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000000001110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG3E64.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG3E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="010000000000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG3E8.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG4E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000000001010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG4E16.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG4E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000000001100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG4E32.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG4E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000000001110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG4E64.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG4E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="011000000000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG4E8.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG5E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000000001010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG5E16.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG5E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000000001100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG5E32.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG5E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000000001110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG5E64.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG5E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="100000000000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG5E8.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG6E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000000001010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG6E16.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG6E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000000001100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG6E32.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG6E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000000001110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG6E64.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG6E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="101000000000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG6E8.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG7E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000000001010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG7E16.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG7E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000000001100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG7E32.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG7E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000000001110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG7E64.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG7E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="110000000000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG7E8.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG8E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000000001010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="2" base="rs1" element-size="2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG8E16.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG8E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000000001100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="4" base="rs1" element-size="4" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG8E32.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG8E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000000001110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="8" base="rs1" element-size="8" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG8E64.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSEG8E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,24-20,14-12,6-0" value="111000000000000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1" type="LoadStore" class="VectorBaseOffsetLoadStoreOperandRISCV" alignment="1" base="rs1" element-size="1" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSEG8E8.V %s, %s, %s" op1="vs3" op2="rs1" op3="vm"/>
  </I>
  <I name="VSSRA.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSRA.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSSRA.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSRA.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSSRA.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSRA.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSSRL.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010100111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSRL.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VSSRL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSRL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSSRL.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSRL.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSSSEG2E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="4" element-size="2" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG2E16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG2E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="8" element-size="4" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG2E32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG2E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010101110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="16" element-size="8" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG2E64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG2E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010100000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="2" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="2" element-size="1" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG2E8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG3E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100101010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="6" element-size="2" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG3E16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG3E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100101100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="12" element-size="4" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG3E32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG3E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100101110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="24" element-size="8" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG3E64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG3E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100100000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="3" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="3" element-size="1" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG3E8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG4E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110101010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="8" element-size="2" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG4E16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG4E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110101100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="16" element-size="4" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG4E32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG4E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110101110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="32" element-size="8" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG4E64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG4E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110100000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="4" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="4" element-size="1" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG4E8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG5E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000101010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="10" element-size="2" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG5E16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG5E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000101100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="20" element-size="4" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG5E32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG5E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000101110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="40" element-size="8" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG5E64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG5E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000100000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="5" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="5" element-size="1" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG5E8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG6E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010101010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="12" element-size="2" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG6E16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG6E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010101100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="24" element-size="4" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG6E32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG6E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010101110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="48" element-size="8" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG6E64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG6E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010100000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="6" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="6" element-size="1" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG6E8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG7E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100101010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="14" element-size="2" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG7E16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG7E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100101100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="28" element-size="4" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG7E32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG7E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100101110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="56" element-size="8" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG7E64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG7E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100100000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="7" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="7" element-size="1" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG7E8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG8E16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110101010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="16"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="2" base="rs1" data-size="16" element-size="2" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG8E16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG8E32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110101100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="32"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="4" base="rs1" data-size="32" element-size="4" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG8E32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG8E64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110101110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="64"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="8" base="rs1" data-size="64" element-size="8" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG8E64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSSEG8E8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110100000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="FixedElementSize" reg-count="8" elem-width="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-rs2" type="LoadStore" class="VectorStridedLoadStoreOperandRISCV" alignment="1" base="rs1" data-size="8" element-size="1" index="rs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="rs2" type="GPR" bits="24-20" choices="Nonzero GPRs"/>
    </O>
    <asm format="VSSSEG8E8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="rs2" op4="vm"/>
  </I>
  <I name="VSSUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSSUB.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSUB.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSSUBU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSUBU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSSUBU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSSUBU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000100001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VSUB.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000101001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VSUB.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VSUXEI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSUXEI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXEI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSUXEI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXEI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000011110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSUXEI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXEI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000010000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSUXEI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG2EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSUXSEG2EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG2EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSUXSEG2EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG2EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010011110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSUXSEG2EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG2EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010010000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="2"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSUXSEG2EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG3EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSUXSEG3EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG3EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSUXSEG3EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG3EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100011110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSUXSEG3EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG3EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100010000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="3"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSUXSEG3EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG4EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSUXSEG4EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG4EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSUXSEG4EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG4EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110011110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSUXSEG4EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG4EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0110010000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="4"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSUXSEG4EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG5EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSUXSEG5EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG5EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSUXSEG5EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG5EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000011110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSUXSEG5EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG5EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1000010000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="5"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSUXSEG5EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG6EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSUXSEG6EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG6EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSUXSEG6EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG6EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010011110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSUXSEG6EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG6EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1010010000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="6"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSUXSEG6EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG7EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSUXSEG7EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG7EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSUXSEG7EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG7EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSUXSEG7EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG7EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100010000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="7"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSUXSEG7EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG8EI16.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011010100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="16"/>
    </O>
    <asm format="VSUXSEG8EI16.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG8EI32.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011100100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="32"/>
    </O>
    <asm format="VSUXSEG8EI32.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG8EI64.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110011110100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="64"/>
    </O>
    <asm format="VSUXSEG8EI64.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VSUXSEG8EI8.V" isa="RISCV" class="LoadStoreInstruction" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110010000100111"/>
    <O name="vs3" type="VECREG" bits="11-7" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="8"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" class="VectorMaskOperand"/>
    <O name="LoadStore-rs1-vs2" type="LoadStore" class="VectorIndexedLoadStoreOperandRISCV" base="rs1" index="vs2" mem-access="Write">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vs3" layout-type="FixedElementSize" reg-count="1" elem-width="8"/>
    </O>
    <asm format="VSUXSEG8EI8.V %s, %s, %s, %s" op1="vs3" op2="rs1" op3="vs2" op4="vm"/>
  </I>
  <I name="VWADD.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWADD.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWADD.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100011101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWADD.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWADD.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWADD.WV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWADD.WX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101011101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWADD.WX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWADDU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWADDU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWADDU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100001101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWADDU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWADDU.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWADDU.WV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWADDU.WX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101001101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWADDU.WX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWMACC.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111010101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMACC.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWMACC.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111011101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMACC.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWMACCSU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMACCSU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWMACCSU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMACCSU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWMACCU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMACCU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWMACCU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111001101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMACCU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWMACCUS.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1111101101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMACCUS.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWMUL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMUL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWMUL.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMUL.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWMULSU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMULSU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWMULSU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110101101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMULSU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWMULU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMULU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWMULU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1110001101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWMULU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWREDSUM.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWREDSUM.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWREDSUMU.VS" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100000001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWREDSUMU.VS %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWSLL.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101010111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="uimm5" type="Immediate" bits="19-15"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSLL.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="uimm5" op4="vm"/>
  </I>
  <I name="VWSLL.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101010001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSLL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWSLL.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101011001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSLL.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWSUB.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSUB.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWSUB.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSUB.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWSUB.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101110101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSUB.WV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWSUB.WX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101111101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSUB.WX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWSUBU.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSUBU.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWSUBU.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1100101101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSUBU.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VWSUBU.WV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSUBU.WV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VWSUBU.WX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="1101101101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" layout-multiple="2" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VWSUBU.WX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VXOR.VI" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010110111010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="simm5" type="Immediate" bits="19-15" class="SignedImmediateOperand"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VXOR.VI %s, %s, %s, %s" op1="vd" op2="vs2" op3="simm5" op4="vm"/>
  </I>
  <I name="VXOR.VV" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010110001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs1" type="VECREG" bits="19-15" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VXOR.VV %s, %s, %s, %s" op1="vd" op2="vs2" op3="vs1" op4="vm"/>
  </I>
  <I name="VXOR.VX" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0010111001010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VXOR.VX %s, %s, %s, %s" op1="vd" op2="vs2" op3="rs1" op4="vm"/>
  </I>
  <I name="VZEXT.VF2" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010001100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="0.5" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VZEXT.VF2 %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VZEXT.VF4" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010001000101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="0.25" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VZEXT.VF4 %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
  <I name="VZEXT.VF8" isa="RISCV" group="Vector">
    <O name="const_bits" type="Constant" bits="31-26,19-12,6-0" value="010010000100101010111"/>
    <O name="vd" type="VECREG" bits="11-7" access="Write" choices="Vector registers" layout-type="Vtype" reg-count="1"/>
    <O name="vs2" type="VECREG" bits="24-20" access="Read" choices="Vector registers" differ="vd" layout-type="Vtype" layout-multiple="0.125" reg-count="1"/>
    <O name="vm" type="Choices" bits="25-25" choices="Vector mask" differ="vd" class="VectorMaskOperand"/>
    <asm format="VZEXT.VF8 %s, %s, %s" op1="vd" op2="vs2" op3="vm"/>
  </I>
</instruction_file>
