(S (SBAR (IN As) (S (NP (JJ conventional) (NN memory) (NNS technologies)) (VP (VBP are) (VP (VBN challenged) (PP (IN by) (NP (PRP$ their) (JJ technological) (JJ physical) (NNS limits))))))) (, ,) (NP (NP (VBG emerging) (NNS technologies)) (VP (VBN driven) (PP (IN by) (NP (JJ novel) (NNS materials))))) (VP (VBP are) (VP (VBG becoming) (NP (NP (DT an) (JJ attractive) (NN option)) (PP (IN for) (NP (JJ future) (NN memory) (NNS architectures)))))) (. .))
(S (PP (IN Among) (NP (DT these) (NNS technologies))) (, ,) (NP (NP (JJ Resistive) (NNPS Memories)) (PRN (-LRB- -LRB-) (NP (NNP ReRAM)) (-RRB- -RRB-))) (VP (VBD created) (NP (JJ new) (NNS possibilities)) (PP (IN because) (IN of) (NP (NP (PRP$ their) (NNS nano-features)) (CC and) (NP (JJ unique) (ADJP (QP ($ $) (PRP I) ($ $) (: -) ($ $) (NNP V) ($ $))) (NNS characteristics))))) (. .))
(S (NP (NP (CD One) (JJ particular) (NN problem)) (SBAR (WHNP (WDT that)) (S (VP (VBZ limits) (NP (DT the) (JJ maximum) (NN array) (NN size)))))) (VP (VBZ is) (NP (NP (NN interference)) (PP (IN from) (NP (VBG neighboring) (NNS cells))) (PP (JJ due) (PP (TO to) (NP (JJ sneak-path) (NNS currents)))))) (. .))
(S (NP (NP (DT A) (JJ possible) (NN device) (NN level) (NN solution)) (SBAR (S (VP (TO to) (VP (VB address) (NP (DT this) (NN issue))))))) (VP (VBZ is) (S (VP (TO to) (VP (VB implement) (NP (DT a) (NN memory) (NN array)) (S (VP (VBG using) (NP (NP (JJ complementary) (JJ resistive) (NNS switches)) (PRN (-LRB- -LRB-) (NP (NNP CRS)) (-RRB- -RRB-))))))))) (. .))
(S (SBAR (IN Although) (S (NP (NP (DT the) (NN storage) (NN mechanism)) (PP (IN for) (NP (DT a) (NNP CRS)))) (VP (VBZ is) (ADJP (RB fundamentally) (JJ different) (PP (IN from) (SBAR (WHNP (WP what)) (S (VP (S (VP (VBZ has) (VP (VBN been) (VP (VBN reported) (PP (IN for) (NP (NNS memristors))))))) (PRN (-LRB- -LRB-) (NP (ADJP (JJ low) (CC and) (JJ high)) (NNS resistances)) (-RRB- -RRB-)))))))))) (, ,) (NP (DT a) (NNP CRS)) (VP (VBZ is) (ADVP (RB simply)) (VP (VBN formed) (PP (IN by) (NP (NP (CD two) (NN series) (NN bipolar) (NNS memristors)) (PP (IN with) (NP (VBG opposing) (NNS polarities))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (NP (PRP$ our) (NN intention)) (VP (VBZ is) (S (VP (TO to) (VP (VP (VB introduce) (NP (NP (VBG modeling) (NNS principles)) (SBAR (WHNP (WDT that)) (S (VP (VBP have) (VP (VBN been) (ADVP (RB previously)) (VP (VBN verified) (PP (IN through) (NP (NNS measurements)))))))))) (CC and) (VP (VB extend) (NP (NP (DT the) (NN simulation) (NNS principles)) (VP (VBN based) (PP (IN on) (NP (NNS memristors))))) (PP (TO to) (NP (NNP CRS) (NNS devices)))) (CC and) (ADVP (NN hence)) (VP (VBP provide) (NP (NP (DT an) (JJ analytical) (NN approach)) (PP (TO to) (NP (NP (DT the) (NN design)) (PP (IN of) (NP (DT a) (NNP CRS) (NN array))))))))))) (. .))
(S (NP (DT The) (JJ presented) (NN approach)) (VP (VBZ creates) (NP (NP (DT the) (JJ necessary) (NN design) (NN methodology) (NN platform)) (SBAR (WHNP (WDT that)) (S (VP (MD will) (VP (VB assist) (NP (NNS designers)) (PP (IN in) (NP (NP (NN implementation)) (PP (IN of) (NP (NNP CRS) (NNS devices))) (PP (IN in) (NP (JJ future) (NNS systems))))))))))) (. .))
