5 18 101 51 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm4.vcd) 2 -o (fsm4.cdd) 2 -y (lib) 2 -v (fsm4.v) 2 -F (main=state) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm4.v 1 64 1
2 1 1 15 110013 33 100c 0 0 1 1 clk
2 2 27 15 90013 4d 100a 1 0 1 18 0 1 0 0 0 0
2 3 1 16 6000a 2 100c 0 0 1 1 reset
2 4 39 16 2000c 19 e 3 0
2 5 32 20 5000e 1 1008 0 0 16 1 STATE_IDLE
2 6 1 19 9000d 26 100a 0 0 16 1 state
2 7 2d 20 0 14 120e 5 6 1 18 0 1 1 1 0 0
2 8 32 21 5000e 1 1008 0 0 16 1 STATE_HEAD
2 9 2d 21 0 9 120e 8 6 1 18 0 1 1 1 0 0
2 10 32 22 5000e 1 1008 0 0 16 1 STATE_DATA
2 11 2d 22 0 7 120e 10 6 1 18 0 1 1 1 0 0
2 12 32 23 5000e 1 1008 0 0 16 1 STATE_TAIL
2 13 2d 23 0 2 120a 12 6 1 18 0 1 0 1 0 0
2 14 32 23 390042 1 1008 0 0 16 1 STATE_IDLE
2 15 32 23 2c0035 1 1008 0 0 16 1 STATE_HEAD
2 16 1a 23 1b0035 2 1208 14 15 16 18 0 ffff ffff 11 0 0
2 17 1 23 240027 2 100c 0 0 1 1 head
2 18 1 23 1c0020 2 100c 0 0 1 1 valid
2 19 8 23 1c0027 2 20124c 17 18 1 18 0 1 1 1 1 0
2 20 19 23 1b0042 2 1008 16 19 16 18 0 ffff ffff 11 0 0
2 21 1 23 120016 0 1410 0 0 16 1 state
2 22 38 23 120042 2 1a 20 21
2 23 32 22 390042 1 1008 0 0 16 1 STATE_DATA
2 24 32 22 2c0035 1 1008 0 0 16 1 STATE_TAIL
2 25 1a 22 1b0035 2 1208 23 24 16 18 0 ffff ffff 1100 0 0
2 26 1 22 240027 2 101c 0 0 1 1 tail
2 27 1 22 1c0020 1 1018 0 0 1 1 valid
2 28 8 22 1c0027 2 20133c 26 27 1 18 0 1 0 1 1 0
2 29 19 22 1b0042 2 1038 25 28 16 18 0 ffff ffff 1100 0 0
2 30 1 22 120016 0 1410 0 0 16 1 state
2 31 38 22 120042 5 3a 29 30
2 32 32 21 390042 1 1008 0 0 16 1 STATE_DATA
2 33 32 21 2c0035 1 1008 0 0 16 1 STATE_TAIL
2 34 1a 21 1b0035 2 1208 32 33 16 18 0 ffff ffff 1100 0 0
2 35 1 21 240027 2 101c 0 0 1 1 tail
2 36 1 21 1c0020 1 1018 0 0 1 1 valid
2 37 8 21 1c0027 2 20133c 35 36 1 18 0 1 0 1 1 0
2 38 19 21 1b0042 2 1038 34 37 16 18 0 ffff ffff 1100 0 0
2 39 1 21 120016 0 1410 0 0 16 1 state
2 40 38 21 120042 2 3a 38 39
2 41 32 20 390042 1 1008 0 0 16 1 STATE_IDLE
2 42 32 20 2c0035 1 1008 0 0 16 1 STATE_HEAD
2 43 1a 20 1b0035 3 1208 41 42 16 18 0 ffff ffff 11 0 0
2 44 1 20 240027 3 100c 0 0 1 1 head
2 45 1 20 1c0020 3 100c 0 0 1 1 valid
2 46 8 20 1c0027 3 20124c 44 45 1 18 0 1 1 1 1 0
2 47 19 20 1b0042 3 1008 43 46 16 18 0 ffff ffff 11 0 0
2 48 1 20 120016 0 1410 0 0 16 1 state
2 49 38 20 120042 b a 47 48
2 50 32 17 d0016 1 1008 0 0 16 1 STATE_IDLE
2 51 1 17 40008 0 1410 0 0 16 1 state
2 52 38 17 40016 5 1a 50 51
2 53 3d 59 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 54 1 0 0 8 100a 0 0 16 1 state
1 clk 1 8 107000c 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000c 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000c 1 0 15 0 16 17 0 ffff 0 1111 1111 0
1 STATE_IDLE 7 0 c0000 1 0 31 0 16 17 1 0 0 0 0 0
1 STATE_HEAD 8 0 c0000 1 0 31 0 16 17 10 0 0 0 0 0
1 STATE_DATA 9 0 c0000 1 0 31 0 16 17 100 0 0 0 0 0
1 STATE_TAIL 10 0 c0000 1 0 31 0 16 17 1000 0 0 0 0 0
4 54 0 0 f 54 54 0
4 2 15 9 1 4 0 2
4 4 16 2 0 52 7 2
4 52 17 4 6 2 2 2
4 7 20 0 0 49 9 2
4 49 20 18 6 2 2 2
4 9 21 0 0 40 11 2
4 40 21 18 6 2 2 2
4 11 22 0 0 31 13 2
4 31 22 18 6 2 2 2
4 13 23 0 4 22 2 2
4 22 23 18 6 2 2 2
4 53 59 8 1 0 0 53
6 0 54 54 1  0 4 4 16 16 1 0  16 16 10 0  16 16 100 0  16 16 1000 0  16 16 10 0  16 16 100 0  16 16 1000 0  16 16 1 0   6  0 0 1  1 1 1  2 2 1  3 0 1  1 2 1  3 3 1
3 1 main.$u0 "main.$u0" 0 fsm4.v 0 57 1
3 1 main.$u1 "main.$u1" 0 fsm4.v 0 62 1
2 55 0 60 7000a 1 21004 0 0 1 16 0 0
2 56 1 60 10003 0 1410 0 0 1 1 clk
2 57 37 60 1000a 1 16 55 56
2 58 68 61 8000e 1 1002 0 0 1 18 0 1 0 0 0 0
2 59 0 61 120012 1 1008 0 0 32 48 2 0
2 60 2c 61 100013 65 900a 59 0 32 18 0 ffffffff 0 0 0 0
2 61 1 61 1c001e 32 101c 0 0 1 1 clk
2 62 1b 61 1b001b 32 102c 61 0 1 18 0 1 1 1 0 0
2 63 1 61 150017 0 1410 0 0 1 1 clk
2 64 37 61 15001e 32 3e 62 63
4 57 60 1 11 58 58 57
4 58 61 8 0 0 60 57
4 60 61 16 0 64 0 57
4 64 61 21 6 60 60 57
