Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 19 16:52:11 2018
| Host         : LAPTOP-PL78JMQ4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_top_control_sets_placed.rpt
| Design       : led_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |            9 |
| No           | No                    | Yes                    |              74 |           10 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |              10 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------+----------------------------+------------------+----------------+
|         Clock Signal        |      Enable Signal     |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------+----------------------------+------------------+----------------+
|  led/s_iter_reg_LDC_i_1_n_0 |                        | led/s_iter                 |                1 |              2 |
|  sysclk_IBUF_BUFG           |                        | led/s_iter_reg_LDC_i_1_n_0 |                1 |              2 |
|  sysclk_IBUF_BUFG           |                        | led/s_iter                 |                1 |              2 |
|  sysclk_IBUF_BUFG           | led/s_B                | led/s_R[7]_i_1_n_0         |                1 |             10 |
|  led/module/t_timer         | led/s_count[5]_i_1_n_0 | btn_IBUF[0]                |                3 |             12 |
|  led/module/t_timer         |                        | btn_IBUF[0]                |                3 |             20 |
|  sysclk_IBUF_BUFG           |                        |                            |                9 |             42 |
|  sysclk_IBUF_BUFG           |                        | btn_IBUF[0]                |                5 |             50 |
+-----------------------------+------------------------+----------------------------+------------------+----------------+


