Results of NGD DRC are available in parallelToLvds_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - synthesis: logical net 'pixelClock' has no load.
WARNING - synthesis: input pad net 'pixelClock' has no legal load.
WARNING - synthesis: logical net 'vsync' has no load.
WARNING - synthesis: input pad net 'vsync' has no legal load.
WARNING - synthesis: logical net 'hsync' has no load.
WARNING - synthesis: input pad net 'hsync' has no legal load.
WARNING - synthesis: logical net 'de' has no load.
WARNING - synthesis: input pad net 'de' has no legal load.
WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 9 warnings.

Design Results:
     17 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Blink_impl1.ngd.
