{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347312535041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347312535042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 17:28:54 2012 " "Processing started: Mon Sep 10 17:28:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347312535042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347312535042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morse_code -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off morse_code -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347312535042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347312535245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(41) " "Verilog HDL information at top.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1347312535347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347312535350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347312535350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347312535430 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "letter top.v(69) " "Verilog HDL Always Construct warning at top.v(69): variable \"letter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led top.v(41) " "Verilog HDL Always Construct warning at top.v(41): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state top.v(41) " "Verilog HDL Always Construct warning at top.v(41): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_pos top.v(41) " "Verilog HDL Always Construct warning at top.v(41): inferring latch(es) for variable \"bit_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "codes.waddr_a 0 top.v(27) " "Net \"codes.waddr_a\" at top.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "codes.data_a 0 top.v(27) " "Net \"codes.data_a\" at top.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "codes.we_a 0 top.v(27) " "Net \"codes.we_a\" at top.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_pos\[0\] top.v(41) " "Inferred latch for \"bit_pos\[0\]\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_pos\[1\] top.v(41) " "Inferred latch for \"bit_pos\[1\]\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_pos\[2\] top.v(41) " "Inferred latch for \"bit_pos\[2\]\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_pos\[3\] top.v(41) " "Inferred latch for \"bit_pos\[3\]\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE_DASH_3 top.v(41) " "Inferred latch for \"next_state.STATE_DASH_3\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535433 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE_DASH_2 top.v(41) " "Inferred latch for \"next_state.STATE_DASH_2\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535434 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE_DASH_1 top.v(41) " "Inferred latch for \"next_state.STATE_DASH_1\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535434 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE_DOT top.v(41) " "Inferred latch for \"next_state.STATE_DOT\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535434 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE_IDLE top.v(41) " "Inferred latch for \"next_state.STATE_IDLE\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535434 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led top.v(41) " "Inferred latch for \"led\" at top.v(41)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_4/top.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347312535434 "|top"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/school/emb_sys/lab_7/part_4/top.map.smsg " "Generated suppressed messages file /home/user/school/emb_sys/lab_7/part_4/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1347312535480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347312535486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 17:28:55 2012 " "Processing ended: Mon Sep 10 17:28:55 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347312535486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347312535486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347312535486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347312535486 ""}
