ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s079: Started on Dec 09, 2025 at 18:30:28 EST
ncverilog
	../src/au_inv_tb.v
	../syn/au_syn.v
	tcbn65gplus.v
Recompiling... reason: file '../src/au_inv_tb.v' is newer than expected.
	expected: Tue Dec  9 18:24:00 2025
	actual:   Tue Dec  9 18:30:23 2025
file: ../src/au_inv_tb.v
	module worklib.au_inv_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.au_inv_tb:v <0x20b8eb85>
			streams:   7, words: 15729
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:               2908     846
		UDPs:                  2253       4
		Primitives:            8901      10
		Timing outputs:        2284      62
		Registers:              533     371
		Scalar wires:          2756       -
		Expanded wires:          76       5
		Always blocks:           57      57
		Initial blocks:           2       2
		Pseudo assignments:       1       1
		Timing checks:         5652       -
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.au_inv_tb:v
Loading snapshot worklib.au_inv_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
========================================
Testing AU Multiplicative Inverse
(24-cycle operation)
========================================

Testing 1/1:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  S = 1
  Expected 1/S = 1.000000
  Got result = 1.000000
  Error = 0.00%
  Cycles = 27
  ✓ PASS

Testing 1/2:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  S = 2
  Expected 1/S = 0.500000
  Got result = 0.500000
  Error = 0.00%
  Cycles = 27
  ✓ PASS

Testing 1/4:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  S = 4
  Expected 1/S = 0.250000
  Got result = 0.250000
  Error = 0.00%
  Cycles = 27
  ✓ PASS

Testing 1/8:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  S = 8
  Expected 1/S = 0.125000
  Got result = 0.125000
  Error = 0.00%
  Cycles = 27
  ✓ PASS

Testing 1/-2:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  S = -2
  Expected 1/S = -0.500000
  Got result = -0.500000
  Error = 0.00%
  Cycles = 27
  ✓ PASS

Testing 1/-4:
  cycle 1: done=0, busy=1
  cycle 2: done=0, busy=1
  cycle 3: done=0, busy=1
  cycle 4: done=0, busy=1
  cycle 10: done=0, busy=1
  cycle 20: done=0, busy=1
  S = -4
  Expected 1/S = -0.250000
  Got result = -0.250000
  Error = 0.00%
  Cycles = 27
  ✓ PASS

========================================
Multiplicative Inverse Tests Completed
========================================

Simulation complete via $finish(1) at time 1785 NS + 0
../src/au_inv_tb.v:143         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s079: Exiting on Dec 09, 2025 at 18:30:30 EST  (total: 00:00:02)
