FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GT_2";
2"SYNC24_LVDS_N";
3"SYNC24_LVDS_P";
4"SYNC_LVDS_N";
5"SYNC_LVDS_P";
6"GND\G";
7"VCC\G";
8"VCC\G";
9"SYNC24_TTL";
10"GND\G";
11"VEE\G";
12"SYNC_TTL";
13"UN$1$MMBTH81$I9$C";
14"GT_NIM";
15"VTT\G";
16"GND\G";
17"VEE\G";
18"SYNC_2_P";
19"SYNC24_2_N";
20"SYNC24_2_P";
21"SYNC_2_N";
22"GND\G";
23"VEE\G";
24"SYNC_N";
25"GT_N";
26"GT_P";
27"SYNC24_N";
28"SYNC24_P";
29"SYNC_P";
%"MC10E116"
"1","(-3075,2175)","0","ecl","I1";
;
ROOM"CAEN_DIG"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl";
"VEE"23;
"GND0"22;
"VBB"0;
"D0"29;
"D1"28;
"D2"26;
"D3"0;
"D4"0;
"D0* \B"24;
"D1* \B"27;
"D2* \B"25;
"D3* \B"0;
"D4* \B"0;
"Q0"18;
"Q1"20;
"Q2"1;
"Q3"0;
"Q4"0;
"Q0* \B"21;
"Q1* \B"19;
"Q2* \B"0;
"Q3* \B"0;
"Q4* \B"0;
"GND1"22;
"GND2"22;
"GND3"22;
"GND4"22;
"GND5"22;
%"RSMD0805"
"1","(-1800,1275)","0","resistors","I10";
;
ROOM"CAEN_DIG"
VALUE"1000"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"14;
"B<0>"10;
%"RSMD0805"
"1","(-1650,850)","0","resistors","I11";
;
ROOM"CAEN_DIG"
VALUE"1000"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"13;
"B<0>"11;
%"OUTPORT"
"1","(-1250,1625)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"DS90LV027"
"1","(-1550,2275)","0","misc","I13";
;
ROOM"CAEN_DIG"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125";
"Q2* \B"2;
"Q1* \B"4;
"Q2"3;
"Q1"5;
"GND"6;
"D2"9;
"D1"12;
"VCC"7;
%"RSMD0805"
"1","(-2675,2975)","1","resistors","I15";
;
ROOM"CAEN_DIG"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"1;
"B<0>"15;
%"RSMD0805"
"1","(-2625,2950)","1","resistors","I16";
;
ROOM"CAEN_DIG"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"19;
"B<0>"15;
%"RSMD0805"
"1","(-2600,2950)","1","resistors","I17";
;
ROOM"CAEN_DIG"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"20;
"B<0>"15;
%"RSMD0805"
"1","(-2575,2950)","1","resistors","I18";
;
ROOM"CAEN_DIG"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"21;
"B<0>"15;
%"RSMD0805"
"1","(-2550,2950)","1","resistors","I19";
;
ROOM"CAEN_DIG"
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"18;
"B<0>"15;
%"INPORT"
"1","(-3750,2425)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"CSMD0603"
"1","(-2375,2675)","0","capacitors","I20";
;
ROOM"CAEN_DIG"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"16;
"A<0>"17;
%"CSMD0603"
"1","(-2025,2675)","0","capacitors","I21";
;
ROOM"CAEN_DIG"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
VALUE"0.1UF"
TOL"10%"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V";
"B<0>"8;
"A<0>"16;
%"CSMD0603"
"1","(-1625,2650)","0","capacitors","I22";
;
ROOM"CAEN_DIG"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"6;
"A<0>"7;
%"OUTPORT"
"1","(-525,2400)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"OUTPORT"
"1","(-525,2350)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"OUTPORT"
"1","(-525,2275)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(-525,2225)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"CSMD0603"
"1","(-3075,2875)","0","capacitors","I27";
;
ROOM"CAEN_DIG"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%";
"B<0>"22;
"A<0>"23;
%"INPORT"
"1","(-3750,2375)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(-3750,2325)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(-3750,2275)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(-3750,2225)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-3750,2175)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"MC10H125"
"1","(-2250,2225)","0","ecl","I8";
;
ROOM"CAEN_DIG"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"8;
"GND"16;
"VEE"17;
"Q4"0;
"Q3"0;
"Q2"9;
"Q1"12;
"D4* \B"0;
"D3* \B"0;
"D2* \B"19;
"D1* \B"21;
"D4"0;
"D3"0;
"D2"20;
"D1"18;
"VBB"0;
%"MMBTH81"
"1","(-2150,1100)","0","transistors","I9";
;
ROOM"CAEN_DIG"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"E"14;
"B"1;
"C"13;
END.
