#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x58179472f900 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x58179475cfe0_0 .net "bus", 15 0, v0x581794756880_0;  1 drivers
v0x58179475d0c0_0 .var "clock", 0 0;
v0x58179475d390_0 .var "endereco_ext", 15 0;
v0x58179475d430_0 .var "iin", 15 0;
v0x58179475d4d0_0 .var "mem_wr", 0 0;
v0x58179475d610_0 .var "resetn", 0 0;
S_0x58179472efe0 .scope module, "c" "computador" 2 17, 3 4 0, S_0x58179472f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "mem_wr";
    .port_info 3 /INPUT 16 "mem_in";
    .port_info 4 /INPUT 16 "endereco_ext";
    .port_info 5 /OUTPUT 16 "bus";
v0x58179475c820_0 .net "bus", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x58179475c900_0 .net "clock", 0 0, v0x58179475d0c0_0;  1 drivers
v0x58179475c9c0_0 .net "endereco", 15 0, L_0x581794770840;  1 drivers
v0x58179475ca60_0 .net "endereco_ext", 15 0, v0x58179475d390_0;  1 drivers
v0x58179475cb00_0 .net "endereco_proc", 15 0, v0x581794757010_0;  1 drivers
v0x58179475cc10_0 .net "iin", 15 0, L_0x581794770780;  1 drivers
v0x58179475cd20_0 .net "mem_in", 15 0, v0x58179475d430_0;  1 drivers
v0x58179475cde0_0 .net "mem_wr", 0 0, v0x58179475d4d0_0;  1 drivers
v0x58179475ce80_0 .net "resetn", 0 0, v0x58179475d610_0;  1 drivers
L_0x581794770840 .functor MUXZ 16, v0x581794757010_0, v0x58179475d390_0, v0x58179475d4d0_0, C4<>;
S_0x5817947326a0 .scope module, "mem" "memoria_de_instrucoes" 3 18, 4 1 0, S_0x58179472efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wr_enable";
    .port_info 2 /INPUT 16 "endereco";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x581794770780 .functor BUFZ 16, L_0x581794770640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x58179472f3a0_0 .net *"_ivl_0", 15 0, L_0x581794770640;  1 drivers
v0x58179472eb80_0 .net *"_ivl_2", 17 0, L_0x5817947706e0;  1 drivers
L_0x767be4ece600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5817947337d0_0 .net *"_ivl_5", 1 0, L_0x767be4ece600;  1 drivers
v0x58179471dc80_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x58179471df80_0 .net "data_in", 15 0, v0x58179475d430_0;  alias, 1 drivers
v0x58179471a8f0_0 .net "data_out", 15 0, L_0x581794770780;  alias, 1 drivers
v0x581794719f30_0 .net "endereco", 15 0, L_0x581794770840;  alias, 1 drivers
v0x58179474f5e0 .array "mem_inst", 65535 0, 15 0;
v0x58179474f6a0_0 .net "wr_enable", 0 0, v0x58179475d4d0_0;  alias, 1 drivers
E_0x58179470dc70 .event anyedge, v0x58179471dc80_0;
L_0x581794770640 .array/port v0x58179474f5e0, L_0x5817947706e0;
L_0x5817947706e0 .concat [ 16 2 0 0], L_0x581794770840, L_0x767be4ece600;
S_0x58179474f800 .scope module, "p" "processador" 3 17, 5 10 0, S_0x58179472efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 16 "iin";
    .port_info 3 /OUTPUT 16 "bus";
    .port_info 4 /OUTPUT 16 "endereco";
v0x58179475aaf0_0 .net "a_reg_enable", 0 0, L_0x5817946eac70;  1 drivers
v0x58179475ac00_0 .net "a_reg_out", 15 0, v0x58179474fd50_0;  1 drivers
v0x58179475ad10_0 .net "alu_op_select", 1 0, L_0x58179476f150;  1 drivers
v0x58179475ae00_0 .net "alu_out", 15 0, v0x581794751220_0;  1 drivers
v0x58179475af10_0 .net "alu_reg_enable", 0 0, L_0x58179476e9a0;  1 drivers
v0x58179475b050_0 .net "alu_reg_out", 15 0, v0x581794757780_0;  1 drivers
v0x58179475b160_0 .net "branch_select", 0 0, L_0x58179476fdf0;  1 drivers
v0x58179475b250_0 .net "bus", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x58179475b310_0 .net "clear", 0 0, v0x581794755050_0;  1 drivers
v0x58179475b440_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x58179475b4e0_0 .net "endereco", 15 0, v0x581794757010_0;  alias, 1 drivers
v0x58179475b5f0_0 .net "iin", 15 0, L_0x581794770780;  alias, 1 drivers
v0x58179475b6b0_0 .net "imm", 15 0, v0x581794751d40_0;  1 drivers
v0x58179475b750_0 .net "imm_wr_enable", 0 0, L_0x58179476fb70;  1 drivers
v0x58179475b840_0 .net "mux_select", 3 0, v0x581794755360_0;  1 drivers
v0x58179475b950_0 .net "pc_in", 15 0, L_0x58179476daf0;  1 drivers
v0x58179475ba60_0 .net "pc_wr_enable", 0 0, L_0x58179476fd00;  1 drivers
v0x58179475bc60_0 .net "r0_out", 15 0, v0x581794757dd0_0;  1 drivers
v0x58179475bd70_0 .net "r1_out", 15 0, v0x5817947583c0_0;  1 drivers
v0x58179475be80_0 .net "r2_out", 15 0, v0x581794758a00_0;  1 drivers
v0x58179475bf90_0 .net "r3_out", 15 0, v0x581794758fb0_0;  1 drivers
v0x58179475c0a0_0 .net "r4_out", 15 0, v0x5817947595f0_0;  1 drivers
v0x58179475c1b0_0 .net "r5_out", 15 0, v0x581794759ba0_0;  1 drivers
v0x58179475c2c0_0 .net "r6_out", 15 0, v0x58179475a1e0_0;  1 drivers
v0x58179475c3d0_0 .net "r7_out", 15 0, v0x58179475a8a0_0;  1 drivers
v0x58179475c4e0_0 .net "regs_enable", 7 0, L_0x58179476f9e0;  1 drivers
v0x58179475c5a0_0 .net "resetn", 0 0, v0x58179475d610_0;  alias, 1 drivers
v0x58179475c690_0 .net "saida_contador", 1 0, v0x5817947517e0_0;  1 drivers
L_0x58179475d740 .part L_0x581794770780, 0, 10;
L_0x58179476fc60 .part L_0x581794770780, 7, 9;
L_0x58179476ff40 .part L_0x58179476f9e0, 0, 1;
L_0x58179476ffe0 .part L_0x58179476f9e0, 1, 1;
L_0x581794770080 .part L_0x58179476f9e0, 2, 1;
L_0x581794770120 .part L_0x58179476f9e0, 3, 1;
L_0x581794770200 .part L_0x58179476f9e0, 4, 1;
L_0x5817947702a0 .part L_0x58179476f9e0, 5, 1;
L_0x5817947704a0 .part L_0x58179476f9e0, 6, 1;
L_0x581794770540 .part L_0x58179476f9e0, 7, 1;
S_0x58179474f9b0 .scope module, "a" "registrador" 5 50, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x58179474fbd0_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x58179474fc90_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x58179474fd50_0 .var "saida_reg", 15 0;
v0x58179474fe10_0 .net "wr_enable", 0 0, L_0x5817946eac70;  alias, 1 drivers
E_0x58179470ec80 .event posedge, v0x58179471dc80_0;
S_0x58179474ff80 .scope module, "addr_select" "seletor_de_endereco" 5 31, 7 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_select";
    .port_info 1 /INPUT 16 "reg_teste";
    .port_info 2 /INPUT 16 "imm";
    .port_info 3 /INPUT 16 "pc_out";
    .port_info 4 /OUTPUT 16 "endereco";
L_0x58179471cc50 .functor AND 1, L_0x58179476d7f0, L_0x58179476fdf0, C4<1>, C4<1>;
L_0x767be4ece018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x581794750230_0 .net/2u *"_ivl_0", 15 0, L_0x767be4ece018;  1 drivers
v0x581794750310_0 .net *"_ivl_10", 15 0, L_0x58179476da50;  1 drivers
v0x5817947503f0_0 .net *"_ivl_2", 0 0, L_0x58179476d7f0;  1 drivers
v0x5817947504c0_0 .net *"_ivl_5", 0 0, L_0x58179471cc50;  1 drivers
v0x581794750580_0 .net *"_ivl_6", 15 0, L_0x58179476d890;  1 drivers
L_0x767be4ece060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5817947506b0_0 .net/2u *"_ivl_8", 15 0, L_0x767be4ece060;  1 drivers
v0x581794750790_0 .net "branch_select", 0 0, L_0x58179476fdf0;  alias, 1 drivers
v0x581794750850_0 .net "endereco", 15 0, L_0x58179476daf0;  alias, 1 drivers
v0x581794750930_0 .net "imm", 15 0, v0x581794751d40_0;  alias, 1 drivers
v0x581794750aa0_0 .net "pc_out", 15 0, v0x581794757010_0;  alias, 1 drivers
v0x581794750b80_0 .net "reg_teste", 15 0, v0x581794756880_0;  alias, 1 drivers
L_0x58179476d7f0 .cmp/eq 16, v0x581794756880_0, L_0x767be4ece018;
L_0x58179476d890 .arith/sum 16, v0x581794757010_0, v0x581794751d40_0;
L_0x58179476da50 .arith/sum 16, v0x581794757010_0, L_0x767be4ece060;
L_0x58179476daf0 .functor MUXZ 16, L_0x58179476da50, L_0x58179476d890, L_0x58179471cc50, C4<>;
S_0x581794750cf0 .scope module, "alu" "ula" 5 29, 8 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "op_select";
    .port_info 3 /OUTPUT 16 "r";
v0x581794750f60_0 .net "A", 15 0, v0x58179474fd50_0;  alias, 1 drivers
v0x581794751070_0 .net "B", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x581794751160_0 .net "op_select", 1 0, L_0x58179476f150;  alias, 1 drivers
v0x581794751220_0 .var "r", 15 0;
E_0x5817946d1220 .event anyedge, v0x581794751160_0, v0x58179474fd50_0, v0x58179474fc90_0;
S_0x5817947513b0 .scope module, "cont" "contador" 5 25, 9 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 2 "saida_cont";
v0x5817947515f0_0 .net "clear", 0 0, v0x581794755050_0;  alias, 1 drivers
v0x5817947516d0_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x5817947517e0_0 .var "saida_cont", 1 0;
E_0x5817947364e0 .event anyedge, v0x5817947515f0_0;
S_0x581794751900 .scope module, "ext" "extensor" 5 27, 10 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wr_enable";
    .port_info 2 /INPUT 10 "iin";
    .port_info 3 /OUTPUT 16 "imediato";
v0x581794751bc0_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794751c60_0 .net "iin", 9 0, L_0x58179475d740;  1 drivers
v0x581794751d40_0 .var "imediato", 15 0;
v0x581794751e10_0 .net "wr_enable", 0 0, L_0x58179476fb70;  alias, 1 drivers
S_0x581794751f60 .scope module, "log_ctl" "logica_de_controle" 5 38, 11 3 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "resetn";
    .port_info 1 /INPUT 2 "counter";
    .port_info 2 /INPUT 9 "iin";
    .port_info 3 /OUTPUT 4 "mux_select";
    .port_info 4 /OUTPUT 8 "regs_enable";
    .port_info 5 /OUTPUT 2 "alu_op_select";
    .port_info 6 /OUTPUT 1 "a_reg_enable";
    .port_info 7 /OUTPUT 1 "alu_reg_enable";
    .port_info 8 /OUTPUT 1 "imm_wr_enable";
    .port_info 9 /OUTPUT 1 "pc_wr_enable";
    .port_info 10 /OUTPUT 1 "branch_select";
    .port_info 11 /OUTPUT 1 "clear";
L_0x581794719de0 .functor OR 1, L_0x58179476dd20, L_0x58179476de60, C4<0>, C4<0>;
L_0x5817946f5310 .functor OR 1, L_0x581794719de0, L_0x58179476e040, C4<0>, C4<0>;
L_0x5817946eac70 .functor AND 1, L_0x58179476dc30, L_0x5817946f5310, C4<1>, C4<1>;
L_0x58179476e640 .functor OR 1, L_0x58179476e3a0, L_0x58179476e5a0, C4<0>, C4<0>;
L_0x58179476e890 .functor OR 1, L_0x58179476e640, L_0x58179476e750, C4<0>, C4<0>;
L_0x58179476e9a0 .functor AND 1, L_0x58179476e270, L_0x58179476e890, C4<1>, C4<1>;
L_0x58179476ed30 .functor OR 1, L_0x58179476eaf0, L_0x58179476ebe0, C4<0>, C4<0>;
L_0x58179476eee0 .functor OR 1, L_0x58179476ed30, L_0x58179476edf0, C4<0>, C4<0>;
L_0x58179476f0e0 .functor AND 1, L_0x58179476f450, L_0x58179476f650, C4<1>, C4<1>;
L_0x58179476f870 .functor AND 1, L_0x58179476f2e0, L_0x58179476f0e0, C4<1>, C4<1>;
L_0x767be4ece0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5817947528a0_0 .net/2u *"_ivl_0", 1 0, L_0x767be4ece0a8;  1 drivers
v0x581794752980_0 .net *"_ivl_10", 0 0, L_0x58179476de60;  1 drivers
v0x581794752a40_0 .net *"_ivl_13", 0 0, L_0x581794719de0;  1 drivers
L_0x767be4ece180 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x581794752ae0_0 .net/2u *"_ivl_14", 2 0, L_0x767be4ece180;  1 drivers
v0x581794752bc0_0 .net *"_ivl_16", 0 0, L_0x58179476e040;  1 drivers
v0x581794752cd0_0 .net *"_ivl_19", 0 0, L_0x5817946f5310;  1 drivers
v0x581794752d90_0 .net *"_ivl_2", 0 0, L_0x58179476dc30;  1 drivers
L_0x767be4ece1c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x581794752e50_0 .net/2u *"_ivl_22", 1 0, L_0x767be4ece1c8;  1 drivers
v0x581794752f30_0 .net *"_ivl_24", 0 0, L_0x58179476e270;  1 drivers
L_0x767be4ece210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x581794753080_0 .net/2u *"_ivl_26", 2 0, L_0x767be4ece210;  1 drivers
v0x581794753160_0 .net *"_ivl_28", 0 0, L_0x58179476e3a0;  1 drivers
L_0x767be4ece258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x581794753220_0 .net/2u *"_ivl_30", 2 0, L_0x767be4ece258;  1 drivers
v0x581794753300_0 .net *"_ivl_32", 0 0, L_0x58179476e5a0;  1 drivers
v0x5817947533c0_0 .net *"_ivl_35", 0 0, L_0x58179476e640;  1 drivers
L_0x767be4ece2a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x581794753480_0 .net/2u *"_ivl_36", 2 0, L_0x767be4ece2a0;  1 drivers
v0x581794753560_0 .net *"_ivl_38", 0 0, L_0x58179476e750;  1 drivers
L_0x767be4ece0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x581794753620_0 .net/2u *"_ivl_4", 2 0, L_0x767be4ece0f0;  1 drivers
v0x581794753700_0 .net *"_ivl_41", 0 0, L_0x58179476e890;  1 drivers
L_0x767be4ece2e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5817947537c0_0 .net/2u *"_ivl_44", 2 0, L_0x767be4ece2e8;  1 drivers
v0x5817947538a0_0 .net *"_ivl_46", 0 0, L_0x58179476eaf0;  1 drivers
L_0x767be4ece330 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x581794753960_0 .net/2u *"_ivl_48", 2 0, L_0x767be4ece330;  1 drivers
v0x581794753a40_0 .net *"_ivl_50", 0 0, L_0x58179476ebe0;  1 drivers
v0x581794753b00_0 .net *"_ivl_53", 0 0, L_0x58179476ed30;  1 drivers
L_0x767be4ece378 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x581794753bc0_0 .net/2u *"_ivl_54", 2 0, L_0x767be4ece378;  1 drivers
v0x581794753ca0_0 .net *"_ivl_56", 0 0, L_0x58179476edf0;  1 drivers
v0x581794753d60_0 .net *"_ivl_59", 0 0, L_0x58179476eee0;  1 drivers
v0x581794753e20_0 .net *"_ivl_6", 0 0, L_0x58179476dd20;  1 drivers
v0x581794753ee0_0 .net *"_ivl_61", 1 0, L_0x58179476f040;  1 drivers
L_0x767be4ece3c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x581794753fc0_0 .net/2u *"_ivl_62", 1 0, L_0x767be4ece3c0;  1 drivers
L_0x767be4ece408 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5817947540a0_0 .net/2u *"_ivl_66", 1 0, L_0x767be4ece408;  1 drivers
v0x581794754180_0 .net *"_ivl_68", 0 0, L_0x58179476f2e0;  1 drivers
L_0x767be4ece450 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x581794754240_0 .net/2u *"_ivl_70", 2 0, L_0x767be4ece450;  1 drivers
v0x581794754320_0 .net *"_ivl_72", 0 0, L_0x58179476f450;  1 drivers
L_0x767be4ece498 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5817947545f0_0 .net/2u *"_ivl_74", 2 0, L_0x767be4ece498;  1 drivers
v0x5817947546d0_0 .net *"_ivl_76", 0 0, L_0x58179476f650;  1 drivers
v0x581794754790_0 .net *"_ivl_79", 0 0, L_0x58179476f0e0;  1 drivers
L_0x767be4ece138 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x581794754850_0 .net/2u *"_ivl_8", 2 0, L_0x767be4ece138;  1 drivers
v0x581794754930_0 .net *"_ivl_81", 0 0, L_0x58179476f870;  1 drivers
L_0x767be4ece4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5817947549f0_0 .net/2u *"_ivl_82", 7 0, L_0x767be4ece4e0;  1 drivers
L_0x767be4ece528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x581794754ad0_0 .net/2u *"_ivl_86", 1 0, L_0x767be4ece528;  1 drivers
L_0x767be4ece570 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x581794754bb0_0 .net/2u *"_ivl_90", 1 0, L_0x767be4ece570;  1 drivers
L_0x767be4ece5b8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x581794754c90_0 .net/2u *"_ivl_94", 2 0, L_0x767be4ece5b8;  1 drivers
v0x581794754d70_0 .net "a_reg_enable", 0 0, L_0x5817946eac70;  alias, 1 drivers
v0x581794754e10_0 .net "alu_op_select", 1 0, L_0x58179476f150;  alias, 1 drivers
v0x581794754ee0_0 .net "alu_reg_enable", 0 0, L_0x58179476e9a0;  alias, 1 drivers
v0x581794754f80_0 .net "branch_select", 0 0, L_0x58179476fdf0;  alias, 1 drivers
v0x581794755050_0 .var "clear", 0 0;
v0x581794755120_0 .net "counter", 1 0, v0x5817947517e0_0;  alias, 1 drivers
v0x5817947551f0_0 .net "iin", 8 0, L_0x58179476fc60;  1 drivers
v0x581794755290_0 .net "imm_wr_enable", 0 0, L_0x58179476fb70;  alias, 1 drivers
v0x581794755360_0 .var "mux_select", 3 0;
v0x581794755420_0 .var "opcode", 2 0;
v0x581794755500_0 .net "pc_wr_enable", 0 0, L_0x58179476fd00;  alias, 1 drivers
v0x5817947555c0_0 .net "regs_enable", 7 0, L_0x58179476f9e0;  alias, 1 drivers
v0x5817947556a0_0 .net "regs_select", 7 0, v0x581794752760_0;  1 drivers
v0x581794755790_0 .net "resetn", 0 0, v0x58179475d610_0;  alias, 1 drivers
v0x581794755830_0 .var "rx", 2 0;
v0x581794755920_0 .var "ry", 2 0;
E_0x581794736520 .event negedge, v0x581794755790_0;
E_0x581794752310 .event anyedge, v0x5817947517e0_0;
L_0x58179476dc30 .cmp/eq 2, v0x5817947517e0_0, L_0x767be4ece0a8;
L_0x58179476dd20 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece0f0;
L_0x58179476de60 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece138;
L_0x58179476e040 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece180;
L_0x58179476e270 .cmp/eq 2, v0x5817947517e0_0, L_0x767be4ece1c8;
L_0x58179476e3a0 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece210;
L_0x58179476e5a0 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece258;
L_0x58179476e750 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece2a0;
L_0x58179476eaf0 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece2e8;
L_0x58179476ebe0 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece330;
L_0x58179476edf0 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece378;
L_0x58179476f040 .part v0x581794755420_0, 0, 2;
L_0x58179476f150 .functor MUXZ 2, L_0x767be4ece3c0, L_0x58179476f040, L_0x58179476eee0, C4<>;
L_0x58179476f2e0 .cmp/eq 2, v0x5817947517e0_0, L_0x767be4ece408;
L_0x58179476f450 .cmp/ne 3, v0x581794755420_0, L_0x767be4ece450;
L_0x58179476f650 .cmp/ne 3, v0x581794755420_0, L_0x767be4ece498;
L_0x58179476f9e0 .functor MUXZ 8, L_0x767be4ece4e0, v0x581794752760_0, L_0x58179476f870, C4<>;
L_0x58179476fb70 .cmp/eq 2, v0x5817947517e0_0, L_0x767be4ece528;
L_0x58179476fd00 .cmp/eq 2, v0x5817947517e0_0, L_0x767be4ece570;
L_0x58179476fdf0 .cmp/eq 3, v0x581794755420_0, L_0x767be4ece5b8;
S_0x581794752370 .scope module, "dec" "decodificador" 11 38, 12 1 0, S_0x581794751f60;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "chave";
    .port_info 1 /OUTPUT 8 "saida";
v0x581794752660_0 .net "chave", 2 0, v0x581794755830_0;  1 drivers
v0x581794752760_0 .var "saida", 7 0;
E_0x5817947525e0 .event anyedge, v0x581794752660_0;
S_0x581794755b60 .scope module, "mux" "multiplexador" 5 35, 13 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "select";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 16 "r0";
    .port_info 3 /INPUT 16 "r1";
    .port_info 4 /INPUT 16 "r2";
    .port_info 5 /INPUT 16 "r3";
    .port_info 6 /INPUT 16 "r4";
    .port_info 7 /INPUT 16 "r5";
    .port_info 8 /INPUT 16 "r6";
    .port_info 9 /INPUT 16 "r7";
    .port_info 10 /INPUT 16 "r";
    .port_info 11 /OUTPUT 16 "saida";
v0x581794755f40_0 .net "immediate", 15 0, v0x581794751d40_0;  alias, 1 drivers
v0x581794756070_0 .net "r", 15 0, v0x581794757780_0;  alias, 1 drivers
v0x581794756150_0 .net "r0", 15 0, v0x581794757dd0_0;  alias, 1 drivers
v0x581794756210_0 .net "r1", 15 0, v0x5817947583c0_0;  alias, 1 drivers
v0x5817947562f0_0 .net "r2", 15 0, v0x581794758a00_0;  alias, 1 drivers
v0x581794756420_0 .net "r3", 15 0, v0x581794758fb0_0;  alias, 1 drivers
v0x581794756500_0 .net "r4", 15 0, v0x5817947595f0_0;  alias, 1 drivers
v0x5817947565e0_0 .net "r5", 15 0, v0x581794759ba0_0;  alias, 1 drivers
v0x5817947566c0_0 .net "r6", 15 0, v0x58179475a1e0_0;  alias, 1 drivers
v0x5817947567a0_0 .net "r7", 15 0, v0x58179475a8a0_0;  alias, 1 drivers
v0x581794756880_0 .var "saida", 15 0;
v0x581794756940_0 .net "select", 3 0, v0x581794755360_0;  alias, 1 drivers
E_0x581794755e80/0 .event anyedge, v0x581794755360_0, v0x581794756150_0, v0x581794756210_0, v0x5817947562f0_0;
E_0x581794755e80/1 .event anyedge, v0x581794756420_0, v0x581794756500_0, v0x5817947565e0_0, v0x5817947566c0_0;
E_0x581794755e80/2 .event anyedge, v0x5817947567a0_0, v0x581794750930_0, v0x581794756070_0;
E_0x581794755e80 .event/or E_0x581794755e80/0, E_0x581794755e80/1, E_0x581794755e80/2;
S_0x581794756b60 .scope module, "pc" "contador_de_programa" 5 33, 14 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 16 "pc_in";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 16 "pc_out";
v0x581794756dd0_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794756f20_0 .net "pc_in", 15 0, L_0x58179476daf0;  alias, 1 drivers
v0x581794757010_0 .var "pc_out", 15 0;
v0x581794757110_0 .net "resetn", 0 0, v0x58179475d610_0;  alias, 1 drivers
v0x5817947571e0_0 .net "wr_enable", 0 0, L_0x58179476fd00;  alias, 1 drivers
S_0x5817947572d0 .scope module, "r" "registrador" 5 51, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5817947575d0_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794757690_0 .net "entrada_reg", 15 0, v0x581794751220_0;  alias, 1 drivers
v0x581794757780_0 .var "saida_reg", 15 0;
v0x581794757880_0 .net "wr_enable", 0 0, L_0x58179476e9a0;  alias, 1 drivers
S_0x5817947579a0 .scope module, "r0" "registrador" 5 42, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x581794757bc0_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794757c80_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x581794757dd0_0 .var "saida_reg", 15 0;
v0x581794757ed0_0 .net "wr_enable", 0 0, L_0x58179476ff40;  1 drivers
S_0x581794758020 .scope module, "r1" "registrador" 5 43, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x581794758240_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794758300_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x5817947583c0_0 .var "saida_reg", 15 0;
v0x5817947584c0_0 .net "wr_enable", 0 0, L_0x58179476ffe0;  1 drivers
S_0x581794758610 .scope module, "r2" "registrador" 5 44, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x581794758880_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794758940_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x581794758a00_0 .var "saida_reg", 15 0;
v0x581794758b00_0 .net "wr_enable", 0 0, L_0x581794770080;  1 drivers
S_0x581794758c50 .scope module, "r3" "registrador" 5 45, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x581794758e30_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794758ef0_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x581794758fb0_0 .var "saida_reg", 15 0;
v0x5817947590b0_0 .net "wr_enable", 0 0, L_0x581794770120;  1 drivers
S_0x581794759200 .scope module, "r4" "registrador" 5 46, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x581794759470_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794759530_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x5817947595f0_0 .var "saida_reg", 15 0;
v0x5817947596f0_0 .net "wr_enable", 0 0, L_0x581794770200;  1 drivers
S_0x581794759840 .scope module, "r5" "registrador" 5 47, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x581794759a20_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x581794759ae0_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x581794759ba0_0 .var "saida_reg", 15 0;
v0x581794759ca0_0 .net "wr_enable", 0 0, L_0x5817947702a0;  1 drivers
S_0x581794759df0 .scope module, "r6" "registrador" 5 48, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x58179475a060_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x58179475a120_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x58179475a1e0_0 .var "saida_reg", 15 0;
v0x58179475a2e0_0 .net "wr_enable", 0 0, L_0x5817947704a0;  1 drivers
S_0x58179475a430 .scope module, "r7" "registrador" 5 49, 6 1 0, S_0x58179474f800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x58179475a720_0 .net "clock", 0 0, v0x58179475d0c0_0;  alias, 1 drivers
v0x58179475a7e0_0 .net "entrada_reg", 15 0, v0x581794756880_0;  alias, 1 drivers
v0x58179475a8a0_0 .var "saida_reg", 15 0;
v0x58179475a9a0_0 .net "wr_enable", 0 0, L_0x581794770540;  1 drivers
    .scope S_0x5817947513b0;
T_0 ;
    %wait E_0x5817947364e0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5817947517e0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5817947513b0;
T_1 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x5817947517e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5817947517e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x581794751900;
T_2 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x581794751e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x581794751c60_0;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x581794751d40_0, 4, 5;
    %load/vec4 v0x581794751c60_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %ix/load 5, 0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x581794751d40_0, 4, 5;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x581794750cf0;
T_3 ;
    %wait E_0x5817946d1220;
    %load/vec4 v0x581794751160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x581794750f60_0;
    %load/vec4 v0x581794751070_0;
    %add;
    %store/vec4 v0x581794751220_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x581794750f60_0;
    %load/vec4 v0x581794751070_0;
    %sub;
    %store/vec4 v0x581794751220_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x581794750f60_0;
    %load/vec4 v0x581794751070_0;
    %and;
    %inv;
    %store/vec4 v0x581794751220_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x581794751220_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x581794756b60;
T_4 ;
    %wait E_0x581794736520;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x581794757010_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x581794756b60;
T_5 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x5817947571e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x581794756f20_0;
    %assign/vec4 v0x581794757010_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x581794755b60;
T_6 ;
    %wait E_0x581794755e80;
    %load/vec4 v0x581794756940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x581794756150_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x581794756210_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x5817947562f0_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x581794756420_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x581794756500_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x5817947565e0_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x5817947566c0_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x5817947567a0_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x581794755f40_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x581794756070_0;
    %store/vec4 v0x581794756880_0, 0, 16;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x581794752370;
T_7 ;
    %wait E_0x5817947525e0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x581794752660_0;
    %shiftl 4;
    %store/vec4 v0x581794752760_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x581794751f60;
T_8 ;
    %wait E_0x581794752310;
    %load/vec4 v0x581794755120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x581794755360_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x5817947551f0_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x581794755420_0, 0, 3;
    %load/vec4 v0x5817947551f0_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x581794755830_0, 0, 3;
    %load/vec4 v0x5817947551f0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x581794755920_0, 0, 3;
    %load/vec4 v0x581794755420_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.5, 4;
    %vpi_call 11 82 "$finish" {0 0 0};
T_8.5 ;
    %load/vec4 v0x581794755420_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_8.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x581794755420_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_8.10;
    %jmp/1 T_8.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x581794755420_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_8.9;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x581794755830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x581794755360_0, 0;
T_8.7 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x581794755420_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_8.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x581794755420_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_8.14;
    %jmp/1 T_8.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x581794755420_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_8.13;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x581794755920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x581794755360_0, 0;
T_8.11 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x581794755420_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x581794755360_0, 0;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x581794755830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x581794755360_0, 0;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x581794755830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x581794755360_0, 0;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x581794755920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x581794755360_0, 0;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x581794755360_0, 0;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x581794751f60;
T_9 ;
    %wait E_0x581794736520;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581794755050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581794755050_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5817947579a0;
T_10 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x581794757ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x581794757c80_0;
    %assign/vec4 v0x581794757dd0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x581794758020;
T_11 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x5817947584c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x581794758300_0;
    %assign/vec4 v0x5817947583c0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x581794758610;
T_12 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x581794758b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x581794758940_0;
    %assign/vec4 v0x581794758a00_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x581794758c50;
T_13 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x5817947590b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x581794758ef0_0;
    %assign/vec4 v0x581794758fb0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x581794759200;
T_14 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x5817947596f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x581794759530_0;
    %assign/vec4 v0x5817947595f0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x581794759840;
T_15 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x581794759ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x581794759ae0_0;
    %assign/vec4 v0x581794759ba0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x581794759df0;
T_16 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x58179475a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x58179475a120_0;
    %assign/vec4 v0x58179475a1e0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x58179475a430;
T_17 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x58179475a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x58179475a7e0_0;
    %assign/vec4 v0x58179475a8a0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x58179474f9b0;
T_18 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x58179474fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x58179474fc90_0;
    %assign/vec4 v0x58179474fd50_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5817947572d0;
T_19 ;
    %wait E_0x58179470ec80;
    %load/vec4 v0x581794757880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x581794757690_0;
    %assign/vec4 v0x581794757780_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5817947326a0;
T_20 ;
    %wait E_0x58179470dc70;
    %load/vec4 v0x58179474f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x58179471df80_0;
    %load/vec4 v0x581794719f30_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x58179474f5e0, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x58179472f900;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58179475d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58179475d610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58179475d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x58179475d390_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x58179472f900;
T_22 ;
    %delay 1, 0;
    %load/vec4 v0x58179475d0c0_0;
    %nor/r;
    %store/vec4 v0x58179475d0c0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x58179472f900;
T_23 ;
    %delay 2, 0;
    %load/vec4 v0x58179475d390_0;
    %addi 1, 0, 16;
    %store/vec4 v0x58179475d390_0, 0, 16;
    %jmp T_23;
    .thread T_23;
    .scope S_0x58179472f900;
T_24 ;
    %vpi_call 2 14 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x58179472f900;
T_25 ;
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58179472f900 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x58179472f900;
T_26 ;
    %delay 0, 0;
    %pushi/vec4 40960, 0, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 41985, 0, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 43013, 0, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 44035, 0, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 45056, 0, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 52228, 0, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 4479, 127, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 11519, 127, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 50173, 0, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 37887, 1023, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 32767, 8191, 16;
    %store/vec4 v0x58179475d430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58179475d4d0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58179475d610_0, 0;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Fonte//computador.v";
    "Fonte//memoria_de_instrucoes.v";
    "Fonte//processador.v";
    "Fonte//registrador.v";
    "Fonte//seletor_de_endereco.v";
    "Fonte//ula.v";
    "Fonte//contador.v";
    "Fonte//extensor.v";
    "Fonte//logica_de_controle.v";
    "Fonte//decodificador.v";
    "Fonte//multiplexador.v";
    "Fonte//contador_de_programa.v";
