arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta	22.41	vpr	980.03 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1003552	10	10	168	178	1	65	30	11	8	88	io	auto	953.5 MiB	0.32	530	354	766	109	603	54	980.0 MiB	0.05	0.00	6.8164	6.25965	-69.3407	-6.25965	6.25965	0.97	0.000305911	0.00027714	0.00819653	0.00761311	-1	-1	-1	-1	20	842	24	0	0	100248.	1139.18	0.28	0.0523692	0.0463301	11180	23751	-1	740	16	428	1793	101987	51614	6.72979	6.72979	-75.9114	-6.72979	0	0	125464.	1425.72	0.00	0.05	0.03	-1	-1	0.00	0.0176516	0.0163051	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	22.21	vpr	980.03 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	1003548	10	10	168	178	1	65	30	11	8	88	io	auto	953.5 MiB	0.33	530	359	766	97	619	50	980.0 MiB	0.05	0.00	6.8164	6.26487	-69.3105	-6.26487	6.26487	0.99	0.000310412	0.000282703	0.00828685	0.00771023	-1	-1	-1	-1	22	829	20	0	0	110609.	1256.92	0.27	0.0520543	0.046207	11258	24748	-1	771	17	378	1439	87505	45574	6.83905	6.83905	-76.8941	-6.83905	0	0	134428.	1527.59	0.00	0.05	0.03	-1	-1	0.00	0.0186146	0.0171176	
