Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sun Aug 12 11:20:18 2018
| Host         : WRFA1EF running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mb_ddr_wrapper_control_sets_placed.rpt
| Design       : mb_ddr_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   381 |
| Unused register locations in slices containing registers |  1109 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2248 |          766 |
| No           | No                    | Yes                    |             409 |          113 |
| No           | Yes                   | No                     |            1346 |          539 |
| Yes          | No                    | No                     |            2326 |          633 |
| Yes          | No                    | Yes                    |             114 |           30 |
| Yes          | Yes                   | No                     |            2072 |          638 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                           Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                1 |              1 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_0                                                                                                                                                                               |                                                                                                                                                                                                                                     |                1 |              1 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                     |                1 |              1 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                               | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                         |                1 |              1 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                               | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                        |                1 |              1 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                               | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                        |                1 |              1 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                               | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                        |                1 |              1 |
| ~mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                                                                           | mb_ddr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                                                                                              |                1 |              1 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                     |                1 |              1 |
| ~mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                |                                                                                                                                                                                                                                                                 | mb_ddr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                  |                1 |              1 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[3]_1[0]                                                                                                        | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                               |                1 |              1 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                             |                1 |              1 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              1 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                   | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                            |                1 |              1 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                        |                1 |              1 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                     |                1 |              1 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                              |                                                                                                                                                                                                                                     |                1 |              1 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                            |                1 |              1 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                               | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                |                1 |              2 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                          |                1 |              2 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              2 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              2 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                          |                1 |              2 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]  |                1 |              3 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                   | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                            |                2 |              3 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                3 |              3 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]  |                1 |              3 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]  |                1 |              3 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]  |                1 |              3 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                           | mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                               |                                                                                                                                                                                                                                     |                1 |              4 |
| ~mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                |                                                                                                                                                                                                                                                                 | mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                            | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                                                   |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                            |                2 |              4 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                           | mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                              |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                           |                3 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                      | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                        |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                         | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                 |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                         | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/read_data_indx.rd_data_indx_r_reg[3][0]                                                                                                                                    | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out2                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                    | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                               |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                 |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3]_0[0]                                                                                                            | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3]_0[0]                                                                                                            | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                2 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                           |                2 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                  |                4 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                      |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                     |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                        |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                     |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | mb_ddr_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                              |                                                                                                                                                                                                                                     |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                     |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                     | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                   | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                2 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                                                         | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                   |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                            |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                  |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                           |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                         |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                            |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                           |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                           | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                  | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                     |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                                             |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                  | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                2 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                      |                                                                                                                                                                                                                                     |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                         | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                  | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |                1 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                               |                1 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                             | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                     |                2 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                             | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              4 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                                | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                     |                2 |              4 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                       |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_row0_rd_done1                                                                                                                                     |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                              |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                     |                1 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                             |                1 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                          |                                                                                                                                                                                                                                     |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                             |                1 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler_r0_0                                                                                                   |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                              |                2 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                     |                1 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                     |                1 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                              |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                3 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                2 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                      | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                              |                1 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                              |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                              |                1 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                              |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                     |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                          |                1 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                            |                1 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                        | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                              |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                         |                2 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                        | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                         |                1 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                         |                1 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                 | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out2                                              |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                3 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                            |                3 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                            | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                1 |              5 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                  | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                              |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                2 |              5 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_1                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                               |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                        |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                     |                5 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                           |                5 |              6 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                     |                3 |              6 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                     |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                            |                3 |              6 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |                1 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                            |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                            |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                            |                3 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                   |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                       |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                  | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                            |                3 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                4 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                            |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                        | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                2 |              6 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                  |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                       |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                        | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                            |                1 |              6 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                  |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                          |                                                                                                                                                                                                                                     |                1 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                   | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                             |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                          |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                             |                3 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | mb_ddr_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/cnt_read_reg[5][0]                                                                                                          | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                        | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |                2 |              6 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                2 |              6 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | mb_ddr_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                |                1 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                     |                2 |              6 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                                                   |                6 |              6 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                          | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                3 |              7 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                            | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                            |                5 |              7 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                        | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                              |                4 |              7 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                        | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                3 |              7 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                   |                2 |              7 |
|  mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                     |                2 |              8 |
| ~mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                | mb_ddr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                1 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                   |                1 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0               | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                4 |              8 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              8 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                           |                                                                                                                                                                                                                                     |                7 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                2 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                1 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                1 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                         |                2 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                         |                2 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                2 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                3 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                         |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                         |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[3]_1[0]                                                                                                        | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                1 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                1 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                1 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                         |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                         |                2 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                3 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                         |                2 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                6 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                      | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                           |                1 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                     | mb_ddr_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                3 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                                                                                                      | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                1 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                         |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                                                                     |                3 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                  |                3 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                       | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                            |                                                                                                                                                                                                                                     |                4 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                3 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                   |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                      |                3 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                4 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                3 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/int_addr_reg[3]_0[0]                                                                                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |                4 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                         |                                                                                                                                                                                                                                     |                1 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                     |                5 |              8 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                3 |              8 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                     |                4 |              9 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                  |                2 |              9 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                           |                2 |              9 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                5 |              9 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                               | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                                             |                2 |              9 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                               | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                                             |                2 |              9 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                           |                3 |              9 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                   | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                4 |              9 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                            |                3 |             10 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                              | mb_ddr_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                      |                2 |             10 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                   |                2 |             10 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                4 |             10 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |                6 |             10 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                   |                3 |             10 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/async_conv_reset_n                                                                                                                                                              |                5 |             10 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                            |                3 |             10 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/async_conv_reset_n                                                                                                                                                              |                5 |             10 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out2                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                  | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                        |                3 |             11 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                                     |                3 |             12 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                   |                4 |             12 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out2                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/temperature                                                                                                                                                                      | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                               |                2 |             12 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_reg[1]                                                   |                2 |             12 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                     |               12 |             12 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                                     |                3 |             12 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out2                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                               |                5 |             13 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                            |                3 |             13 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out2                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                            |                2 |             15 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                5 |             16 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                       | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                5 |             16 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                              |                9 |             16 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                         |                5 |             16 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                                                                     |                2 |             16 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                         |                4 |             16 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/mc_app_wdf_mask_reg_reg[0]                                                                                                                                           | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |                6 |             17 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                         |                5 |             19 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             20 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                       | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                6 |             20 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             20 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             20 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_reg[0]                                                   |                4 |             20 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[0]                                                   |                3 |             20 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[1]                                                   |                3 |             20 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             20 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             20 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[1]                                                   |                5 |             20 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             20 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |               16 |             21 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                           |                5 |             22 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      |                                                                                                                                                                                                                                                                 | mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                      |                5 |             23 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                            |                8 |             23 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                            |                8 |             23 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1_reg[3][0]                                                                                                                              | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                9 |             23 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                               |                                                                                                                                                                                                                                     |                4 |             23 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                         | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                4 |             23 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                 |                6 |             23 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                            |               13 |             24 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                 | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               10 |             24 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                    | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                8 |             24 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                               |               11 |             25 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                |               15 |             25 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                                                                     |                9 |             26 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                                                                     |                8 |             26 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                                                                     |                7 |             26 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                                                                     |                8 |             26 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                            |               18 |             27 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                   |                                                                                                                                                                                                                                     |                8 |             28 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                   |                                                                                                                                                                                                                                     |                7 |             28 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                 |                                                                                                                                                                                                                                     |                7 |             28 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                      |               10 |             29 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                  |               12 |             29 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                      | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                              |                8 |             29 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                    | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                9 |             29 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                     | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |                8 |             29 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                          |                                                                                                                                                                                                                                     |               13 |             30 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                            |               16 |             30 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |                8 |             31 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                     | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                5 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                  | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                9 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                      | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               14 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                               | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                              |                6 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                 | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                6 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                            | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |                7 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                       | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               15 |             32 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axlen_cnt_reg[7][0]                                                                                                               | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                             |               11 |             32 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt_reg[7][0]                                                                                                             | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                             |               11 |             32 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                              |                                                                                                                                                                                                                                     |                9 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                     |                                                                                                                                                                                                                                     |                4 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                       | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                          |               10 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                       |                                                                                                                                                                                                                                     |                9 |             32 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                            |                                                                                                                                                                                                                                     |                8 |             32 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                             |               15 |             32 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                            |                                                                                                                                                                                                                                     |                9 |             33 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |               13 |             34 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                     |               12 |             36 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                     |               13 |             37 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                               | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                6 |             38 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                     |                5 |             39 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                                     |                9 |             41 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                     |               12 |             42 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                     |                9 |             44 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                            |               16 |             44 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[61][0]                             |                                                                                                                                                                                                                                     |                9 |             44 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                     |                8 |             44 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                               |                                                                                                                                                                                                                                     |               13 |             45 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[61][0]                              |                                                                                                                                                                                                                                     |                9 |             45 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                     |                7 |             45 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                               | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |               10 |             46 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                            |               16 |             46 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                            |               15 |             47 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      | mb_ddr_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                     |               16 |             47 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                            |               20 |             47 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                  |                                                                                                                                                                                                                                     |                8 |             64 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                         | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                              |               18 |             64 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                                                                                     |               22 |             64 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                       |                                                                                                                                                                                                                                     |               14 |             64 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                                                                     |               19 |             64 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                    | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                 |               14 |             64 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                          |                                                                                                                                                                                                                                     |               19 |             65 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                    |                                                                                                                                                                                                                                     |               15 |             65 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                    |                                                                                                                                                                                                                                     |               24 |             65 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                     |               14 |             65 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[67][0]                              |                                                                                                                                                                                                                                     |               21 |             66 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                     |               14 |             66 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                     |                                                                                                                                                                                                                                     |               15 |             66 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                              |                                                                                                                                                                                                                                     |               16 |             66 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                     |               12 |             73 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[72][0]                             |                                                                                                                                                                                                                                     |               15 |             73 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                          |                                                                                                                                                                                                                                     |               11 |             75 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                     |               10 |             80 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                     |               11 |             88 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                     |               11 |             88 |
|  mb_ddr_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                      |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |               28 |             88 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                             |               26 |             91 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                               |               31 |             93 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                               | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               34 |             94 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                     |               12 |             96 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in          |                                                                                                                                                                                                                                     |               12 |             96 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                     |               12 |             96 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                     |                                                                                                                                                                                                                                     |               21 |             96 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                |               34 |             98 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                             |               21 |             98 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                             |               33 |             98 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                     |               13 |            104 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                     |                                                                                                                                                                                                                                     |               14 |            112 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                     |                                                                                                                                                                                                                                     |               14 |            112 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                     |                                                                                                                                                                                                                                     |               14 |            112 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/mc_app_wdf_mask_reg_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                     |               43 |            128 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[34]                                                                                                                                                                                      |                                                                                                                                                                                                                                     |               16 |            128 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                    |                                                                                                                                                                                                                                     |               35 |            128 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                     |                                                                                                                                                                                                                                     |               41 |            130 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                     |                                                                                                                                                                                                                                     |               22 |            130 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |               68 |            142 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                  |                                                                                                                                                                                                                                     |               44 |            144 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/rd_buf_we                                                                                                                                                        |                                                                                                                                                                                                                                     |               22 |            176 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                                                                     |               24 |            192 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                              | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |               72 |            218 |
|  mb_ddr_i/clk_wiz_1/inst/clk_out1                                              |                                                                                                                                                                                                                                                                 | mb_ddr_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                               |              118 |            253 |
|  mb_ddr_i/mig_7series_0/u_mb_ddr_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |              681 |           2066 |
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    21 |
| 2      |                     8 |
| 3      |                    12 |
| 4      |                    54 |
| 5      |                    36 |
| 6      |                    33 |
| 7      |                     5 |
| 8      |                    48 |
| 9      |                     8 |
| 10     |                    12 |
| 11     |                     1 |
| 12     |                     9 |
| 13     |                     2 |
| 15     |                     1 |
| 16+    |                   131 |
+--------+-----------------------+


