Name:MULA MOHIT

Company name:CODETECH IT SOLUTIONS

ID:CT04DF1869

Domain:VLSI

Duration:MAY TO JUNE 2025

Overview of the Topic(Arithmetic Logic Unit - ALU): An ALU is a core component of a central processing unit (CPU). It performs all arithmetic operations (like addition and subtraction) and all logical operations (like AND, OR, NOT). It takes operands (data to be operated on) and a control signal (indicating which operation to perform) as inputs, and produces a result along with status flags (e.g., carry, zero, overflow). The complexity of an ALU varies greatly depending on the processor it's designed for, from simple units in microcontrollers to highly complex ones in modern multi-core CPUs.

Objective: The primary objective of this project is to:

Design a basic ALU capable of performing the following operations:
Addition
Subtraction
AND (bitwise)
OR (bitwise)
NOT (bitwise)
Key Activities: Based on the "Deliverable" section, the key activities would include:

Design Phase:
Understanding the functional requirements for each specified operation (addition, subtraction, AND, OR, NOT).
Developing the high-level architecture of the ALU (e.g., how to select operations, input/output structures).
Designing the logic gates and circuits for each individual operation.
Integrating these individual operational units into a cohesive ALU.
Coding Phase:
Writing the hardware description language (HDL) code (Verilog or VHDL) for the designed ALU. This involves translating the logic gates and circuits into HDL constructs.
Testbench Development:
Creating a testbench to simulate and verify the functionality of the designed ALU. A testbench will apply various input combinations and control signals to the ALU and check if the outputs are as expected.
Simulation and Verification:
Running simulations using the developed testbench.
Analyzing the simulation results to identify and debug any errors or discrepancies in the ALU's behavior.
Ensuring the ALU correctly performs all specified operations for various input values.
Report Generation:
Compiling a simulation report detailing the design, implementation, test cases, and simulation results.
Technologies Used: The image explicitly mentions the following technologies:

Verilog: A hardware description language (HDL) used for modeling electronic systems.
VHDL: Another popular hardware description language (HDL) used for designing digital circuits. To accomplish the project, the following would also be implicitly used:
HDL Simulator: Software tools (e.g., ModelSim, Vivado, QuestaSim) that can interpret and execute Verilog/VHDL code to simulate the behavior of the hardware.
Text Editor/IDE: For writing and editing the Verilog/VHDL code.
