<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a49c586132c2219c3ea2ec1ee8a30f857"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7c50d1c2ae00c0944c6b0ccfc9b920f4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab420a0eb5f12a1757c60988c72ed2bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:ab420a0eb5f12a1757c60988c72ed2bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124ea2215cb748f41fc503bbb15975a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a124ea2215cb748f41fc503bbb15975a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a124ea2215cb748f41fc503bbb15975a4">More...</a><br /></td></tr>
<tr class="separator:a124ea2215cb748f41fc503bbb15975a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991e9a2339fc245f5f7a0959b76e148b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a991e9a2339fc245f5f7a0959b76e148b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a991e9a2339fc245f5f7a0959b76e148b">More...</a><br /></td></tr>
<tr class="separator:a991e9a2339fc245f5f7a0959b76e148b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc97791fcbb9bdf030778977d0cf51fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:adc97791fcbb9bdf030778977d0cf51fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#adc97791fcbb9bdf030778977d0cf51fe">More...</a><br /></td></tr>
<tr class="separator:adc97791fcbb9bdf030778977d0cf51fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcccb52cb2de3c7e3fb7a30d236373a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a4dcccb52cb2de3c7e3fb7a30d236373a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a4dcccb52cb2de3c7e3fb7a30d236373a">More...</a><br /></td></tr>
<tr class="separator:a4dcccb52cb2de3c7e3fb7a30d236373a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9438aab70c1efc1e0bdc7e55037f6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a2e9438aab70c1efc1e0bdc7e55037f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a2e9438aab70c1efc1e0bdc7e55037f6b">More...</a><br /></td></tr>
<tr class="separator:a2e9438aab70c1efc1e0bdc7e55037f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e60649c0e57aafa6be1212692284419"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a6e60649c0e57aafa6be1212692284419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a6e60649c0e57aafa6be1212692284419">More...</a><br /></td></tr>
<tr class="separator:a6e60649c0e57aafa6be1212692284419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a54daa52178982ada9c68789bb2ced"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:aa7a54daa52178982ada9c68789bb2ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#aa7a54daa52178982ada9c68789bb2ced">More...</a><br /></td></tr>
<tr class="separator:aa7a54daa52178982ada9c68789bb2ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135a5f680bb55e6aed8dfbd81f3e988b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a135a5f680bb55e6aed8dfbd81f3e988b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a135a5f680bb55e6aed8dfbd81f3e988b">More...</a><br /></td></tr>
<tr class="separator:a135a5f680bb55e6aed8dfbd81f3e988b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b96c5d02f14640c90ee716e8cbe17be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a7b96c5d02f14640c90ee716e8cbe17be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a7b96c5d02f14640c90ee716e8cbe17be">More...</a><br /></td></tr>
<tr class="separator:a7b96c5d02f14640c90ee716e8cbe17be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7328b09953e3901c0aa244abe7f5fab1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a7328b09953e3901c0aa244abe7f5fab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a7328b09953e3901c0aa244abe7f5fab1">More...</a><br /></td></tr>
<tr class="separator:a7328b09953e3901c0aa244abe7f5fab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21926d8c6ec745c105f23d020b12fb68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a21926d8c6ec745c105f23d020b12fb68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a21926d8c6ec745c105f23d020b12fb68">More...</a><br /></td></tr>
<tr class="separator:a21926d8c6ec745c105f23d020b12fb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa369a205f09ee8bfd6a225a52ec4ece8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:aa369a205f09ee8bfd6a225a52ec4ece8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#aa369a205f09ee8bfd6a225a52ec4ece8">More...</a><br /></td></tr>
<tr class="separator:aa369a205f09ee8bfd6a225a52ec4ece8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0091855e59bcfaacf625e2608bc7bce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:ac0091855e59bcfaacf625e2608bc7bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#ac0091855e59bcfaacf625e2608bc7bce">More...</a><br /></td></tr>
<tr class="separator:ac0091855e59bcfaacf625e2608bc7bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7626ec2a91438bdcd30674e3b3a7879f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a7626ec2a91438bdcd30674e3b3a7879f"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a7626ec2a91438bdcd30674e3b3a7879f">More...</a><br /></td></tr>
<tr class="separator:a7626ec2a91438bdcd30674e3b3a7879f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266e93ad6375ec7f32479b655a97b3cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a266e93ad6375ec7f32479b655a97b3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a266e93ad6375ec7f32479b655a97b3cf">More...</a><br /></td></tr>
<tr class="separator:a266e93ad6375ec7f32479b655a97b3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1cd7a955fe99d93bd885d15d8807b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:afd1cd7a955fe99d93bd885d15d8807b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#afd1cd7a955fe99d93bd885d15d8807b8">More...</a><br /></td></tr>
<tr class="separator:afd1cd7a955fe99d93bd885d15d8807b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a1cacb99deb204e570717dd8510e9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a67a1cacb99deb204e570717dd8510e9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a67a1cacb99deb204e570717dd8510e9e">More...</a><br /></td></tr>
<tr class="separator:a67a1cacb99deb204e570717dd8510e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492c89bcb65583d018893b71fdd927d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a492c89bcb65583d018893b71fdd927d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a492c89bcb65583d018893b71fdd927d6">More...</a><br /></td></tr>
<tr class="separator:a492c89bcb65583d018893b71fdd927d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a029ba4d0036811e8bf9a8ebea9feb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a4a029ba4d0036811e8bf9a8ebea9feb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#a4a029ba4d0036811e8bf9a8ebea9feb3">More...</a><br /></td></tr>
<tr class="separator:a4a029ba4d0036811e8bf9a8ebea9feb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad322848215bff08c7270ca449d9ca88a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:ad322848215bff08c7270ca449d9ca88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#ad322848215bff08c7270ca449d9ca88a">More...</a><br /></td></tr>
<tr class="separator:ad322848215bff08c7270ca449d9ca88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65bb10353925acf32db708046c6e859"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ac65bb10353925acf32db708046c6e859"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../dd/d93/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d212_1_1_0d216.html#ac65bb10353925acf32db708046c6e859">More...</a><br /></td></tr>
<tr class="separator:ac65bb10353925acf32db708046c6e859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c50d1c2ae00c0944c6b0ccfc9b920f4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7c50d1c2ae00c0944c6b0ccfc9b920f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2353a196cd6a30ade8ffb2afb72236c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a2353a196cd6a30ade8ffb2afb72236c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c586132c2219c3ea2ec1ee8a30f857"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a49c586132c2219c3ea2ec1ee8a30f857">EAX</a></td></tr>
<tr class="separator:a49c586132c2219c3ea2ec1ee8a30f857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30db00d37dc0f98c6cb46b416eb6e6a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8fbd1935ed1a85985bf8bf9e323bc22c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab80a3753983736234a51ddcd11292202"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:ab80a3753983736234a51ddcd11292202"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../dd/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d213_1_1_0d218.html#ab80a3753983736234a51ddcd11292202">More...</a><br /></td></tr>
<tr class="separator:ab80a3753983736234a51ddcd11292202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93a32e21fd1a8764cd8c2c1f248f7e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:ab93a32e21fd1a8764cd8c2c1f248f7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/df9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d213_1_1_0d218.html#ab93a32e21fd1a8764cd8c2c1f248f7e5">More...</a><br /></td></tr>
<tr class="separator:ab93a32e21fd1a8764cd8c2c1f248f7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbd1935ed1a85985bf8bf9e323bc22c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8fbd1935ed1a85985bf8bf9e323bc22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943382d2ec948cddb92a24b599d41a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a943382d2ec948cddb92a24b599d41a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30db00d37dc0f98c6cb46b416eb6e6a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac30db00d37dc0f98c6cb46b416eb6e6a">EBX</a></td></tr>
<tr class="separator:ac30db00d37dc0f98c6cb46b416eb6e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d213a602371ee695c36e03df9b5014"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0c8f555fb1dcc69b55a237c41e47736a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1c65120f735455ede796eb5032ade1bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a1c65120f735455ede796eb5032ade1bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/db2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d220.html#a1c65120f735455ede796eb5032ade1bb">More...</a><br /></td></tr>
<tr class="separator:a1c65120f735455ede796eb5032ade1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8f555fb1dcc69b55a237c41e47736a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0c8f555fb1dcc69b55a237c41e47736a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afecf7a4bac59870129581a783d782b41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:afecf7a4bac59870129581a783d782b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d213a602371ee695c36e03df9b5014"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a06d213a602371ee695c36e03df9b5014">ECX</a></td></tr>
<tr class="separator:a06d213a602371ee695c36e03df9b5014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf981a61d6dfc23d47d736342dfe6157"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac62f239fb304f8dc7824bdf68a2baa63"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8db615abe3b9c2e831a207a95f7d2f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a8db615abe3b9c2e831a207a95f7d2f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d215_1_1_0d222.html#a8db615abe3b9c2e831a207a95f7d2f62">More...</a><br /></td></tr>
<tr class="separator:a8db615abe3b9c2e831a207a95f7d2f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b45864c1c0efae85d2bb1722a9a152a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a9b45864c1c0efae85d2bb1722a9a152a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d3/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d215_1_1_0d222.html#a9b45864c1c0efae85d2bb1722a9a152a">More...</a><br /></td></tr>
<tr class="separator:a9b45864c1c0efae85d2bb1722a9a152a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf947d8a69ddd3a0b47079ba218c2b84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:abf947d8a69ddd3a0b47079ba218c2b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d3/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d215_1_1_0d222.html#abf947d8a69ddd3a0b47079ba218c2b84">More...</a><br /></td></tr>
<tr class="separator:abf947d8a69ddd3a0b47079ba218c2b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe049154f0277a500fd223f93ebbfe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:adbe049154f0277a500fd223f93ebbfe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d215_1_1_0d222.html#adbe049154f0277a500fd223f93ebbfe3">More...</a><br /></td></tr>
<tr class="separator:adbe049154f0277a500fd223f93ebbfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f15aae873197a3fef80adeb0c7521d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a9f15aae873197a3fef80adeb0c7521d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d3/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d215_1_1_0d222.html#a9f15aae873197a3fef80adeb0c7521d4">More...</a><br /></td></tr>
<tr class="separator:a9f15aae873197a3fef80adeb0c7521d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716ab230f9c0ae221767ce16430af1ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a716ab230f9c0ae221767ce16430af1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d215_1_1_0d222.html#a716ab230f9c0ae221767ce16430af1ce">More...</a><br /></td></tr>
<tr class="separator:a716ab230f9c0ae221767ce16430af1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62f239fb304f8dc7824bdf68a2baa63"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac62f239fb304f8dc7824bdf68a2baa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a10b3c4d77a52704fbec2276ba0f95d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3a10b3c4d77a52704fbec2276ba0f95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf981a61d6dfc23d47d736342dfe6157"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acf981a61d6dfc23d47d736342dfe6157">EDX</a></td></tr>
<tr class="separator:acf981a61d6dfc23d47d736342dfe6157"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a49c586132c2219c3ea2ec1ee8a30f857">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac30db00d37dc0f98c6cb46b416eb6e6a">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a06d213a602371ee695c36e03df9b5014">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acf981a61d6dfc23d47d736342dfe6157">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a06d213a602371ee695c36e03df9b5014"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a06d213a602371ee695c36e03df9b5014">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@214 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a49c586132c2219c3ea2ec1ee8a30f857"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a49c586132c2219c3ea2ec1ee8a30f857">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@212 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ac30db00d37dc0f98c6cb46b416eb6e6a"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac30db00d37dc0f98c6cb46b416eb6e6a">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@213 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_acf981a61d6dfc23d47d736342dfe6157"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acf981a61d6dfc23d47d736342dfe6157">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@215 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a49c586132c2219c3ea2ec1ee8a30f857">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac30db00d37dc0f98c6cb46b416eb6e6a">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a06d213a602371ee695c36e03df9b5014">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#acf981a61d6dfc23d47d736342dfe6157">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a49c586132c2219c3ea2ec1ee8a30f857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c586132c2219c3ea2ec1ee8a30f857">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ac30db00d37dc0f98c6cb46b416eb6e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30db00d37dc0f98c6cb46b416eb6e6a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a06d213a602371ee695c36e03df9b5014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d213a602371ee695c36e03df9b5014">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="acf981a61d6dfc23d47d736342dfe6157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf981a61d6dfc23d47d736342dfe6157">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
