digraph data_path {
  LOAD_right_shift_510_data_0 [shape=ellipse];
  LOAD_right_shift_510_wire [shape=ellipse];
  LOAD_right_shift_510_word_address_0 [shape=ellipse];
  LOAD_right_shift_515_data_0 [shape=ellipse];
  LOAD_right_shift_515_wire [shape=ellipse];
  LOAD_right_shift_515_word_address_0 [shape=ellipse];
  LOAD_right_shift_530_data_0 [shape=ellipse];
  LOAD_right_shift_530_wire [shape=ellipse];
  LOAD_right_shift_530_word_address_0 [shape=ellipse];
  LOAD_right_shift_539_data_0 [shape=ellipse];
  LOAD_right_shift_539_word_address_0 [shape=ellipse];
  LSHR_u32_u32_492_wire [shape=ellipse];
  MUX_500_wire [shape=ellipse];
  MUX_506_wire [shape=ellipse];
  NOT_u32_u32_517_wire [shape=ellipse];
  OR_u32_u32_532_wire [shape=ellipse];
  STORE_right_shift_489_data_0 [shape=ellipse];
  STORE_right_shift_489_word_address_0 [shape=ellipse];
  STORE_right_shift_529_data_0 [shape=ellipse];
  STORE_right_shift_529_word_address_0 [shape=ellipse];
  STORE_right_shift_535_data_0 [shape=ellipse];
  STORE_right_shift_535_word_address_0 [shape=ellipse];
  SUB_u32_u32_525_wire [shape=ellipse];
  UGT_u32_u1_503_wire [shape=ellipse];
  ULT_u32_u1_497_wire [shape=ellipse];
  dummy_545 [shape=ellipse];
  konst_479_wire_constant [shape=ellipse];
  konst_481_wire_constant [shape=ellipse];
  konst_484_wire_constant [shape=ellipse];
  konst_486_wire_constant [shape=ellipse];
  konst_496_wire_constant [shape=ellipse];
  konst_498_wire_constant [shape=ellipse];
  konst_499_wire_constant [shape=ellipse];
  konst_502_wire_constant [shape=ellipse];
  konst_504_wire_constant [shape=ellipse];
  konst_505_wire_constant [shape=ellipse];
  konst_522_wire_constant [shape=ellipse];
  konst_523_wire_constant [shape=ellipse];
  konst_536_wire_constant [shape=ellipse];
  konst_541_wire_constant [shape=ellipse];
  konst_548_wire_constant [shape=ellipse];
  new_527 [shape=ellipse];
  no_of_shifts_508 [shape=ellipse];
  output_540 [shape=ellipse];
  rs1_data_483 [shape=ellipse];
  rs2_data_488 [shape=ellipse];
  sraa_513 [shape=ellipse];
  sraaa_519 [shape=ellipse];
  ADD_u8_u8_549_inst [shape=rectangle];
pc  -> ADD_u8_u8_549_inst;
konst_548_wire_constant  -> ADD_u8_u8_549_inst;
ADD_u8_u8_549_inst -> next_pc;
  AND_u32_u32_512_inst [shape=rectangle];
LOAD_right_shift_510_wire  -> AND_u32_u32_512_inst;
no_of_shifts_508  -> AND_u32_u32_512_inst;
AND_u32_u32_512_inst -> sraa_513;
  AND_u32_u32_518_inst [shape=rectangle];
LOAD_right_shift_515_wire  -> AND_u32_u32_518_inst;
NOT_u32_u32_517_wire  -> AND_u32_u32_518_inst;
AND_u32_u32_518_inst -> sraaa_519;
  LOAD_right_shift_510_gather_scatter [shape=diamond];
LOAD_right_shift_510_data_0  -> LOAD_right_shift_510_gather_scatter;
LOAD_right_shift_510_gather_scatter -> LOAD_right_shift_510_wire;
  LOAD_right_shift_510_load_0 [shape=rectangle];
LOAD_right_shift_510_word_address_0  -> LOAD_right_shift_510_load_0;
LOAD_right_shift_510_load_0 -> LOAD_right_shift_510_data_0;
  LOAD_right_shift_515_gather_scatter [shape=diamond];
LOAD_right_shift_515_data_0  -> LOAD_right_shift_515_gather_scatter;
LOAD_right_shift_515_gather_scatter -> LOAD_right_shift_515_wire;
  LOAD_right_shift_515_load_0 [shape=rectangle];
LOAD_right_shift_515_word_address_0  -> LOAD_right_shift_515_load_0;
LOAD_right_shift_515_load_0 -> LOAD_right_shift_515_data_0;
  LOAD_right_shift_530_gather_scatter [shape=diamond];
LOAD_right_shift_530_data_0  -> LOAD_right_shift_530_gather_scatter;
LOAD_right_shift_530_gather_scatter -> LOAD_right_shift_530_wire;
  LOAD_right_shift_530_load_0 [shape=rectangle];
LOAD_right_shift_530_word_address_0  -> LOAD_right_shift_530_load_0;
LOAD_right_shift_530_load_0 -> LOAD_right_shift_530_data_0;
  LOAD_right_shift_539_gather_scatter [shape=diamond];
LOAD_right_shift_539_data_0  -> LOAD_right_shift_539_gather_scatter;
LOAD_right_shift_539_gather_scatter -> output_540;
  LOAD_right_shift_539_load_0 [shape=rectangle];
LOAD_right_shift_539_word_address_0  -> LOAD_right_shift_539_load_0;
LOAD_right_shift_539_load_0 -> LOAD_right_shift_539_data_0;
  LSHR_u32_u32_492_inst [shape=rectangle];
rs1_data_483  -> LSHR_u32_u32_492_inst;
rs2_data_488  -> LSHR_u32_u32_492_inst;
LSHR_u32_u32_492_inst -> LSHR_u32_u32_492_wire;
  MUX_500_inst [shape=diamond];
ULT_u32_u1_497_wire  -> MUX_500_inst;
konst_498_wire_constant  -> MUX_500_inst;
konst_499_wire_constant  -> MUX_500_inst;
MUX_500_inst -> MUX_500_wire;
  MUX_506_inst [shape=diamond];
UGT_u32_u1_503_wire  -> MUX_506_inst;
konst_504_wire_constant  -> MUX_506_inst;
konst_505_wire_constant  -> MUX_506_inst;
MUX_506_inst -> MUX_506_wire;
  NOT_u32_u32_517_inst [shape=diamond];
no_of_shifts_508  -> NOT_u32_u32_517_inst;
NOT_u32_u32_517_inst -> NOT_u32_u32_517_wire;
  OR_u32_u32_507_inst [shape=rectangle];
MUX_500_wire  -> OR_u32_u32_507_inst;
MUX_506_wire  -> OR_u32_u32_507_inst;
OR_u32_u32_507_inst -> no_of_shifts_508;
  OR_u32_u32_532_inst [shape=rectangle];
LOAD_right_shift_530_wire  -> OR_u32_u32_532_inst;
new_527  -> OR_u32_u32_532_inst;
OR_u32_u32_532_inst -> OR_u32_u32_532_wire;
  SHL_u32_u32_526_inst [shape=rectangle];
konst_522_wire_constant  -> SHL_u32_u32_526_inst;
SUB_u32_u32_525_wire  -> SHL_u32_u32_526_inst;
SHL_u32_u32_526_inst -> new_527;
  STORE_right_shift_489_gather_scatter [shape=diamond];
LSHR_u32_u32_492_wire  -> STORE_right_shift_489_gather_scatter;
STORE_right_shift_489_gather_scatter -> STORE_right_shift_489_data_0;
  STORE_right_shift_489_store_0 [shape=rectangle];
STORE_right_shift_489_word_address_0  -> STORE_right_shift_489_store_0;
STORE_right_shift_489_data_0  -> STORE_right_shift_489_store_0;
  STORE_right_shift_529_gather_scatter [shape=diamond];
OR_u32_u32_532_wire  -> STORE_right_shift_529_gather_scatter;
STORE_right_shift_529_gather_scatter -> STORE_right_shift_529_data_0;
  STORE_right_shift_529_store_0 [shape=rectangle];
STORE_right_shift_529_word_address_0  -> STORE_right_shift_529_store_0;
STORE_right_shift_529_data_0  -> STORE_right_shift_529_store_0;
  STORE_right_shift_535_gather_scatter [shape=diamond];
konst_536_wire_constant  -> STORE_right_shift_535_gather_scatter;
STORE_right_shift_535_gather_scatter -> STORE_right_shift_535_data_0;
  STORE_right_shift_535_store_0 [shape=rectangle];
STORE_right_shift_535_word_address_0  -> STORE_right_shift_535_store_0;
STORE_right_shift_535_data_0  -> STORE_right_shift_535_store_0;
  SUB_u32_u32_525_inst [shape=diamond];
konst_523_wire_constant  -> SUB_u32_u32_525_inst;
rs1_data_483  -> SUB_u32_u32_525_inst;
SUB_u32_u32_525_inst -> SUB_u32_u32_525_wire;
  UGT_u32_u1_503_inst [shape=diamond];
rs2_data_488  -> UGT_u32_u1_503_inst;
konst_502_wire_constant  -> UGT_u32_u1_503_inst;
UGT_u32_u1_503_inst -> UGT_u32_u1_503_wire;
  ULT_u32_u1_497_inst [shape=diamond];
rs2_data_488  -> ULT_u32_u1_497_inst;
konst_496_wire_constant  -> ULT_u32_u1_497_inst;
ULT_u32_u1_497_inst -> ULT_u32_u1_497_wire;
  call_stmt_483_call [shape=rectangle];
konst_479_wire_constant  -> call_stmt_483_call;
rs1  -> call_stmt_483_call;
konst_481_wire_constant  -> call_stmt_483_call;
call_stmt_483_call -> rs1_data_483;
  call_stmt_488_call [shape=rectangle];
konst_484_wire_constant  -> call_stmt_488_call;
rs2  -> call_stmt_488_call;
konst_486_wire_constant  -> call_stmt_488_call;
call_stmt_488_call -> rs2_data_488;
  call_stmt_545_call [shape=rectangle];
konst_541_wire_constant  -> call_stmt_545_call;
rd  -> call_stmt_545_call;
output_540  -> call_stmt_545_call;
call_stmt_545_call -> dummy_545;
}
