// hssi_ss_1_altera_mm_interconnect_1920_7ki6uvi.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_altera_mm_interconnect_1920_7ki6uvi (
		input  wire [25:0] cpu_reconfig_inst_avalon_anti_slave_0_address,               //         cpu_reconfig_inst_avalon_anti_slave_0.address
		output wire        cpu_reconfig_inst_avalon_anti_slave_0_waitrequest,           //                                              .waitrequest
		input  wire [3:0]  cpu_reconfig_inst_avalon_anti_slave_0_byteenable,            //                                              .byteenable
		input  wire        cpu_reconfig_inst_avalon_anti_slave_0_read,                  //                                              .read
		output wire [31:0] cpu_reconfig_inst_avalon_anti_slave_0_readdata,              //                                              .readdata
		output wire        cpu_reconfig_inst_avalon_anti_slave_0_readdatavalid,         //                                              .readdatavalid
		input  wire        cpu_reconfig_inst_avalon_anti_slave_0_write,                 //                                              .write
		input  wire [31:0] cpu_reconfig_inst_avalon_anti_slave_0_writedata,             //                                              .writedata
		output wire [8:0]  ss_reconfig_inst_avalon_anti_master_0_address,               //         ss_reconfig_inst_avalon_anti_master_0.address
		output wire        ss_reconfig_inst_avalon_anti_master_0_write,                 //                                              .write
		output wire        ss_reconfig_inst_avalon_anti_master_0_read,                  //                                              .read
		input  wire [31:0] ss_reconfig_inst_avalon_anti_master_0_readdata,              //                                              .readdata
		output wire [31:0] ss_reconfig_inst_avalon_anti_master_0_writedata,             //                                              .writedata
		output wire [3:0]  ss_reconfig_inst_avalon_anti_master_0_byteenable,            //                                              .byteenable
		input  wire        ss_reconfig_inst_avalon_anti_master_0_readdatavalid,         //                                              .readdatavalid
		input  wire        ss_reconfig_inst_avalon_anti_master_0_waitrequest,           //                                              .waitrequest
		output wire [13:0] p0_eth_reconfig_inst_avalon_anti_master_0_address,           //     p0_eth_reconfig_inst_avalon_anti_master_0.address
		output wire        p0_eth_reconfig_inst_avalon_anti_master_0_write,             //                                              .write
		output wire        p0_eth_reconfig_inst_avalon_anti_master_0_read,              //                                              .read
		input  wire [31:0] p0_eth_reconfig_inst_avalon_anti_master_0_readdata,          //                                              .readdata
		output wire [31:0] p0_eth_reconfig_inst_avalon_anti_master_0_writedata,         //                                              .writedata
		input  wire        p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid,     //                                              .readdatavalid
		input  wire        p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest,       //                                              .waitrequest
		output wire [16:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address,       // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0.address
		output wire        p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write,         //                                              .write
		output wire        p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read,          //                                              .read
		input  wire [7:0]  p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata,      //                                              .readdata
		output wire [7:0]  p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata,     //                                              .writedata
		input  wire        p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid, //                                              .readdatavalid
		input  wire        p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest,   //                                              .waitrequest
		input  wire [25:0] axi4_lite_inst_m0_awaddr,                                    //                             axi4_lite_inst_m0.awaddr
		input  wire [2:0]  axi4_lite_inst_m0_awprot,                                    //                                              .awprot
		input  wire        axi4_lite_inst_m0_awvalid,                                   //                                              .awvalid
		output wire        axi4_lite_inst_m0_awready,                                   //                                              .awready
		input  wire [31:0] axi4_lite_inst_m0_wdata,                                     //                                              .wdata
		input  wire [3:0]  axi4_lite_inst_m0_wstrb,                                     //                                              .wstrb
		input  wire        axi4_lite_inst_m0_wvalid,                                    //                                              .wvalid
		output wire        axi4_lite_inst_m0_wready,                                    //                                              .wready
		output wire [1:0]  axi4_lite_inst_m0_bresp,                                     //                                              .bresp
		output wire        axi4_lite_inst_m0_bvalid,                                    //                                              .bvalid
		input  wire        axi4_lite_inst_m0_bready,                                    //                                              .bready
		input  wire [25:0] axi4_lite_inst_m0_araddr,                                    //                                              .araddr
		input  wire [2:0]  axi4_lite_inst_m0_arprot,                                    //                                              .arprot
		input  wire        axi4_lite_inst_m0_arvalid,                                   //                                              .arvalid
		output wire        axi4_lite_inst_m0_arready,                                   //                                              .arready
		output wire [31:0] axi4_lite_inst_m0_rdata,                                     //                                              .rdata
		output wire [1:0]  axi4_lite_inst_m0_rresp,                                     //                                              .rresp
		output wire        axi4_lite_inst_m0_rvalid,                                    //                                              .rvalid
		input  wire        axi4_lite_inst_m0_rready,                                    //                                              .rready
		output wire [3:0]  default_slave_inst_axi_error_if_awid,                        //               default_slave_inst_axi_error_if.awid
		output wire [25:0] default_slave_inst_axi_error_if_awaddr,                      //                                              .awaddr
		output wire [3:0]  default_slave_inst_axi_error_if_awlen,                       //                                              .awlen
		output wire [2:0]  default_slave_inst_axi_error_if_awsize,                      //                                              .awsize
		output wire [1:0]  default_slave_inst_axi_error_if_awburst,                     //                                              .awburst
		output wire [1:0]  default_slave_inst_axi_error_if_awlock,                      //                                              .awlock
		output wire [3:0]  default_slave_inst_axi_error_if_awcache,                     //                                              .awcache
		output wire [2:0]  default_slave_inst_axi_error_if_awprot,                      //                                              .awprot
		output wire        default_slave_inst_axi_error_if_awvalid,                     //                                              .awvalid
		input  wire        default_slave_inst_axi_error_if_awready,                     //                                              .awready
		output wire [3:0]  default_slave_inst_axi_error_if_wid,                         //                                              .wid
		output wire [31:0] default_slave_inst_axi_error_if_wdata,                       //                                              .wdata
		output wire [3:0]  default_slave_inst_axi_error_if_wstrb,                       //                                              .wstrb
		output wire        default_slave_inst_axi_error_if_wlast,                       //                                              .wlast
		output wire        default_slave_inst_axi_error_if_wvalid,                      //                                              .wvalid
		input  wire        default_slave_inst_axi_error_if_wready,                      //                                              .wready
		input  wire [3:0]  default_slave_inst_axi_error_if_bid,                         //                                              .bid
		input  wire [1:0]  default_slave_inst_axi_error_if_bresp,                       //                                              .bresp
		input  wire        default_slave_inst_axi_error_if_bvalid,                      //                                              .bvalid
		output wire        default_slave_inst_axi_error_if_bready,                      //                                              .bready
		output wire [3:0]  default_slave_inst_axi_error_if_arid,                        //                                              .arid
		output wire [25:0] default_slave_inst_axi_error_if_araddr,                      //                                              .araddr
		output wire [3:0]  default_slave_inst_axi_error_if_arlen,                       //                                              .arlen
		output wire [2:0]  default_slave_inst_axi_error_if_arsize,                      //                                              .arsize
		output wire [1:0]  default_slave_inst_axi_error_if_arburst,                     //                                              .arburst
		output wire [1:0]  default_slave_inst_axi_error_if_arlock,                      //                                              .arlock
		output wire [3:0]  default_slave_inst_axi_error_if_arcache,                     //                                              .arcache
		output wire [2:0]  default_slave_inst_axi_error_if_arprot,                      //                                              .arprot
		output wire        default_slave_inst_axi_error_if_arvalid,                     //                                              .arvalid
		input  wire        default_slave_inst_axi_error_if_arready,                     //                                              .arready
		input  wire [3:0]  default_slave_inst_axi_error_if_rid,                         //                                              .rid
		input  wire [31:0] default_slave_inst_axi_error_if_rdata,                       //                                              .rdata
		input  wire [1:0]  default_slave_inst_axi_error_if_rresp,                       //                                              .rresp
		input  wire        default_slave_inst_axi_error_if_rlast,                       //                                              .rlast
		input  wire        default_slave_inst_axi_error_if_rvalid,                      //                                              .rvalid
		output wire        default_slave_inst_axi_error_if_rready,                      //                                              .rready
		input  wire        cpu_reconfig_inst_reset_reset_bridge_in_reset_reset,         // cpu_reconfig_inst_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        clock_in_out_clk_clk                                         //                              clock_in_out_clk.clk,          Clock Input
	);

	wire          cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_waitrequest;   // cpu_reconfig_inst_avalon_anti_slave_0_agent:av_waitrequest -> cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_waitrequest
	wire   [31:0] cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_readdata;      // cpu_reconfig_inst_avalon_anti_slave_0_agent:av_readdata -> cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_readdata
	wire          cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_debugaccess;   // cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_debugaccess -> cpu_reconfig_inst_avalon_anti_slave_0_agent:av_debugaccess
	wire   [25:0] cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_address;       // cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_address -> cpu_reconfig_inst_avalon_anti_slave_0_agent:av_address
	wire          cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_read;          // cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_read -> cpu_reconfig_inst_avalon_anti_slave_0_agent:av_read
	wire    [3:0] cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_byteenable;    // cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_byteenable -> cpu_reconfig_inst_avalon_anti_slave_0_agent:av_byteenable
	wire          cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_readdatavalid; // cpu_reconfig_inst_avalon_anti_slave_0_agent:av_readdatavalid -> cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_readdatavalid
	wire          cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_lock;          // cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_lock -> cpu_reconfig_inst_avalon_anti_slave_0_agent:av_lock
	wire          cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_write;         // cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_write -> cpu_reconfig_inst_avalon_anti_slave_0_agent:av_write
	wire   [31:0] cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_writedata;     // cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_writedata -> cpu_reconfig_inst_avalon_anti_slave_0_agent:av_writedata
	wire    [2:0] cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_burstcount;    // cpu_reconfig_inst_avalon_anti_slave_0_translator:uav_burstcount -> cpu_reconfig_inst_avalon_anti_slave_0_agent:av_burstcount
	wire          rsp_mux_002_src_valid;                                                                    // rsp_mux_002:src_valid -> cpu_reconfig_inst_avalon_anti_slave_0_agent:rp_valid
	wire  [131:0] rsp_mux_002_src_data;                                                                     // rsp_mux_002:src_data -> cpu_reconfig_inst_avalon_anti_slave_0_agent:rp_data
	wire          rsp_mux_002_src_ready;                                                                    // cpu_reconfig_inst_avalon_anti_slave_0_agent:rp_ready -> rsp_mux_002:src_ready
	wire    [4:0] rsp_mux_002_src_channel;                                                                  // rsp_mux_002:src_channel -> cpu_reconfig_inst_avalon_anti_slave_0_agent:rp_channel
	wire          rsp_mux_002_src_startofpacket;                                                            // rsp_mux_002:src_startofpacket -> cpu_reconfig_inst_avalon_anti_slave_0_agent:rp_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                              // rsp_mux_002:src_endofpacket -> cpu_reconfig_inst_avalon_anti_slave_0_agent:rp_endofpacket
	wire          cmd_mux_src_valid;                                                                        // cmd_mux:src_valid -> default_slave_inst_axi_error_if_agent:write_cp_valid
	wire  [131:0] cmd_mux_src_data;                                                                         // cmd_mux:src_data -> default_slave_inst_axi_error_if_agent:write_cp_data
	wire          cmd_mux_src_ready;                                                                        // default_slave_inst_axi_error_if_agent:write_cp_ready -> cmd_mux:src_ready
	wire    [4:0] cmd_mux_src_channel;                                                                      // cmd_mux:src_channel -> default_slave_inst_axi_error_if_agent:write_cp_channel
	wire          cmd_mux_src_startofpacket;                                                                // cmd_mux:src_startofpacket -> default_slave_inst_axi_error_if_agent:write_cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                  // cmd_mux:src_endofpacket -> default_slave_inst_axi_error_if_agent:write_cp_endofpacket
	wire          cmd_mux_001_src_valid;                                                                    // cmd_mux_001:src_valid -> default_slave_inst_axi_error_if_agent:read_cp_valid
	wire  [131:0] cmd_mux_001_src_data;                                                                     // cmd_mux_001:src_data -> default_slave_inst_axi_error_if_agent:read_cp_data
	wire          cmd_mux_001_src_ready;                                                                    // default_slave_inst_axi_error_if_agent:read_cp_ready -> cmd_mux_001:src_ready
	wire    [4:0] cmd_mux_001_src_channel;                                                                  // cmd_mux_001:src_channel -> default_slave_inst_axi_error_if_agent:read_cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                            // cmd_mux_001:src_startofpacket -> default_slave_inst_axi_error_if_agent:read_cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                              // cmd_mux_001:src_endofpacket -> default_slave_inst_axi_error_if_agent:read_cp_endofpacket
	wire   [31:0] ss_reconfig_inst_avalon_anti_master_0_agent_m0_readdata;                                  // ss_reconfig_inst_avalon_anti_master_0_translator:uav_readdata -> ss_reconfig_inst_avalon_anti_master_0_agent:m0_readdata
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest;                               // ss_reconfig_inst_avalon_anti_master_0_translator:uav_waitrequest -> ss_reconfig_inst_avalon_anti_master_0_agent:m0_waitrequest
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess;                               // ss_reconfig_inst_avalon_anti_master_0_agent:m0_debugaccess -> ss_reconfig_inst_avalon_anti_master_0_translator:uav_debugaccess
	wire   [25:0] ss_reconfig_inst_avalon_anti_master_0_agent_m0_address;                                   // ss_reconfig_inst_avalon_anti_master_0_agent:m0_address -> ss_reconfig_inst_avalon_anti_master_0_translator:uav_address
	wire    [3:0] ss_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable;                                // ss_reconfig_inst_avalon_anti_master_0_agent:m0_byteenable -> ss_reconfig_inst_avalon_anti_master_0_translator:uav_byteenable
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_m0_read;                                      // ss_reconfig_inst_avalon_anti_master_0_agent:m0_read -> ss_reconfig_inst_avalon_anti_master_0_translator:uav_read
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid;                             // ss_reconfig_inst_avalon_anti_master_0_translator:uav_readdatavalid -> ss_reconfig_inst_avalon_anti_master_0_agent:m0_readdatavalid
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_m0_lock;                                      // ss_reconfig_inst_avalon_anti_master_0_agent:m0_lock -> ss_reconfig_inst_avalon_anti_master_0_translator:uav_lock
	wire   [31:0] ss_reconfig_inst_avalon_anti_master_0_agent_m0_writedata;                                 // ss_reconfig_inst_avalon_anti_master_0_agent:m0_writedata -> ss_reconfig_inst_avalon_anti_master_0_translator:uav_writedata
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_m0_write;                                     // ss_reconfig_inst_avalon_anti_master_0_agent:m0_write -> ss_reconfig_inst_avalon_anti_master_0_translator:uav_write
	wire    [2:0] ss_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount;                                // ss_reconfig_inst_avalon_anti_master_0_agent:m0_burstcount -> ss_reconfig_inst_avalon_anti_master_0_translator:uav_burstcount
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid;                              // ss_reconfig_inst_avalon_anti_master_0_agent:rf_source_valid -> ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_valid
	wire  [132:0] ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_data;                               // ss_reconfig_inst_avalon_anti_master_0_agent:rf_source_data -> ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_data
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready;                              // ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_ready -> ss_reconfig_inst_avalon_anti_master_0_agent:rf_source_ready
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket;                      // ss_reconfig_inst_avalon_anti_master_0_agent:rf_source_startofpacket -> ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_startofpacket
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket;                        // ss_reconfig_inst_avalon_anti_master_0_agent:rf_source_endofpacket -> ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_endofpacket
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid;                           // ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_valid -> ss_reconfig_inst_avalon_anti_master_0_agent:rf_sink_valid
	wire  [132:0] ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data;                            // ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_data -> ss_reconfig_inst_avalon_anti_master_0_agent:rf_sink_data
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready;                           // ss_reconfig_inst_avalon_anti_master_0_agent:rf_sink_ready -> ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_ready
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket;                   // ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_startofpacket -> ss_reconfig_inst_avalon_anti_master_0_agent:rf_sink_startofpacket
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket;                     // ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_endofpacket -> ss_reconfig_inst_avalon_anti_master_0_agent:rf_sink_endofpacket
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid;                         // ss_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_valid -> ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_valid
	wire   [33:0] ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data;                          // ss_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_data -> ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_data
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready;                         // ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_ready -> ss_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_ready
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid;                         // ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_valid -> ss_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_valid
	wire   [33:0] ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data;                          // ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_data -> ss_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_data
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready;                         // ss_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_ready -> ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_ready
	wire   [31:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_readdata;                              // p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_readdata -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_readdata
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest;                           // p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_waitrequest -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_waitrequest
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess;                           // p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_debugaccess -> p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_debugaccess
	wire   [25:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_address;                               // p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_address -> p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_address
	wire    [3:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable;                            // p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_byteenable -> p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_byteenable
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_read;                                  // p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_read -> p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_read
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid;                         // p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_readdatavalid -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_readdatavalid
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_lock;                                  // p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_lock -> p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_lock
	wire   [31:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_writedata;                             // p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_writedata -> p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_writedata
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_write;                                 // p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_write -> p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_write
	wire    [2:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount;                            // p0_eth_reconfig_inst_avalon_anti_master_0_agent:m0_burstcount -> p0_eth_reconfig_inst_avalon_anti_master_0_translator:uav_burstcount
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid;                          // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_source_valid -> p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_valid
	wire  [132:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_data;                           // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_source_data -> p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_data
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready;                          // p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_ready -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_source_ready
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket;                  // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_source_startofpacket -> p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_startofpacket
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket;                    // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_source_endofpacket -> p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_endofpacket
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid;                       // p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_valid -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_sink_valid
	wire  [132:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data;                        // p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_data -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_sink_data
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready;                       // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_sink_ready -> p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_ready
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket;               // p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_startofpacket -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_sink_startofpacket
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket;                 // p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_endofpacket -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rf_sink_endofpacket
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid;                     // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_valid -> p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_valid
	wire   [33:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data;                      // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_data -> p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_data
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready;                     // p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_ready -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_ready
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid;                     // p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_valid -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_valid
	wire   [33:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data;                      // p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_data -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_data
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready;                     // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_ready -> p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_ready
	wire    [7:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_readdata;                          // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_readdata -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_readdata
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest;                       // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_waitrequest -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_waitrequest
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess;                       // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_debugaccess -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_debugaccess
	wire   [25:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_address;                           // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_address -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_address
	wire    [0:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable;                        // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_byteenable -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_byteenable
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_read;                              // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_read -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_read
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid;                     // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_readdatavalid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_readdatavalid
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_lock;                              // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_lock -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_lock
	wire    [7:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_writedata;                         // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_writedata -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_writedata
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_write;                             // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_write -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_write
	wire    [0:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount;                        // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:m0_burstcount -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator:uav_burstcount
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid;                      // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_source_valid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_valid
	wire  [105:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_data;                       // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_source_data -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_data
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready;                      // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_ready -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_source_ready
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket;              // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_source_startofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_startofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket;                // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_source_endofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:in_endofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid;                   // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_valid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_sink_valid
	wire  [105:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data;                    // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_data -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_sink_data
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready;                   // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_sink_ready -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_ready
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket;           // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_startofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_sink_startofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket;             // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo:out_endofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rf_sink_endofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid;                 // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_valid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_valid
	wire    [9:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data;                  // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_data -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_data
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready;                 // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:in_ready -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_src_ready
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid;                 // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_valid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_valid
	wire    [9:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data;                  // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_data -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_data
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready;                 // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rdata_fifo_sink_ready -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo:out_ready
	wire          axi4_lite_inst_m0_agent_write_cp_valid;                                                   // axi4_lite_inst_m0_agent:write_cp_valid -> router:sink_valid
	wire  [131:0] axi4_lite_inst_m0_agent_write_cp_data;                                                    // axi4_lite_inst_m0_agent:write_cp_data -> router:sink_data
	wire          axi4_lite_inst_m0_agent_write_cp_ready;                                                   // router:sink_ready -> axi4_lite_inst_m0_agent:write_cp_ready
	wire          axi4_lite_inst_m0_agent_write_cp_startofpacket;                                           // axi4_lite_inst_m0_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          axi4_lite_inst_m0_agent_write_cp_endofpacket;                                             // axi4_lite_inst_m0_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          axi4_lite_inst_m0_agent_read_cp_valid;                                                    // axi4_lite_inst_m0_agent:read_cp_valid -> router_001:sink_valid
	wire  [131:0] axi4_lite_inst_m0_agent_read_cp_data;                                                     // axi4_lite_inst_m0_agent:read_cp_data -> router_001:sink_data
	wire          axi4_lite_inst_m0_agent_read_cp_ready;                                                    // router_001:sink_ready -> axi4_lite_inst_m0_agent:read_cp_ready
	wire          axi4_lite_inst_m0_agent_read_cp_startofpacket;                                            // axi4_lite_inst_m0_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          axi4_lite_inst_m0_agent_read_cp_endofpacket;                                              // axi4_lite_inst_m0_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_valid;                                     // cpu_reconfig_inst_avalon_anti_slave_0_agent:cp_valid -> router_002:sink_valid
	wire  [131:0] cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_data;                                      // cpu_reconfig_inst_avalon_anti_slave_0_agent:cp_data -> router_002:sink_data
	wire          cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_ready;                                     // router_002:sink_ready -> cpu_reconfig_inst_avalon_anti_slave_0_agent:cp_ready
	wire          cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_startofpacket;                             // cpu_reconfig_inst_avalon_anti_slave_0_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_endofpacket;                               // cpu_reconfig_inst_avalon_anti_slave_0_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                                     // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [131:0] router_002_src_data;                                                                      // router_002:src_data -> cmd_demux_002:sink_data
	wire          router_002_src_ready;                                                                     // cmd_demux_002:sink_ready -> router_002:src_ready
	wire    [4:0] router_002_src_channel;                                                                   // router_002:src_channel -> cmd_demux_002:sink_channel
	wire          router_002_src_startofpacket;                                                             // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          router_002_src_endofpacket;                                                               // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          default_slave_inst_axi_error_if_agent_write_rp_valid;                                     // default_slave_inst_axi_error_if_agent:write_rp_valid -> router_003:sink_valid
	wire  [131:0] default_slave_inst_axi_error_if_agent_write_rp_data;                                      // default_slave_inst_axi_error_if_agent:write_rp_data -> router_003:sink_data
	wire          default_slave_inst_axi_error_if_agent_write_rp_ready;                                     // router_003:sink_ready -> default_slave_inst_axi_error_if_agent:write_rp_ready
	wire          default_slave_inst_axi_error_if_agent_write_rp_startofpacket;                             // default_slave_inst_axi_error_if_agent:write_rp_startofpacket -> router_003:sink_startofpacket
	wire          default_slave_inst_axi_error_if_agent_write_rp_endofpacket;                               // default_slave_inst_axi_error_if_agent:write_rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                     // router_003:src_valid -> rsp_demux:sink_valid
	wire  [131:0] router_003_src_data;                                                                      // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                                     // rsp_demux:sink_ready -> router_003:src_ready
	wire    [4:0] router_003_src_channel;                                                                   // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                                             // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                                               // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          default_slave_inst_axi_error_if_agent_read_rp_valid;                                      // default_slave_inst_axi_error_if_agent:read_rp_valid -> router_004:sink_valid
	wire  [131:0] default_slave_inst_axi_error_if_agent_read_rp_data;                                       // default_slave_inst_axi_error_if_agent:read_rp_data -> router_004:sink_data
	wire          default_slave_inst_axi_error_if_agent_read_rp_ready;                                      // router_004:sink_ready -> default_slave_inst_axi_error_if_agent:read_rp_ready
	wire          default_slave_inst_axi_error_if_agent_read_rp_startofpacket;                              // default_slave_inst_axi_error_if_agent:read_rp_startofpacket -> router_004:sink_startofpacket
	wire          default_slave_inst_axi_error_if_agent_read_rp_endofpacket;                                // default_slave_inst_axi_error_if_agent:read_rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                                     // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [131:0] router_004_src_data;                                                                      // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                                     // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [4:0] router_004_src_channel;                                                                   // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                             // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                               // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rp_valid;                                     // ss_reconfig_inst_avalon_anti_master_0_agent:rp_valid -> router_005:sink_valid
	wire  [131:0] ss_reconfig_inst_avalon_anti_master_0_agent_rp_data;                                      // ss_reconfig_inst_avalon_anti_master_0_agent:rp_data -> router_005:sink_data
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rp_ready;                                     // router_005:sink_ready -> ss_reconfig_inst_avalon_anti_master_0_agent:rp_ready
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket;                             // ss_reconfig_inst_avalon_anti_master_0_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          ss_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket;                               // ss_reconfig_inst_avalon_anti_master_0_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                                     // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [131:0] router_005_src_data;                                                                      // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                                     // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [4:0] router_005_src_channel;                                                                   // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                             // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                               // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_valid;                                 // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rp_valid -> router_006:sink_valid
	wire  [131:0] p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_data;                                  // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rp_data -> router_006:sink_data
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_ready;                                 // router_006:sink_ready -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:rp_ready
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket;                         // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket;                           // p0_eth_reconfig_inst_avalon_anti_master_0_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                                     // router_006:src_valid -> rsp_demux_003:sink_valid
	wire  [131:0] router_006_src_data;                                                                      // router_006:src_data -> rsp_demux_003:sink_data
	wire          router_006_src_ready;                                                                     // rsp_demux_003:sink_ready -> router_006:src_ready
	wire    [4:0] router_006_src_channel;                                                                   // router_006:src_channel -> rsp_demux_003:sink_channel
	wire          router_006_src_startofpacket;                                                             // router_006:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_006_src_endofpacket;                                                               // router_006:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_valid;                             // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rp_valid -> router_007:sink_valid
	wire  [104:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_data;                              // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rp_data -> router_007:sink_data
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_ready;                             // router_007:sink_ready -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rp_ready
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket;                     // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket;                       // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_src_valid;                                                                         // router:src_valid -> axi4_lite_inst_m0_wr_limiter:cmd_sink_valid
	wire  [131:0] router_src_data;                                                                          // router:src_data -> axi4_lite_inst_m0_wr_limiter:cmd_sink_data
	wire          router_src_ready;                                                                         // axi4_lite_inst_m0_wr_limiter:cmd_sink_ready -> router:src_ready
	wire    [4:0] router_src_channel;                                                                       // router:src_channel -> axi4_lite_inst_m0_wr_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                                 // router:src_startofpacket -> axi4_lite_inst_m0_wr_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                   // router:src_endofpacket -> axi4_lite_inst_m0_wr_limiter:cmd_sink_endofpacket
	wire  [131:0] axi4_lite_inst_m0_wr_limiter_cmd_src_data;                                                // axi4_lite_inst_m0_wr_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          axi4_lite_inst_m0_wr_limiter_cmd_src_ready;                                               // cmd_demux:sink_ready -> axi4_lite_inst_m0_wr_limiter:cmd_src_ready
	wire    [4:0] axi4_lite_inst_m0_wr_limiter_cmd_src_channel;                                             // axi4_lite_inst_m0_wr_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          axi4_lite_inst_m0_wr_limiter_cmd_src_startofpacket;                                       // axi4_lite_inst_m0_wr_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          axi4_lite_inst_m0_wr_limiter_cmd_src_endofpacket;                                         // axi4_lite_inst_m0_wr_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                        // rsp_mux:src_valid -> axi4_lite_inst_m0_wr_limiter:rsp_sink_valid
	wire  [131:0] rsp_mux_src_data;                                                                         // rsp_mux:src_data -> axi4_lite_inst_m0_wr_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                        // axi4_lite_inst_m0_wr_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [4:0] rsp_mux_src_channel;                                                                      // rsp_mux:src_channel -> axi4_lite_inst_m0_wr_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                                // rsp_mux:src_startofpacket -> axi4_lite_inst_m0_wr_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                  // rsp_mux:src_endofpacket -> axi4_lite_inst_m0_wr_limiter:rsp_sink_endofpacket
	wire          axi4_lite_inst_m0_wr_limiter_rsp_src_valid;                                               // axi4_lite_inst_m0_wr_limiter:rsp_src_valid -> axi4_lite_inst_m0_agent:write_rp_valid
	wire  [131:0] axi4_lite_inst_m0_wr_limiter_rsp_src_data;                                                // axi4_lite_inst_m0_wr_limiter:rsp_src_data -> axi4_lite_inst_m0_agent:write_rp_data
	wire          axi4_lite_inst_m0_wr_limiter_rsp_src_ready;                                               // axi4_lite_inst_m0_agent:write_rp_ready -> axi4_lite_inst_m0_wr_limiter:rsp_src_ready
	wire    [4:0] axi4_lite_inst_m0_wr_limiter_rsp_src_channel;                                             // axi4_lite_inst_m0_wr_limiter:rsp_src_channel -> axi4_lite_inst_m0_agent:write_rp_channel
	wire          axi4_lite_inst_m0_wr_limiter_rsp_src_startofpacket;                                       // axi4_lite_inst_m0_wr_limiter:rsp_src_startofpacket -> axi4_lite_inst_m0_agent:write_rp_startofpacket
	wire          axi4_lite_inst_m0_wr_limiter_rsp_src_endofpacket;                                         // axi4_lite_inst_m0_wr_limiter:rsp_src_endofpacket -> axi4_lite_inst_m0_agent:write_rp_endofpacket
	wire          router_001_src_valid;                                                                     // router_001:src_valid -> axi4_lite_inst_m0_rd_limiter:cmd_sink_valid
	wire  [131:0] router_001_src_data;                                                                      // router_001:src_data -> axi4_lite_inst_m0_rd_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                                     // axi4_lite_inst_m0_rd_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [4:0] router_001_src_channel;                                                                   // router_001:src_channel -> axi4_lite_inst_m0_rd_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                             // router_001:src_startofpacket -> axi4_lite_inst_m0_rd_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                               // router_001:src_endofpacket -> axi4_lite_inst_m0_rd_limiter:cmd_sink_endofpacket
	wire  [131:0] axi4_lite_inst_m0_rd_limiter_cmd_src_data;                                                // axi4_lite_inst_m0_rd_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          axi4_lite_inst_m0_rd_limiter_cmd_src_ready;                                               // cmd_demux_001:sink_ready -> axi4_lite_inst_m0_rd_limiter:cmd_src_ready
	wire    [4:0] axi4_lite_inst_m0_rd_limiter_cmd_src_channel;                                             // axi4_lite_inst_m0_rd_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          axi4_lite_inst_m0_rd_limiter_cmd_src_startofpacket;                                       // axi4_lite_inst_m0_rd_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          axi4_lite_inst_m0_rd_limiter_cmd_src_endofpacket;                                         // axi4_lite_inst_m0_rd_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                                    // rsp_mux_001:src_valid -> axi4_lite_inst_m0_rd_limiter:rsp_sink_valid
	wire  [131:0] rsp_mux_001_src_data;                                                                     // rsp_mux_001:src_data -> axi4_lite_inst_m0_rd_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                                    // axi4_lite_inst_m0_rd_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [4:0] rsp_mux_001_src_channel;                                                                  // rsp_mux_001:src_channel -> axi4_lite_inst_m0_rd_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                            // rsp_mux_001:src_startofpacket -> axi4_lite_inst_m0_rd_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                              // rsp_mux_001:src_endofpacket -> axi4_lite_inst_m0_rd_limiter:rsp_sink_endofpacket
	wire          axi4_lite_inst_m0_rd_limiter_rsp_src_valid;                                               // axi4_lite_inst_m0_rd_limiter:rsp_src_valid -> axi4_lite_inst_m0_agent:read_rp_valid
	wire  [131:0] axi4_lite_inst_m0_rd_limiter_rsp_src_data;                                                // axi4_lite_inst_m0_rd_limiter:rsp_src_data -> axi4_lite_inst_m0_agent:read_rp_data
	wire          axi4_lite_inst_m0_rd_limiter_rsp_src_ready;                                               // axi4_lite_inst_m0_agent:read_rp_ready -> axi4_lite_inst_m0_rd_limiter:rsp_src_ready
	wire    [4:0] axi4_lite_inst_m0_rd_limiter_rsp_src_channel;                                             // axi4_lite_inst_m0_rd_limiter:rsp_src_channel -> axi4_lite_inst_m0_agent:read_rp_channel
	wire          axi4_lite_inst_m0_rd_limiter_rsp_src_startofpacket;                                       // axi4_lite_inst_m0_rd_limiter:rsp_src_startofpacket -> axi4_lite_inst_m0_agent:read_rp_startofpacket
	wire          axi4_lite_inst_m0_rd_limiter_rsp_src_endofpacket;                                         // axi4_lite_inst_m0_rd_limiter:rsp_src_endofpacket -> axi4_lite_inst_m0_agent:read_rp_endofpacket
	wire          cmd_mux_002_src_valid;                                                                    // cmd_mux_002:src_valid -> ss_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_valid
	wire  [131:0] cmd_mux_002_src_data;                                                                     // cmd_mux_002:src_data -> ss_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_data
	wire          cmd_mux_002_src_ready;                                                                    // ss_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_ready -> cmd_mux_002:src_ready
	wire    [4:0] cmd_mux_002_src_channel;                                                                  // cmd_mux_002:src_channel -> ss_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_channel
	wire          cmd_mux_002_src_startofpacket;                                                            // cmd_mux_002:src_startofpacket -> ss_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                              // cmd_mux_002:src_endofpacket -> ss_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_endofpacket
	wire          ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid;                        // ss_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_valid -> ss_reconfig_inst_avalon_anti_master_0_agent:cp_valid
	wire  [131:0] ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data;                         // ss_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_data -> ss_reconfig_inst_avalon_anti_master_0_agent:cp_data
	wire          ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready;                        // ss_reconfig_inst_avalon_anti_master_0_agent:cp_ready -> ss_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_ready
	wire    [4:0] ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel;                      // ss_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_channel -> ss_reconfig_inst_avalon_anti_master_0_agent:cp_channel
	wire          ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket;                // ss_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_startofpacket -> ss_reconfig_inst_avalon_anti_master_0_agent:cp_startofpacket
	wire          ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket;                  // ss_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_endofpacket -> ss_reconfig_inst_avalon_anti_master_0_agent:cp_endofpacket
	wire          cmd_mux_003_src_valid;                                                                    // cmd_mux_003:src_valid -> p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_valid
	wire  [131:0] cmd_mux_003_src_data;                                                                     // cmd_mux_003:src_data -> p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_data
	wire          cmd_mux_003_src_ready;                                                                    // p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_ready -> cmd_mux_003:src_ready
	wire    [4:0] cmd_mux_003_src_channel;                                                                  // cmd_mux_003:src_channel -> p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_channel
	wire          cmd_mux_003_src_startofpacket;                                                            // cmd_mux_003:src_startofpacket -> p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                              // cmd_mux_003:src_endofpacket -> p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_endofpacket
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid;                    // p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_valid -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:cp_valid
	wire  [131:0] p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data;                     // p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_data -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:cp_data
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready;                    // p0_eth_reconfig_inst_avalon_anti_master_0_agent:cp_ready -> p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_ready
	wire    [4:0] p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel;                  // p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_channel -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:cp_channel
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket;            // p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_startofpacket -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:cp_startofpacket
	wire          p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket;              // p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_endofpacket -> p0_eth_reconfig_inst_avalon_anti_master_0_agent:cp_endofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid;                // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_valid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:cp_valid
	wire  [104:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data;                 // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_data -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:cp_data
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready;                // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:cp_ready -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_ready
	wire    [4:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel;              // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_channel -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:cp_channel
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket;        // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_startofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:cp_startofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket;          // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:source0_endofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                                     // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [131:0] cmd_demux_src0_data;                                                                      // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                     // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [4:0] cmd_demux_src0_channel;                                                                   // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                             // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                               // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                     // cmd_demux:src1_valid -> cmd_mux_002:sink0_valid
	wire  [131:0] cmd_demux_src1_data;                                                                      // cmd_demux:src1_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src1_ready;                                                                     // cmd_mux_002:sink0_ready -> cmd_demux:src1_ready
	wire    [4:0] cmd_demux_src1_channel;                                                                   // cmd_demux:src1_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                             // cmd_demux:src1_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                               // cmd_demux:src1_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                                     // cmd_demux:src2_valid -> cmd_mux_003:sink0_valid
	wire  [131:0] cmd_demux_src2_data;                                                                      // cmd_demux:src2_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src2_ready;                                                                     // cmd_mux_003:sink0_ready -> cmd_demux:src2_ready
	wire    [4:0] cmd_demux_src2_channel;                                                                   // cmd_demux:src2_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                             // cmd_demux:src2_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                               // cmd_demux:src2_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                                     // cmd_demux:src3_valid -> cmd_mux_004:sink0_valid
	wire  [131:0] cmd_demux_src3_data;                                                                      // cmd_demux:src3_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src3_ready;                                                                     // cmd_mux_004:sink0_ready -> cmd_demux:src3_ready
	wire    [4:0] cmd_demux_src3_channel;                                                                   // cmd_demux:src3_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                                             // cmd_demux:src3_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                               // cmd_demux:src3_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                 // cmd_demux_001:src0_valid -> cmd_mux_001:sink0_valid
	wire  [131:0] cmd_demux_001_src0_data;                                                                  // cmd_demux_001:src0_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_001_src0_ready;                                                                 // cmd_mux_001:sink0_ready -> cmd_demux_001:src0_ready
	wire    [4:0] cmd_demux_001_src0_channel;                                                               // cmd_demux_001:src0_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_001_src0_startofpacket;                                                         // cmd_demux_001:src0_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                           // cmd_demux_001:src0_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_001_src1_valid;                                                                 // cmd_demux_001:src1_valid -> cmd_mux_002:sink1_valid
	wire  [131:0] cmd_demux_001_src1_data;                                                                  // cmd_demux_001:src1_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src1_ready;                                                                 // cmd_mux_002:sink1_ready -> cmd_demux_001:src1_ready
	wire    [4:0] cmd_demux_001_src1_channel;                                                               // cmd_demux_001:src1_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                                                         // cmd_demux_001:src1_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                           // cmd_demux_001:src1_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                                                 // cmd_demux_001:src2_valid -> cmd_mux_003:sink1_valid
	wire  [131:0] cmd_demux_001_src2_data;                                                                  // cmd_demux_001:src2_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src2_ready;                                                                 // cmd_mux_003:sink1_ready -> cmd_demux_001:src2_ready
	wire    [4:0] cmd_demux_001_src2_channel;                                                               // cmd_demux_001:src2_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                                                         // cmd_demux_001:src2_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                           // cmd_demux_001:src2_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                                                 // cmd_demux_001:src3_valid -> cmd_mux_004:sink1_valid
	wire  [131:0] cmd_demux_001_src3_data;                                                                  // cmd_demux_001:src3_data -> cmd_mux_004:sink1_data
	wire          cmd_demux_001_src3_ready;                                                                 // cmd_mux_004:sink1_ready -> cmd_demux_001:src3_ready
	wire    [4:0] cmd_demux_001_src3_channel;                                                               // cmd_demux_001:src3_channel -> cmd_mux_004:sink1_channel
	wire          cmd_demux_001_src3_startofpacket;                                                         // cmd_demux_001:src3_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                                           // cmd_demux_001:src3_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                 // cmd_demux_002:src0_valid -> cmd_mux:sink1_valid
	wire  [131:0] cmd_demux_002_src0_data;                                                                  // cmd_demux_002:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_002_src0_ready;                                                                 // cmd_mux:sink1_ready -> cmd_demux_002:src0_ready
	wire    [4:0] cmd_demux_002_src0_channel;                                                               // cmd_demux_002:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_002_src0_startofpacket;                                                         // cmd_demux_002:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                           // cmd_demux_002:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_002_src1_valid;                                                                 // cmd_demux_002:src1_valid -> cmd_mux_001:sink1_valid
	wire  [131:0] cmd_demux_002_src1_data;                                                                  // cmd_demux_002:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_002_src1_ready;                                                                 // cmd_mux_001:sink1_ready -> cmd_demux_002:src1_ready
	wire    [4:0] cmd_demux_002_src1_channel;                                                               // cmd_demux_002:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_002_src1_startofpacket;                                                         // cmd_demux_002:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                           // cmd_demux_002:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_002_src2_valid;                                                                 // cmd_demux_002:src2_valid -> cmd_mux_002:sink2_valid
	wire  [131:0] cmd_demux_002_src2_data;                                                                  // cmd_demux_002:src2_data -> cmd_mux_002:sink2_data
	wire          cmd_demux_002_src2_ready;                                                                 // cmd_mux_002:sink2_ready -> cmd_demux_002:src2_ready
	wire    [4:0] cmd_demux_002_src2_channel;                                                               // cmd_demux_002:src2_channel -> cmd_mux_002:sink2_channel
	wire          cmd_demux_002_src2_startofpacket;                                                         // cmd_demux_002:src2_startofpacket -> cmd_mux_002:sink2_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                                           // cmd_demux_002:src2_endofpacket -> cmd_mux_002:sink2_endofpacket
	wire          cmd_demux_002_src3_valid;                                                                 // cmd_demux_002:src3_valid -> cmd_mux_003:sink2_valid
	wire  [131:0] cmd_demux_002_src3_data;                                                                  // cmd_demux_002:src3_data -> cmd_mux_003:sink2_data
	wire          cmd_demux_002_src3_ready;                                                                 // cmd_mux_003:sink2_ready -> cmd_demux_002:src3_ready
	wire    [4:0] cmd_demux_002_src3_channel;                                                               // cmd_demux_002:src3_channel -> cmd_mux_003:sink2_channel
	wire          cmd_demux_002_src3_startofpacket;                                                         // cmd_demux_002:src3_startofpacket -> cmd_mux_003:sink2_startofpacket
	wire          cmd_demux_002_src3_endofpacket;                                                           // cmd_demux_002:src3_endofpacket -> cmd_mux_003:sink2_endofpacket
	wire          cmd_demux_002_src4_valid;                                                                 // cmd_demux_002:src4_valid -> cmd_mux_004:sink2_valid
	wire  [131:0] cmd_demux_002_src4_data;                                                                  // cmd_demux_002:src4_data -> cmd_mux_004:sink2_data
	wire          cmd_demux_002_src4_ready;                                                                 // cmd_mux_004:sink2_ready -> cmd_demux_002:src4_ready
	wire    [4:0] cmd_demux_002_src4_channel;                                                               // cmd_demux_002:src4_channel -> cmd_mux_004:sink2_channel
	wire          cmd_demux_002_src4_startofpacket;                                                         // cmd_demux_002:src4_startofpacket -> cmd_mux_004:sink2_startofpacket
	wire          cmd_demux_002_src4_endofpacket;                                                           // cmd_demux_002:src4_endofpacket -> cmd_mux_004:sink2_endofpacket
	wire          rsp_demux_src0_valid;                                                                     // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [131:0] rsp_demux_src0_data;                                                                      // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                     // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [4:0] rsp_demux_src0_channel;                                                                   // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                             // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                               // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                                     // rsp_demux:src1_valid -> rsp_mux_002:sink0_valid
	wire  [131:0] rsp_demux_src1_data;                                                                      // rsp_demux:src1_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_src1_ready;                                                                     // rsp_mux_002:sink0_ready -> rsp_demux:src1_ready
	wire    [4:0] rsp_demux_src1_channel;                                                                   // rsp_demux:src1_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                             // rsp_demux:src1_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                               // rsp_demux:src1_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                 // rsp_demux_001:src0_valid -> rsp_mux_001:sink0_valid
	wire  [131:0] rsp_demux_001_src0_data;                                                                  // rsp_demux_001:src0_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_001_src0_ready;                                                                 // rsp_mux_001:sink0_ready -> rsp_demux_001:src0_ready
	wire    [4:0] rsp_demux_001_src0_channel;                                                               // rsp_demux_001:src0_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_001_src0_startofpacket;                                                         // rsp_demux_001:src0_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                           // rsp_demux_001:src0_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src1_valid;                                                                 // rsp_demux_001:src1_valid -> rsp_mux_002:sink1_valid
	wire  [131:0] rsp_demux_001_src1_data;                                                                  // rsp_demux_001:src1_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_001_src1_ready;                                                                 // rsp_mux_002:sink1_ready -> rsp_demux_001:src1_ready
	wire    [4:0] rsp_demux_001_src1_channel;                                                               // rsp_demux_001:src1_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                                                         // rsp_demux_001:src1_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                           // rsp_demux_001:src1_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                 // rsp_demux_002:src0_valid -> rsp_mux:sink1_valid
	wire  [131:0] rsp_demux_002_src0_data;                                                                  // rsp_demux_002:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_002_src0_ready;                                                                 // rsp_mux:sink1_ready -> rsp_demux_002:src0_ready
	wire    [4:0] rsp_demux_002_src0_channel;                                                               // rsp_demux_002:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_002_src0_startofpacket;                                                         // rsp_demux_002:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                           // rsp_demux_002:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src1_valid;                                                                 // rsp_demux_002:src1_valid -> rsp_mux_001:sink1_valid
	wire  [131:0] rsp_demux_002_src1_data;                                                                  // rsp_demux_002:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_002_src1_ready;                                                                 // rsp_mux_001:sink1_ready -> rsp_demux_002:src1_ready
	wire    [4:0] rsp_demux_002_src1_channel;                                                               // rsp_demux_002:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_002_src1_startofpacket;                                                         // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                                           // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_002_src2_valid;                                                                 // rsp_demux_002:src2_valid -> rsp_mux_002:sink2_valid
	wire  [131:0] rsp_demux_002_src2_data;                                                                  // rsp_demux_002:src2_data -> rsp_mux_002:sink2_data
	wire          rsp_demux_002_src2_ready;                                                                 // rsp_mux_002:sink2_ready -> rsp_demux_002:src2_ready
	wire    [4:0] rsp_demux_002_src2_channel;                                                               // rsp_demux_002:src2_channel -> rsp_mux_002:sink2_channel
	wire          rsp_demux_002_src2_startofpacket;                                                         // rsp_demux_002:src2_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          rsp_demux_002_src2_endofpacket;                                                           // rsp_demux_002:src2_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                                 // rsp_demux_003:src0_valid -> rsp_mux:sink2_valid
	wire  [131:0] rsp_demux_003_src0_data;                                                                  // rsp_demux_003:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_003_src0_ready;                                                                 // rsp_mux:sink2_ready -> rsp_demux_003:src0_ready
	wire    [4:0] rsp_demux_003_src0_channel;                                                               // rsp_demux_003:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_003_src0_startofpacket;                                                         // rsp_demux_003:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                           // rsp_demux_003:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_003_src1_valid;                                                                 // rsp_demux_003:src1_valid -> rsp_mux_001:sink2_valid
	wire  [131:0] rsp_demux_003_src1_data;                                                                  // rsp_demux_003:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_003_src1_ready;                                                                 // rsp_mux_001:sink2_ready -> rsp_demux_003:src1_ready
	wire    [4:0] rsp_demux_003_src1_channel;                                                               // rsp_demux_003:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_003_src1_startofpacket;                                                         // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                                           // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_003_src2_valid;                                                                 // rsp_demux_003:src2_valid -> rsp_mux_002:sink3_valid
	wire  [131:0] rsp_demux_003_src2_data;                                                                  // rsp_demux_003:src2_data -> rsp_mux_002:sink3_data
	wire          rsp_demux_003_src2_ready;                                                                 // rsp_mux_002:sink3_ready -> rsp_demux_003:src2_ready
	wire    [4:0] rsp_demux_003_src2_channel;                                                               // rsp_demux_003:src2_channel -> rsp_mux_002:sink3_channel
	wire          rsp_demux_003_src2_startofpacket;                                                         // rsp_demux_003:src2_startofpacket -> rsp_mux_002:sink3_startofpacket
	wire          rsp_demux_003_src2_endofpacket;                                                           // rsp_demux_003:src2_endofpacket -> rsp_mux_002:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                                 // rsp_demux_004:src0_valid -> rsp_mux:sink3_valid
	wire  [131:0] rsp_demux_004_src0_data;                                                                  // rsp_demux_004:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_004_src0_ready;                                                                 // rsp_mux:sink3_ready -> rsp_demux_004:src0_ready
	wire    [4:0] rsp_demux_004_src0_channel;                                                               // rsp_demux_004:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_004_src0_startofpacket;                                                         // rsp_demux_004:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                           // rsp_demux_004:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_004_src1_valid;                                                                 // rsp_demux_004:src1_valid -> rsp_mux_001:sink3_valid
	wire  [131:0] rsp_demux_004_src1_data;                                                                  // rsp_demux_004:src1_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_004_src1_ready;                                                                 // rsp_mux_001:sink3_ready -> rsp_demux_004:src1_ready
	wire    [4:0] rsp_demux_004_src1_channel;                                                               // rsp_demux_004:src1_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_004_src1_startofpacket;                                                         // rsp_demux_004:src1_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                                           // rsp_demux_004:src1_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_004_src2_valid;                                                                 // rsp_demux_004:src2_valid -> rsp_mux_002:sink4_valid
	wire  [131:0] rsp_demux_004_src2_data;                                                                  // rsp_demux_004:src2_data -> rsp_mux_002:sink4_data
	wire          rsp_demux_004_src2_ready;                                                                 // rsp_mux_002:sink4_ready -> rsp_demux_004:src2_ready
	wire    [4:0] rsp_demux_004_src2_channel;                                                               // rsp_demux_004:src2_channel -> rsp_mux_002:sink4_channel
	wire          rsp_demux_004_src2_startofpacket;                                                         // rsp_demux_004:src2_startofpacket -> rsp_mux_002:sink4_startofpacket
	wire          rsp_demux_004_src2_endofpacket;                                                           // rsp_demux_004:src2_endofpacket -> rsp_mux_002:sink4_endofpacket
	wire          router_007_src_valid;                                                                     // router_007:src_valid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:in_valid
	wire  [104:0] router_007_src_data;                                                                      // router_007:src_data -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:in_data
	wire          router_007_src_ready;                                                                     // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:in_ready -> router_007:src_ready
	wire    [4:0] router_007_src_channel;                                                                   // router_007:src_channel -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:in_channel
	wire          router_007_src_startofpacket;                                                             // router_007:src_startofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:in_startofpacket
	wire          router_007_src_endofpacket;                                                               // router_007:src_endofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:in_endofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_valid;                // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:out_valid -> rsp_demux_004:sink_valid
	wire  [131:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_data;                 // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:out_data -> rsp_demux_004:sink_data
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_ready;                // rsp_demux_004:sink_ready -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:out_ready
	wire    [4:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_channel;              // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:out_channel -> rsp_demux_004:sink_channel
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_startofpacket;        // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:out_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_endofpacket;          // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter:out_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                                    // cmd_mux_004:src_valid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:in_valid
	wire  [131:0] cmd_mux_004_src_data;                                                                     // cmd_mux_004:src_data -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:in_data
	wire          cmd_mux_004_src_ready;                                                                    // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:in_ready -> cmd_mux_004:src_ready
	wire    [4:0] cmd_mux_004_src_channel;                                                                  // cmd_mux_004:src_channel -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:in_channel
	wire          cmd_mux_004_src_startofpacket;                                                            // cmd_mux_004:src_startofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                              // cmd_mux_004:src_endofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:in_endofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_valid;                // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:out_valid -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_valid
	wire  [104:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_data;                 // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:out_data -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_data
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_ready;                // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_ready -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:out_ready
	wire    [4:0] p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_channel;              // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:out_channel -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_channel
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_startofpacket;        // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:out_startofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_startofpacket
	wire          p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_endofpacket;          // p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter:out_endofpacket -> p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter:sink0_endofpacket
	wire    [4:0] axi4_lite_inst_m0_wr_limiter_cmd_valid_data;                                              // axi4_lite_inst_m0_wr_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [4:0] axi4_lite_inst_m0_rd_limiter_cmd_valid_data;                                              // axi4_lite_inst_m0_rd_limiter:cmd_src_valid -> cmd_demux_001:sink_valid

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (26),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (26),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) cpu_reconfig_inst_avalon_anti_slave_0_translator (
		.clk                    (clock_in_out_clk_clk),                                                                     //   input,   width = 1,                       clk.clk
		.reset                  (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                                      //   input,   width = 1,                     reset.reset
		.uav_address            (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_address),       //  output,  width = 26, avalon_universal_master_0.address
		.uav_burstcount         (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (cpu_reconfig_inst_avalon_anti_slave_0_address),                                            //   input,  width = 26,      avalon_anti_master_0.address
		.av_waitrequest         (cpu_reconfig_inst_avalon_anti_slave_0_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_byteenable          (cpu_reconfig_inst_avalon_anti_slave_0_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (cpu_reconfig_inst_avalon_anti_slave_0_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (cpu_reconfig_inst_avalon_anti_slave_0_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (cpu_reconfig_inst_avalon_anti_slave_0_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (cpu_reconfig_inst_avalon_anti_slave_0_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (cpu_reconfig_inst_avalon_anti_slave_0_writedata),                                          //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                                     // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                                     // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                                     // (terminated),                                        
		.av_chipselect          (1'b0),                                                                                     // (terminated),                                        
		.av_lock                (1'b0),                                                                                     // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                                     // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                                     // (terminated),                                        
		.uav_clken              (),                                                                                         // (terminated),                                        
		.av_clken               (1'b1),                                                                                     // (terminated),                                        
		.uav_response           (2'b00),                                                                                    // (terminated),                                        
		.av_response            (),                                                                                         // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                                     // (terminated),                                        
		.av_writeresponsevalid  ()                                                                                          // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (26),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) ss_reconfig_inst_avalon_anti_master_0_translator (
		.clk                    (clock_in_out_clk_clk),                                         //   input,   width = 1,                      clk.clk
		.reset                  (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),          //   input,   width = 1,                    reset.reset
		.uav_address            (ss_reconfig_inst_avalon_anti_master_0_agent_m0_address),       //   input,  width = 26, avalon_universal_slave_0.address
		.uav_burstcount         (ss_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (ss_reconfig_inst_avalon_anti_master_0_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (ss_reconfig_inst_avalon_anti_master_0_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (ss_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (ss_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (ss_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (ss_reconfig_inst_avalon_anti_master_0_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (ss_reconfig_inst_avalon_anti_master_0_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (ss_reconfig_inst_avalon_anti_master_0_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (ss_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (ss_reconfig_inst_avalon_anti_master_0_address),                //  output,   width = 9,      avalon_anti_slave_0.address
		.av_write               (ss_reconfig_inst_avalon_anti_master_0_write),                  //  output,   width = 1,                         .write
		.av_read                (ss_reconfig_inst_avalon_anti_master_0_read),                   //  output,   width = 1,                         .read
		.av_readdata            (ss_reconfig_inst_avalon_anti_master_0_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (ss_reconfig_inst_avalon_anti_master_0_writedata),              //  output,  width = 32,                         .writedata
		.av_byteenable          (ss_reconfig_inst_avalon_anti_master_0_byteenable),             //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (ss_reconfig_inst_avalon_anti_master_0_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (ss_reconfig_inst_avalon_anti_master_0_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                             // (terminated),                                       
		.av_beginbursttransfer  (),                                                             // (terminated),                                       
		.av_burstcount          (),                                                             // (terminated),                                       
		.av_writebyteenable     (),                                                             // (terminated),                                       
		.av_lock                (),                                                             // (terminated),                                       
		.av_chipselect          (),                                                             // (terminated),                                       
		.av_clken               (),                                                             // (terminated),                                       
		.uav_clken              (1'b0),                                                         // (terminated),                                       
		.av_debugaccess         (),                                                             // (terminated),                                       
		.av_outputenable        (),                                                             // (terminated),                                       
		.uav_response           (),                                                             // (terminated),                                       
		.av_response            (2'b00),                                                        // (terminated),                                       
		.uav_writeresponsevalid (),                                                             // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                          // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (14),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (26),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) p0_eth_reconfig_inst_avalon_anti_master_0_translator (
		.clk                    (clock_in_out_clk_clk),                                             //   input,   width = 1,                      clk.clk
		.reset                  (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),              //   input,   width = 1,                    reset.reset
		.uav_address            (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_address),       //   input,  width = 26, avalon_universal_slave_0.address
		.uav_burstcount         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (p0_eth_reconfig_inst_avalon_anti_master_0_address),                //  output,  width = 14,      avalon_anti_slave_0.address
		.av_write               (p0_eth_reconfig_inst_avalon_anti_master_0_write),                  //  output,   width = 1,                         .write
		.av_read                (p0_eth_reconfig_inst_avalon_anti_master_0_read),                   //  output,   width = 1,                         .read
		.av_readdata            (p0_eth_reconfig_inst_avalon_anti_master_0_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (p0_eth_reconfig_inst_avalon_anti_master_0_writedata),              //  output,  width = 32,                         .writedata
		.av_readdatavalid       (p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                 // (terminated),                                       
		.av_beginbursttransfer  (),                                                                 // (terminated),                                       
		.av_burstcount          (),                                                                 // (terminated),                                       
		.av_byteenable          (),                                                                 // (terminated),                                       
		.av_writebyteenable     (),                                                                 // (terminated),                                       
		.av_lock                (),                                                                 // (terminated),                                       
		.av_chipselect          (),                                                                 // (terminated),                                       
		.av_clken               (),                                                                 // (terminated),                                       
		.uav_clken              (1'b0),                                                             // (terminated),                                       
		.av_debugaccess         (),                                                                 // (terminated),                                       
		.av_outputenable        (),                                                                 // (terminated),                                       
		.uav_response           (),                                                                 // (terminated),                                       
		.av_response            (2'b00),                                                            // (terminated),                                       
		.uav_writeresponsevalid (),                                                                 // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                              // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (17),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (26),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_translator (
		.clk                    (clock_in_out_clk_clk),                                                 //   input,   width = 1,                      clk.clk
		.reset                  (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                  //   input,   width = 1,                    reset.reset
		.uav_address            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_address),       //   input,  width = 26, avalon_universal_slave_0.address
		.uav_burstcount         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount),    //   input,   width = 1,                         .burstcount
		.uav_read               (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable),    //   input,   width = 1,                         .byteenable
		.uav_readdata           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_readdata),      //  output,   width = 8,                         .readdata
		.uav_writedata          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_writedata),     //   input,   width = 8,                         .writedata
		.uav_lock               (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),                //  output,  width = 17,      avalon_anti_slave_0.address
		.av_write               (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),                  //  output,   width = 1,                         .write
		.av_read                (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),                   //  output,   width = 1,                         .read
		.av_readdata            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),               //   input,   width = 8,                         .readdata
		.av_writedata           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),              //  output,   width = 8,                         .writedata
		.av_readdatavalid       (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                     // (terminated),                                       
		.av_beginbursttransfer  (),                                                                     // (terminated),                                       
		.av_burstcount          (),                                                                     // (terminated),                                       
		.av_byteenable          (),                                                                     // (terminated),                                       
		.av_writebyteenable     (),                                                                     // (terminated),                                       
		.av_lock                (),                                                                     // (terminated),                                       
		.av_chipselect          (),                                                                     // (terminated),                                       
		.av_clken               (),                                                                     // (terminated),                                       
		.uav_clken              (1'b0),                                                                 // (terminated),                                       
		.av_debugaccess         (),                                                                     // (terminated),                                       
		.av_outputenable        (),                                                                     // (terminated),                                       
		.uav_response           (),                                                                     // (terminated),                                       
		.av_response            (2'b00),                                                                // (terminated),                                       
		.uav_writeresponsevalid (),                                                                     // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                  // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_axi_master_ni_1980_4qd7sla #(
		.ID_WIDTH                  (1),
		.ADDR_WIDTH                (26),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.SAI_WIDTH                 (1),
		.ADDRCHK_WIDTH             (1),
		.USER_DATA_WIDTH           (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.AXI_VERSION               ("AXI4Lite"),
		.ACE_LITE_SUPPORT          (0),
		.ROLE_BASED_USER           (0),
		.WRITE_ISSUING_CAPABILITY  (16),
		.READ_ISSUING_CAPABILITY   (16),
		.PKT_BEGIN_BURST           (89),
		.PKT_CACHE_H               (102),
		.PKT_CACHE_L               (99),
		.PKT_ADDR_SIDEBAND_H       (87),
		.PKT_ADDR_SIDEBAND_L       (87),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURST_SIZE_H          (84),
		.PKT_BURST_SIZE_L          (82),
		.PKT_BURST_TYPE_H          (86),
		.PKT_BURST_TYPE_L          (85),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_BURSTWRAP_H           (81),
		.PKT_BURSTWRAP_L           (75),
		.PKT_BYTE_CNT_H            (74),
		.PKT_BYTE_CNT_L            (68),
		.PKT_ADDR_H                (61),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (67),
		.PKT_TRANS_LOCK            (66),
		.PKT_TRANS_COMPRESSED_READ (62),
		.PKT_TRANS_POSTED          (63),
		.PKT_TRANS_WRITE           (64),
		.PKT_TRANS_READ            (65),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (91),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (93),
		.PKT_THREAD_ID_H           (95),
		.PKT_THREAD_ID_L           (95),
		.PKT_QOS_L                 (90),
		.PKT_QOS_H                 (90),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_DATA_SIDEBAND_H       (88),
		.PKT_DATA_SIDEBAND_L       (88),
		.PKT_DOMAIN_H              (115),
		.PKT_DOMAIN_L              (114),
		.PKT_SNOOP_H               (113),
		.PKT_SNOOP_L               (110),
		.PKT_BARRIER_H             (109),
		.PKT_BARRIER_L             (108),
		.PKT_WUNIQUE               (116),
		.PKT_EOP_OOO               (123),
		.PKT_SOP_OOO               (124),
		.PKT_POISON_H              (117),
		.PKT_POISON_L              (117),
		.PKT_DATACHK_H             (118),
		.PKT_DATACHK_L             (118),
		.PKT_ADDRCHK_H             (121),
		.PKT_ADDRCHK_L             (120),
		.PKT_SAI_H                 (122),
		.PKT_SAI_L                 (122),
		.PKT_USER_DATA_H           (119),
		.PKT_USER_DATA_L           (119),
		.ST_DATA_W                 (132),
		.ST_CHANNEL_W              (5),
		.ID                        (0),
		.SYNC_RESET                (0)
	) axi4_lite_inst_m0_agent (
		.aclk                   (clock_in_out_clk_clk),                                 //   input,    width = 1,              clk.clk
		.aresetn                (~cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1,        clk_reset.reset_n
		.write_cp_valid         (axi4_lite_inst_m0_agent_write_cp_valid),               //  output,    width = 1,         write_cp.valid
		.write_cp_data          (axi4_lite_inst_m0_agent_write_cp_data),                //  output,  width = 132,                 .data
		.write_cp_startofpacket (axi4_lite_inst_m0_agent_write_cp_startofpacket),       //  output,    width = 1,                 .startofpacket
		.write_cp_endofpacket   (axi4_lite_inst_m0_agent_write_cp_endofpacket),         //  output,    width = 1,                 .endofpacket
		.write_cp_ready         (axi4_lite_inst_m0_agent_write_cp_ready),               //   input,    width = 1,                 .ready
		.write_rp_valid         (axi4_lite_inst_m0_wr_limiter_rsp_src_valid),           //   input,    width = 1,         write_rp.valid
		.write_rp_data          (axi4_lite_inst_m0_wr_limiter_rsp_src_data),            //   input,  width = 132,                 .data
		.write_rp_channel       (axi4_lite_inst_m0_wr_limiter_rsp_src_channel),         //   input,    width = 5,                 .channel
		.write_rp_startofpacket (axi4_lite_inst_m0_wr_limiter_rsp_src_startofpacket),   //   input,    width = 1,                 .startofpacket
		.write_rp_endofpacket   (axi4_lite_inst_m0_wr_limiter_rsp_src_endofpacket),     //   input,    width = 1,                 .endofpacket
		.write_rp_ready         (axi4_lite_inst_m0_wr_limiter_rsp_src_ready),           //  output,    width = 1,                 .ready
		.read_cp_valid          (axi4_lite_inst_m0_agent_read_cp_valid),                //  output,    width = 1,          read_cp.valid
		.read_cp_data           (axi4_lite_inst_m0_agent_read_cp_data),                 //  output,  width = 132,                 .data
		.read_cp_startofpacket  (axi4_lite_inst_m0_agent_read_cp_startofpacket),        //  output,    width = 1,                 .startofpacket
		.read_cp_endofpacket    (axi4_lite_inst_m0_agent_read_cp_endofpacket),          //  output,    width = 1,                 .endofpacket
		.read_cp_ready          (axi4_lite_inst_m0_agent_read_cp_ready),                //   input,    width = 1,                 .ready
		.read_rp_valid          (axi4_lite_inst_m0_rd_limiter_rsp_src_valid),           //   input,    width = 1,          read_rp.valid
		.read_rp_data           (axi4_lite_inst_m0_rd_limiter_rsp_src_data),            //   input,  width = 132,                 .data
		.read_rp_channel        (axi4_lite_inst_m0_rd_limiter_rsp_src_channel),         //   input,    width = 5,                 .channel
		.read_rp_startofpacket  (axi4_lite_inst_m0_rd_limiter_rsp_src_startofpacket),   //   input,    width = 1,                 .startofpacket
		.read_rp_endofpacket    (axi4_lite_inst_m0_rd_limiter_rsp_src_endofpacket),     //   input,    width = 1,                 .endofpacket
		.read_rp_ready          (axi4_lite_inst_m0_rd_limiter_rsp_src_ready),           //  output,    width = 1,                 .ready
		.awaddr                 (axi4_lite_inst_m0_awaddr),                             //   input,   width = 26, altera_axi_slave.awaddr
		.awprot                 (axi4_lite_inst_m0_awprot),                             //   input,    width = 3,                 .awprot
		.awvalid                (axi4_lite_inst_m0_awvalid),                            //   input,    width = 1,                 .awvalid
		.awready                (axi4_lite_inst_m0_awready),                            //  output,    width = 1,                 .awready
		.wdata                  (axi4_lite_inst_m0_wdata),                              //   input,   width = 32,                 .wdata
		.wstrb                  (axi4_lite_inst_m0_wstrb),                              //   input,    width = 4,                 .wstrb
		.wvalid                 (axi4_lite_inst_m0_wvalid),                             //   input,    width = 1,                 .wvalid
		.wready                 (axi4_lite_inst_m0_wready),                             //  output,    width = 1,                 .wready
		.bresp                  (axi4_lite_inst_m0_bresp),                              //  output,    width = 2,                 .bresp
		.bvalid                 (axi4_lite_inst_m0_bvalid),                             //  output,    width = 1,                 .bvalid
		.bready                 (axi4_lite_inst_m0_bready),                             //   input,    width = 1,                 .bready
		.araddr                 (axi4_lite_inst_m0_araddr),                             //   input,   width = 26,                 .araddr
		.arprot                 (axi4_lite_inst_m0_arprot),                             //   input,    width = 3,                 .arprot
		.arvalid                (axi4_lite_inst_m0_arvalid),                            //   input,    width = 1,                 .arvalid
		.arready                (axi4_lite_inst_m0_arready),                            //  output,    width = 1,                 .arready
		.rdata                  (axi4_lite_inst_m0_rdata),                              //  output,   width = 32,                 .rdata
		.rresp                  (axi4_lite_inst_m0_rresp),                              //  output,    width = 2,                 .rresp
		.rvalid                 (axi4_lite_inst_m0_rvalid),                             //  output,    width = 1,                 .rvalid
		.rready                 (axi4_lite_inst_m0_rready),                             //   input,    width = 1,                 .rready
		.awuser_addrchk         (1'b0),                                                 // (terminated),                                
		.awuser_sai             (1'b0),                                                 // (terminated),                                
		.wuser_datachk          (4'b0000),                                              // (terminated),                                
		.wuser_data             (1'b0),                                                 // (terminated),                                
		.wuser_poison           (1'b0),                                                 // (terminated),                                
		.aruser_addrchk         (1'b0),                                                 // (terminated),                                
		.aruser_sai             (1'b0),                                                 // (terminated),                                
		.ruser_datachk          (),                                                     // (terminated),                                
		.ruser_data             (),                                                     // (terminated),                                
		.ruser_poison           (),                                                     // (terminated),                                
		.awid                   (1'b0),                                                 // (terminated),                                
		.awlen                  (4'b0000),                                              // (terminated),                                
		.awsize                 (3'b010),                                               // (terminated),                                
		.awburst                (2'b01),                                                // (terminated),                                
		.awlock                 (2'b00),                                                // (terminated),                                
		.awcache                (4'b0000),                                              // (terminated),                                
		.awqos                  (4'b0000),                                              // (terminated),                                
		.awregion               (4'b0000),                                              // (terminated),                                
		.awuser                 (1'b0),                                                 // (terminated),                                
		.arid                   (1'b0),                                                 // (terminated),                                
		.arlen                  (4'b0000),                                              // (terminated),                                
		.arsize                 (3'b010),                                               // (terminated),                                
		.arburst                (2'b01),                                                // (terminated),                                
		.arlock                 (2'b00),                                                // (terminated),                                
		.arcache                (4'b0000),                                              // (terminated),                                
		.arqos                  (4'b0000),                                              // (terminated),                                
		.arregion               (4'b0000),                                              // (terminated),                                
		.aruser                 (1'b0),                                                 // (terminated),                                
		.wid                    (1'b0),                                                 // (terminated),                                
		.wlast                  (1'b1),                                                 // (terminated),                                
		.wuser                  (1'b0),                                                 // (terminated),                                
		.bid                    (),                                                     // (terminated),                                
		.buser                  (),                                                     // (terminated),                                
		.rid                    (),                                                     // (terminated),                                
		.rlast                  (),                                                     // (terminated),                                
		.ruser                  (),                                                     // (terminated),                                
		.arsnoop                (4'b0000),                                              // (terminated),                                
		.ardomain               (2'b00),                                                // (terminated),                                
		.arbar                  (2'b00),                                                // (terminated),                                
		.awsnoop                (3'b000),                                               // (terminated),                                
		.awdomain               (2'b00),                                                // (terminated),                                
		.awbar                  (2'b00),                                                // (terminated),                                
		.awunique               (1'b0)                                                  // (terminated),                                
	);

	hssi_ss_1_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (116),
		.PKT_DOMAIN_H              (115),
		.PKT_DOMAIN_L              (114),
		.PKT_SNOOP_H               (113),
		.PKT_SNOOP_L               (110),
		.PKT_BARRIER_H             (109),
		.PKT_BARRIER_L             (108),
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_QOS_H                 (90),
		.PKT_QOS_L                 (90),
		.PKT_DATA_SIDEBAND_H       (88),
		.PKT_DATA_SIDEBAND_L       (88),
		.PKT_ADDR_SIDEBAND_H       (87),
		.PKT_ADDR_SIDEBAND_L       (87),
		.PKT_BURST_TYPE_H          (86),
		.PKT_BURST_TYPE_L          (85),
		.PKT_CACHE_H               (102),
		.PKT_CACHE_L               (99),
		.PKT_THREAD_ID_H           (95),
		.PKT_THREAD_ID_L           (95),
		.PKT_BURST_SIZE_H          (84),
		.PKT_BURST_SIZE_L          (82),
		.PKT_TRANS_EXCLUSIVE       (67),
		.PKT_TRANS_LOCK            (66),
		.PKT_BEGIN_BURST           (89),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (81),
		.PKT_BURSTWRAP_L           (75),
		.PKT_BYTE_CNT_H            (74),
		.PKT_BYTE_CNT_L            (68),
		.PKT_ADDR_H                (61),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (62),
		.PKT_TRANS_POSTED          (63),
		.PKT_TRANS_WRITE           (64),
		.PKT_TRANS_READ            (65),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (91),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (93),
		.PKT_POISON_H              (117),
		.PKT_POISON_L              (117),
		.PKT_DATACHK_H             (118),
		.PKT_DATACHK_L             (118),
		.PKT_ADDRCHK_H             (121),
		.PKT_ADDRCHK_L             (120),
		.PKT_SAI_H                 (122),
		.PKT_SAI_L                 (122),
		.PKT_USER_DATA_H           (119),
		.PKT_USER_DATA_L           (119),
		.ST_DATA_W                 (132),
		.ST_CHANNEL_W              (5),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (127),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_reconfig_inst_avalon_anti_slave_0_agent (
		.clk                   (clock_in_out_clk_clk),                                                                     //   input,    width = 1,       clk.clk
		.reset                 (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                                      //   input,    width = 1, clk_reset.reset
		.av_address            (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_address),       //   input,   width = 26,        av.address
		.av_write              (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (cpu_reconfig_inst_avalon_anti_slave_0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_data),                                      //  output,  width = 132,          .data
		.cp_startofpacket      (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                                    //   input,    width = 1,        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                                     //   input,  width = 132,          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                                  //   input,    width = 5,          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                            //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                              //   input,    width = 1,          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready),                                                                    //  output,    width = 1,          .ready
		.av_response           (),                                                                                         // (terminated),                         
		.av_writeresponsevalid ()                                                                                          // (terminated),                         
	);

	hssi_ss_1_altera_merlin_axi_slave_ni_1990_m44rtci #(
		.PKT_QOS_H                   (90),
		.PKT_QOS_L                   (90),
		.PKT_THREAD_ID_H             (95),
		.PKT_THREAD_ID_L             (95),
		.PKT_RESPONSE_STATUS_H       (104),
		.PKT_RESPONSE_STATUS_L       (103),
		.PKT_BEGIN_BURST             (89),
		.PKT_CACHE_H                 (102),
		.PKT_CACHE_L                 (99),
		.PKT_DATA_SIDEBAND_H         (88),
		.PKT_DATA_SIDEBAND_L         (88),
		.PKT_ADDR_SIDEBAND_H         (87),
		.PKT_ADDR_SIDEBAND_L         (87),
		.PKT_BURST_TYPE_H            (86),
		.PKT_BURST_TYPE_L            (85),
		.PKT_PROTECTION_H            (98),
		.PKT_PROTECTION_L            (96),
		.PKT_BURST_SIZE_H            (84),
		.PKT_BURST_SIZE_L            (82),
		.PKT_BURSTWRAP_H             (81),
		.PKT_BURSTWRAP_L             (75),
		.PKT_BYTE_CNT_H              (74),
		.PKT_BYTE_CNT_L              (68),
		.PKT_ADDR_H                  (61),
		.PKT_ADDR_L                  (36),
		.PKT_TRANS_EXCLUSIVE         (67),
		.PKT_TRANS_LOCK              (66),
		.PKT_TRANS_COMPRESSED_READ   (62),
		.PKT_TRANS_POSTED            (63),
		.PKT_TRANS_WRITE             (64),
		.PKT_TRANS_READ              (65),
		.PKT_DATA_H                  (31),
		.PKT_DATA_L                  (0),
		.PKT_BYTEEN_H                (35),
		.PKT_BYTEEN_L                (32),
		.PKT_SRC_ID_H                (92),
		.PKT_SRC_ID_L                (91),
		.PKT_DEST_ID_H               (94),
		.PKT_DEST_ID_L               (93),
		.PKT_ORI_BURST_SIZE_L        (105),
		.PKT_ORI_BURST_SIZE_H        (107),
		.PKT_DOMAIN_L                (114),
		.PKT_DOMAIN_H                (115),
		.PKT_SNOOP_L                 (110),
		.PKT_SNOOP_H                 (113),
		.PKT_BARRIER_L               (108),
		.PKT_BARRIER_H               (109),
		.PKT_WUNIQUE                 (116),
		.PKT_EOP_OOO                 (123),
		.PKT_SOP_OOO                 (124),
		.PKT_POISON_H                (117),
		.PKT_POISON_L                (117),
		.PKT_DATACHK_H               (118),
		.PKT_DATACHK_L               (118),
		.PKT_ADDRCHK_H               (121),
		.PKT_ADDRCHK_L               (120),
		.PKT_SAI_H                   (122),
		.PKT_SAI_L                   (122),
		.PKT_USER_DATA_H             (119),
		.PKT_USER_DATA_L             (119),
		.SAI_WIDTH                   (1),
		.ADDRCHK_WIDTH               (1),
		.USER_DATA_WIDTH             (1),
		.ADDR_USER_WIDTH             (1),
		.DATA_USER_WIDTH             (1),
		.ST_DATA_W                   (132),
		.ADDR_WIDTH                  (26),
		.RDATA_WIDTH                 (32),
		.WDATA_WIDTH                 (32),
		.ST_CHANNEL_W                (5),
		.AXI_SLAVE_ID_W              (4),
		.ACE_LITE_SUPPORT            (0),
		.PASS_ID_TO_SLAVE            (1),
		.AXI_VERSION                 ("AXI3"),
		.WRITE_ACCEPTANCE_CAPABILITY (1),
		.READ_ACCEPTANCE_CAPABILITY  (1),
		.USE_PKT_DATACHK             (0),
		.USE_PKT_ADDRCHK             (0),
		.SYNC_RESET                  (0),
		.USE_MEMORY_BLOCKS           (0),
		.ROLE_BASED_USER             (0),
		.ENABLE_OOO                  (0),
		.REORDER_BUFFER              (0)
	) default_slave_inst_axi_error_if_agent (
		.aclk                   (clock_in_out_clk_clk),                                         //   input,    width = 1,        clock_sink.clk
		.aresetn                (~cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,        reset_sink.reset_n
		.read_cp_valid          (cmd_mux_001_src_valid),                                        //   input,    width = 1,           read_cp.valid
		.read_cp_ready          (cmd_mux_001_src_ready),                                        //  output,    width = 1,                  .ready
		.read_cp_data           (cmd_mux_001_src_data),                                         //   input,  width = 132,                  .data
		.read_cp_channel        (cmd_mux_001_src_channel),                                      //   input,    width = 5,                  .channel
		.read_cp_startofpacket  (cmd_mux_001_src_startofpacket),                                //   input,    width = 1,                  .startofpacket
		.read_cp_endofpacket    (cmd_mux_001_src_endofpacket),                                  //   input,    width = 1,                  .endofpacket
		.write_cp_ready         (cmd_mux_src_ready),                                            //  output,    width = 1,          write_cp.ready
		.write_cp_valid         (cmd_mux_src_valid),                                            //   input,    width = 1,                  .valid
		.write_cp_data          (cmd_mux_src_data),                                             //   input,  width = 132,                  .data
		.write_cp_channel       (cmd_mux_src_channel),                                          //   input,    width = 5,                  .channel
		.write_cp_startofpacket (cmd_mux_src_startofpacket),                                    //   input,    width = 1,                  .startofpacket
		.write_cp_endofpacket   (cmd_mux_src_endofpacket),                                      //   input,    width = 1,                  .endofpacket
		.read_rp_ready          (default_slave_inst_axi_error_if_agent_read_rp_ready),          //   input,    width = 1,           read_rp.ready
		.read_rp_valid          (default_slave_inst_axi_error_if_agent_read_rp_valid),          //  output,    width = 1,                  .valid
		.read_rp_data           (default_slave_inst_axi_error_if_agent_read_rp_data),           //  output,  width = 132,                  .data
		.read_rp_startofpacket  (default_slave_inst_axi_error_if_agent_read_rp_startofpacket),  //  output,    width = 1,                  .startofpacket
		.read_rp_endofpacket    (default_slave_inst_axi_error_if_agent_read_rp_endofpacket),    //  output,    width = 1,                  .endofpacket
		.write_rp_ready         (default_slave_inst_axi_error_if_agent_write_rp_ready),         //   input,    width = 1,          write_rp.ready
		.write_rp_valid         (default_slave_inst_axi_error_if_agent_write_rp_valid),         //  output,    width = 1,                  .valid
		.write_rp_data          (default_slave_inst_axi_error_if_agent_write_rp_data),          //  output,  width = 132,                  .data
		.write_rp_startofpacket (default_slave_inst_axi_error_if_agent_write_rp_startofpacket), //  output,    width = 1,                  .startofpacket
		.write_rp_endofpacket   (default_slave_inst_axi_error_if_agent_write_rp_endofpacket),   //  output,    width = 1,                  .endofpacket
		.awid                   (default_slave_inst_axi_error_if_awid),                         //  output,    width = 4, altera_axi_master.awid
		.awaddr                 (default_slave_inst_axi_error_if_awaddr),                       //  output,   width = 26,                  .awaddr
		.awlen                  (default_slave_inst_axi_error_if_awlen),                        //  output,    width = 4,                  .awlen
		.awsize                 (default_slave_inst_axi_error_if_awsize),                       //  output,    width = 3,                  .awsize
		.awburst                (default_slave_inst_axi_error_if_awburst),                      //  output,    width = 2,                  .awburst
		.awlock                 (default_slave_inst_axi_error_if_awlock),                       //  output,    width = 2,                  .awlock
		.awcache                (default_slave_inst_axi_error_if_awcache),                      //  output,    width = 4,                  .awcache
		.awprot                 (default_slave_inst_axi_error_if_awprot),                       //  output,    width = 3,                  .awprot
		.awvalid                (default_slave_inst_axi_error_if_awvalid),                      //  output,    width = 1,                  .awvalid
		.awready                (default_slave_inst_axi_error_if_awready),                      //   input,    width = 1,                  .awready
		.wid                    (default_slave_inst_axi_error_if_wid),                          //  output,    width = 4,                  .wid
		.wdata                  (default_slave_inst_axi_error_if_wdata),                        //  output,   width = 32,                  .wdata
		.wstrb                  (default_slave_inst_axi_error_if_wstrb),                        //  output,    width = 4,                  .wstrb
		.wlast                  (default_slave_inst_axi_error_if_wlast),                        //  output,    width = 1,                  .wlast
		.wvalid                 (default_slave_inst_axi_error_if_wvalid),                       //  output,    width = 1,                  .wvalid
		.wready                 (default_slave_inst_axi_error_if_wready),                       //   input,    width = 1,                  .wready
		.bid                    (default_slave_inst_axi_error_if_bid),                          //   input,    width = 4,                  .bid
		.bresp                  (default_slave_inst_axi_error_if_bresp),                        //   input,    width = 2,                  .bresp
		.bvalid                 (default_slave_inst_axi_error_if_bvalid),                       //   input,    width = 1,                  .bvalid
		.bready                 (default_slave_inst_axi_error_if_bready),                       //  output,    width = 1,                  .bready
		.arid                   (default_slave_inst_axi_error_if_arid),                         //  output,    width = 4,                  .arid
		.araddr                 (default_slave_inst_axi_error_if_araddr),                       //  output,   width = 26,                  .araddr
		.arlen                  (default_slave_inst_axi_error_if_arlen),                        //  output,    width = 4,                  .arlen
		.arsize                 (default_slave_inst_axi_error_if_arsize),                       //  output,    width = 3,                  .arsize
		.arburst                (default_slave_inst_axi_error_if_arburst),                      //  output,    width = 2,                  .arburst
		.arlock                 (default_slave_inst_axi_error_if_arlock),                       //  output,    width = 2,                  .arlock
		.arcache                (default_slave_inst_axi_error_if_arcache),                      //  output,    width = 4,                  .arcache
		.arprot                 (default_slave_inst_axi_error_if_arprot),                       //  output,    width = 3,                  .arprot
		.arvalid                (default_slave_inst_axi_error_if_arvalid),                      //  output,    width = 1,                  .arvalid
		.arready                (default_slave_inst_axi_error_if_arready),                      //   input,    width = 1,                  .arready
		.rid                    (default_slave_inst_axi_error_if_rid),                          //   input,    width = 4,                  .rid
		.rdata                  (default_slave_inst_axi_error_if_rdata),                        //   input,   width = 32,                  .rdata
		.rresp                  (default_slave_inst_axi_error_if_rresp),                        //   input,    width = 2,                  .rresp
		.rlast                  (default_slave_inst_axi_error_if_rlast),                        //   input,    width = 1,                  .rlast
		.rvalid                 (default_slave_inst_axi_error_if_rvalid),                       //   input,    width = 1,                  .rvalid
		.rready                 (default_slave_inst_axi_error_if_rready),                       //  output,    width = 1,                  .rready
		.awuser                 (),                                                             // (terminated),                                 
		.awuser_addrchk         (),                                                             // (terminated),                                 
		.awuser_sai             (),                                                             // (terminated),                                 
		.wuser_datachk          (),                                                             // (terminated),                                 
		.wuser_data             (),                                                             // (terminated),                                 
		.wuser_poison           (),                                                             // (terminated),                                 
		.aruser                 (),                                                             // (terminated),                                 
		.aruser_addrchk         (),                                                             // (terminated),                                 
		.aruser_sai             (),                                                             // (terminated),                                 
		.ruser_datachk          (4'b0000),                                                      // (terminated),                                 
		.ruser_data             (1'b0),                                                         // (terminated),                                 
		.ruser_poison           (1'b0),                                                         // (terminated),                                 
		.wuser                  (),                                                             // (terminated),                                 
		.ruser                  (1'b0),                                                         // (terminated),                                 
		.buser                  (1'b0),                                                         // (terminated),                                 
		.awqos                  (),                                                             // (terminated),                                 
		.awregion               (),                                                             // (terminated),                                 
		.arqos                  (),                                                             // (terminated),                                 
		.arregion               (),                                                             // (terminated),                                 
		.arsnoop                (),                                                             // (terminated),                                 
		.ardomain               (),                                                             // (terminated),                                 
		.arbar                  (),                                                             // (terminated),                                 
		.awsnoop                (),                                                             // (terminated),                                 
		.awdomain               (),                                                             // (terminated),                                 
		.awbar                  (),                                                             // (terminated),                                 
		.awunique               ()                                                              // (terminated),                                 
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (84),
		.PKT_BURST_SIZE_L          (82),
		.PKT_TRANS_LOCK            (66),
		.PKT_BEGIN_BURST           (89),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (81),
		.PKT_BURSTWRAP_L           (75),
		.PKT_BYTE_CNT_H            (74),
		.PKT_BYTE_CNT_L            (68),
		.PKT_ADDR_H                (61),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (62),
		.PKT_TRANS_POSTED          (63),
		.PKT_TRANS_WRITE           (64),
		.PKT_TRANS_READ            (65),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (91),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (93),
		.PKT_POISON_H              (117),
		.PKT_POISON_L              (117),
		.PKT_DATACHK_H             (118),
		.PKT_DATACHK_L             (118),
		.PKT_SAI_H                 (122),
		.PKT_SAI_L                 (122),
		.PKT_ADDRCHK_H             (121),
		.PKT_ADDRCHK_L             (120),
		.PKT_USER_DATA_H           (119),
		.PKT_USER_DATA_L           (119),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) ss_reconfig_inst_avalon_anti_master_0_agent (
		.clk                     (clock_in_out_clk_clk),                                                      //   input,    width = 1,             clk.clk
		.reset                   (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                       //   input,    width = 1,       clk_reset.reset
		.m0_address              (ss_reconfig_inst_avalon_anti_master_0_agent_m0_address),                    //  output,   width = 26,              m0.address
		.m0_burstcount           (ss_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount),                 //  output,    width = 3,                .burstcount
		.m0_byteenable           (ss_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable),                 //  output,    width = 4,                .byteenable
		.m0_debugaccess          (ss_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess),                //  output,    width = 1,                .debugaccess
		.m0_lock                 (ss_reconfig_inst_avalon_anti_master_0_agent_m0_lock),                       //  output,    width = 1,                .lock
		.m0_readdata             (ss_reconfig_inst_avalon_anti_master_0_agent_m0_readdata),                   //   input,   width = 32,                .readdata
		.m0_readdatavalid        (ss_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid),              //   input,    width = 1,                .readdatavalid
		.m0_read                 (ss_reconfig_inst_avalon_anti_master_0_agent_m0_read),                       //  output,    width = 1,                .read
		.m0_waitrequest          (ss_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest),                //   input,    width = 1,                .waitrequest
		.m0_writedata            (ss_reconfig_inst_avalon_anti_master_0_agent_m0_writedata),                  //  output,   width = 32,                .writedata
		.m0_write                (ss_reconfig_inst_avalon_anti_master_0_agent_m0_write),                      //  output,    width = 1,                .write
		.rp_endofpacket          (ss_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket),                //  output,    width = 1,              rp.endofpacket
		.rp_ready                (ss_reconfig_inst_avalon_anti_master_0_agent_rp_ready),                      //   input,    width = 1,                .ready
		.rp_valid                (ss_reconfig_inst_avalon_anti_master_0_agent_rp_valid),                      //  output,    width = 1,                .valid
		.rp_data                 (ss_reconfig_inst_avalon_anti_master_0_agent_rp_data),                       //  output,  width = 132,                .data
		.rp_startofpacket        (ss_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket),              //  output,    width = 1,                .startofpacket
		.cp_ready                (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready),         //  output,    width = 1,              cp.ready
		.cp_valid                (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid),         //   input,    width = 1,                .valid
		.cp_data                 (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data),          //   input,  width = 132,                .data
		.cp_startofpacket        (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket), //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket),   //   input,    width = 1,                .endofpacket
		.cp_channel              (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel),       //   input,    width = 5,                .channel
		.rf_sink_ready           (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready),            //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid),            //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket),    //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket),      //   input,    width = 1,                .endofpacket
		.rf_sink_data            (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data),             //   input,  width = 133,                .data
		.rf_source_ready         (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready),               //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid),               //  output,    width = 1,                .valid
		.rf_source_startofpacket (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket),       //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket),         //  output,    width = 1,                .endofpacket
		.rf_source_data          (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_data),                //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready),          //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid),          //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data),           //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready),          //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid),          //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data),           //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                                   //   input,    width = 1,       clk.clk
		.reset             (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                    //   input,    width = 1, clk_reset.reset
		.in_data           (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (ss_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (ss_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                                  // (terminated),                         
		.csr_read          (1'b0),                                                                   // (terminated),                         
		.csr_write         (1'b0),                                                                   // (terminated),                         
		.csr_readdata      (),                                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                   // (terminated),                         
		.almost_full_data  (),                                                                       // (terminated),                         
		.almost_empty_data (),                                                                       // (terminated),                         
		.in_empty          (1'b0),                                                                   // (terminated),                         
		.out_empty         (),                                                                       // (terminated),                         
		.in_error          (1'b0),                                                                   // (terminated),                         
		.out_error         (),                                                                       // (terminated),                         
		.in_channel        (1'b0),                                                                   // (terminated),                         
		.out_channel       ()                                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                             //   input,   width = 1,       clk.clk
		.reset             (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),              //   input,   width = 1, clk_reset.reset
		.in_data           (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (ss_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                            // (terminated),                        
		.csr_read          (1'b0),                                                             // (terminated),                        
		.csr_write         (1'b0),                                                             // (terminated),                        
		.csr_readdata      (),                                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                             // (terminated),                        
		.almost_full_data  (),                                                                 // (terminated),                        
		.almost_empty_data (),                                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                                             // (terminated),                        
		.out_startofpacket (),                                                                 // (terminated),                        
		.out_endofpacket   (),                                                                 // (terminated),                        
		.in_empty          (1'b0),                                                             // (terminated),                        
		.out_empty         (),                                                                 // (terminated),                        
		.in_error          (1'b0),                                                             // (terminated),                        
		.out_error         (),                                                                 // (terminated),                        
		.in_channel        (1'b0),                                                             // (terminated),                        
		.out_channel       ()                                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (84),
		.PKT_BURST_SIZE_L          (82),
		.PKT_TRANS_LOCK            (66),
		.PKT_BEGIN_BURST           (89),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (81),
		.PKT_BURSTWRAP_L           (75),
		.PKT_BYTE_CNT_H            (74),
		.PKT_BYTE_CNT_L            (68),
		.PKT_ADDR_H                (61),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (62),
		.PKT_TRANS_POSTED          (63),
		.PKT_TRANS_WRITE           (64),
		.PKT_TRANS_READ            (65),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (91),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (93),
		.PKT_POISON_H              (117),
		.PKT_POISON_L              (117),
		.PKT_DATACHK_H             (118),
		.PKT_DATACHK_L             (118),
		.PKT_SAI_H                 (122),
		.PKT_SAI_L                 (122),
		.PKT_ADDRCHK_H             (121),
		.PKT_ADDRCHK_L             (120),
		.PKT_USER_DATA_H           (119),
		.PKT_USER_DATA_L           (119),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) p0_eth_reconfig_inst_avalon_anti_master_0_agent (
		.clk                     (clock_in_out_clk_clk),                                                          //   input,    width = 1,             clk.clk
		.reset                   (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                           //   input,    width = 1,       clk_reset.reset
		.m0_address              (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_address),                    //  output,   width = 26,              m0.address
		.m0_burstcount           (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount),                 //  output,    width = 3,                .burstcount
		.m0_byteenable           (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable),                 //  output,    width = 4,                .byteenable
		.m0_debugaccess          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess),                //  output,    width = 1,                .debugaccess
		.m0_lock                 (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_lock),                       //  output,    width = 1,                .lock
		.m0_readdata             (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_readdata),                   //   input,   width = 32,                .readdata
		.m0_readdatavalid        (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid),              //   input,    width = 1,                .readdatavalid
		.m0_read                 (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_read),                       //  output,    width = 1,                .read
		.m0_waitrequest          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest),                //   input,    width = 1,                .waitrequest
		.m0_writedata            (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_writedata),                  //  output,   width = 32,                .writedata
		.m0_write                (p0_eth_reconfig_inst_avalon_anti_master_0_agent_m0_write),                      //  output,    width = 1,                .write
		.rp_endofpacket          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket),                //  output,    width = 1,              rp.endofpacket
		.rp_ready                (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_ready),                      //   input,    width = 1,                .ready
		.rp_valid                (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_valid),                      //  output,    width = 1,                .valid
		.rp_data                 (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_data),                       //  output,  width = 132,                .data
		.rp_startofpacket        (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket),              //  output,    width = 1,                .startofpacket
		.cp_ready                (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready),         //  output,    width = 1,              cp.ready
		.cp_valid                (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid),         //   input,    width = 1,                .valid
		.cp_data                 (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data),          //   input,  width = 132,                .data
		.cp_startofpacket        (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket), //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket),   //   input,    width = 1,                .endofpacket
		.cp_channel              (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel),       //   input,    width = 5,                .channel
		.rf_sink_ready           (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready),            //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid),            //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket),    //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket),      //   input,    width = 1,                .endofpacket
		.rf_sink_data            (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data),             //   input,  width = 133,                .data
		.rf_source_ready         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready),               //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid),               //  output,    width = 1,                .valid
		.rf_source_startofpacket (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket),       //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket),         //  output,    width = 1,                .endofpacket
		.rf_source_data          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_data),                //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready),          //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid),          //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data),           //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready),          //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid),          //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data),           //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                           // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                                       //   input,    width = 1,       clk.clk
		.reset             (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                        //   input,    width = 1, clk_reset.reset
		.in_data           (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                                      // (terminated),                         
		.csr_read          (1'b0),                                                                       // (terminated),                         
		.csr_write         (1'b0),                                                                       // (terminated),                         
		.csr_readdata      (),                                                                           // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                       // (terminated),                         
		.almost_full_data  (),                                                                           // (terminated),                         
		.almost_empty_data (),                                                                           // (terminated),                         
		.in_empty          (1'b0),                                                                       // (terminated),                         
		.out_empty         (),                                                                           // (terminated),                         
		.in_error          (1'b0),                                                                       // (terminated),                         
		.out_error         (),                                                                           // (terminated),                         
		.in_channel        (1'b0),                                                                       // (terminated),                         
		.out_channel       ()                                                                            // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                                 //   input,   width = 1,       clk.clk
		.reset             (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                  //   input,   width = 1, clk_reset.reset
		.in_data           (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                                // (terminated),                        
		.csr_read          (1'b0),                                                                 // (terminated),                        
		.csr_write         (1'b0),                                                                 // (terminated),                        
		.csr_readdata      (),                                                                     // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                                 // (terminated),                        
		.almost_full_data  (),                                                                     // (terminated),                        
		.almost_empty_data (),                                                                     // (terminated),                        
		.in_startofpacket  (1'b0),                                                                 // (terminated),                        
		.in_endofpacket    (1'b0),                                                                 // (terminated),                        
		.out_startofpacket (),                                                                     // (terminated),                        
		.out_endofpacket   (),                                                                     // (terminated),                        
		.in_empty          (1'b0),                                                                 // (terminated),                        
		.out_empty         (),                                                                     // (terminated),                        
		.in_error          (1'b0),                                                                 // (terminated),                        
		.out_error         (),                                                                     // (terminated),                        
		.in_channel        (1'b0),                                                                 // (terminated),                        
		.out_channel       ()                                                                      // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (80),
		.PKT_ORI_BURST_SIZE_L      (78),
		.PKT_RESPONSE_STATUS_H     (77),
		.PKT_RESPONSE_STATUS_L     (76),
		.PKT_BURST_SIZE_H          (57),
		.PKT_BURST_SIZE_L          (55),
		.PKT_TRANS_LOCK            (39),
		.PKT_BEGIN_BURST           (62),
		.PKT_PROTECTION_H          (71),
		.PKT_PROTECTION_L          (69),
		.PKT_BURSTWRAP_H           (54),
		.PKT_BURSTWRAP_L           (48),
		.PKT_BYTE_CNT_H            (47),
		.PKT_BYTE_CNT_L            (41),
		.PKT_ADDR_H                (34),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (35),
		.PKT_TRANS_POSTED          (36),
		.PKT_TRANS_WRITE           (37),
		.PKT_TRANS_READ            (38),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (65),
		.PKT_SRC_ID_L              (64),
		.PKT_DEST_ID_H             (67),
		.PKT_DEST_ID_L             (66),
		.PKT_POISON_H              (90),
		.PKT_POISON_L              (90),
		.PKT_DATACHK_H             (91),
		.PKT_DATACHK_L             (91),
		.PKT_SAI_H                 (95),
		.PKT_SAI_L                 (95),
		.PKT_ADDRCHK_H             (94),
		.PKT_ADDRCHK_L             (93),
		.PKT_USER_DATA_H           (92),
		.PKT_USER_DATA_L           (92),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (5),
		.ST_DATA_W                 (105),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent (
		.clk                     (clock_in_out_clk_clk),                                                              //   input,    width = 1,             clk.clk
		.reset                   (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                               //   input,    width = 1,       clk_reset.reset
		.m0_address              (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_address),                    //  output,   width = 26,              m0.address
		.m0_burstcount           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_burstcount),                 //  output,    width = 1,                .burstcount
		.m0_byteenable           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_byteenable),                 //  output,    width = 1,                .byteenable
		.m0_debugaccess          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_debugaccess),                //  output,    width = 1,                .debugaccess
		.m0_lock                 (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_lock),                       //  output,    width = 1,                .lock
		.m0_readdata             (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_readdata),                   //   input,    width = 8,                .readdata
		.m0_readdatavalid        (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_readdatavalid),              //   input,    width = 1,                .readdatavalid
		.m0_read                 (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_read),                       //  output,    width = 1,                .read
		.m0_waitrequest          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_waitrequest),                //   input,    width = 1,                .waitrequest
		.m0_writedata            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_writedata),                  //  output,    width = 8,                .writedata
		.m0_write                (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_m0_write),                      //  output,    width = 1,                .write
		.rp_endofpacket          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket),                //  output,    width = 1,              rp.endofpacket
		.rp_ready                (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_ready),                      //   input,    width = 1,                .ready
		.rp_valid                (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_valid),                      //  output,    width = 1,                .valid
		.rp_data                 (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_data),                       //  output,  width = 105,                .data
		.rp_startofpacket        (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket),              //  output,    width = 1,                .startofpacket
		.cp_ready                (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready),         //  output,    width = 1,              cp.ready
		.cp_valid                (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid),         //   input,    width = 1,                .valid
		.cp_data                 (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data),          //   input,  width = 105,                .data
		.cp_startofpacket        (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket), //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket),   //   input,    width = 1,                .endofpacket
		.cp_channel              (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel),       //   input,    width = 5,                .channel
		.rf_sink_ready           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready),            //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid),            //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket),    //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket),      //   input,    width = 1,                .endofpacket
		.rf_sink_data            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data),             //   input,  width = 106,                .data
		.rf_source_ready         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready),               //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid),               //  output,    width = 1,                .valid
		.rf_source_startofpacket (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket),       //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket),         //  output,    width = 1,                .endofpacket
		.rf_source_data          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_data),                //  output,  width = 106,                .data
		.rdata_fifo_sink_ready   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready),          //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid),          //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data),           //   input,   width = 10,                .data
		.rdata_fifo_src_ready    (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready),          //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid),          //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data),           //  output,   width = 10,                .data
		.m0_response             (2'b00),                                                                             // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                              // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                               // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (106),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                                           //   input,    width = 1,       clk.clk
		.reset             (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                            //   input,    width = 1, clk_reset.reset
		.in_data           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_data),             //   input,  width = 106,        in.data
		.in_valid          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_data),          //  output,  width = 106,       out.data
		.out_valid         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                                          // (terminated),                         
		.csr_read          (1'b0),                                                                           // (terminated),                         
		.csr_write         (1'b0),                                                                           // (terminated),                         
		.csr_readdata      (),                                                                               // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                           // (terminated),                         
		.almost_full_data  (),                                                                               // (terminated),                         
		.almost_empty_data (),                                                                               // (terminated),                         
		.in_empty          (1'b0),                                                                           // (terminated),                         
		.out_empty         (),                                                                               // (terminated),                         
		.in_error          (1'b0),                                                                           // (terminated),                         
		.out_error         (),                                                                               // (terminated),                         
		.in_channel        (1'b0),                                                                           // (terminated),                         
		.out_channel       ()                                                                                // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (10),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                                     //   input,   width = 1,       clk.clk
		.reset             (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                      //   input,   width = 1, clk_reset.reset
		.in_data           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_data),  //   input,  width = 10,        in.data
		.in_valid          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_data),  //  output,  width = 10,       out.data
		.out_valid         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                                    // (terminated),                        
		.csr_read          (1'b0),                                                                     // (terminated),                        
		.csr_write         (1'b0),                                                                     // (terminated),                        
		.csr_readdata      (),                                                                         // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                                     // (terminated),                        
		.almost_full_data  (),                                                                         // (terminated),                        
		.almost_empty_data (),                                                                         // (terminated),                        
		.in_startofpacket  (1'b0),                                                                     // (terminated),                        
		.in_endofpacket    (1'b0),                                                                     // (terminated),                        
		.out_startofpacket (),                                                                         // (terminated),                        
		.out_endofpacket   (),                                                                         // (terminated),                        
		.in_empty          (1'b0),                                                                     // (terminated),                        
		.out_empty         (),                                                                         // (terminated),                        
		.in_error          (1'b0),                                                                     // (terminated),                        
		.out_error         (),                                                                         // (terminated),                        
		.in_channel        (1'b0),                                                                     // (terminated),                        
		.out_channel       ()                                                                          // (terminated),                        
	);

	hssi_ss_1_altera_merlin_router_1921_hyfatsy router (
		.sink_ready         (axi4_lite_inst_m0_agent_write_cp_ready),              //  output,    width = 1,      sink.ready
		.sink_valid         (axi4_lite_inst_m0_agent_write_cp_valid),              //   input,    width = 1,          .valid
		.sink_data          (axi4_lite_inst_m0_agent_write_cp_data),               //   input,  width = 132,          .data
		.sink_startofpacket (axi4_lite_inst_m0_agent_write_cp_startofpacket),      //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axi4_lite_inst_m0_agent_write_cp_endofpacket),        //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                    //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                    //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                     //  output,  width = 132,          .data
		.src_channel        (router_src_channel),                                  //  output,    width = 5,          .channel
		.src_startofpacket  (router_src_startofpacket),                            //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                               //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_hyfatsy router_001 (
		.sink_ready         (axi4_lite_inst_m0_agent_read_cp_ready),               //  output,    width = 1,      sink.ready
		.sink_valid         (axi4_lite_inst_m0_agent_read_cp_valid),               //   input,    width = 1,          .valid
		.sink_data          (axi4_lite_inst_m0_agent_read_cp_data),                //   input,  width = 132,          .data
		.sink_startofpacket (axi4_lite_inst_m0_agent_read_cp_startofpacket),       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axi4_lite_inst_m0_agent_read_cp_endofpacket),         //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                 //  output,  width = 132,          .data
		.src_channel        (router_001_src_channel),                              //  output,    width = 5,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_ux4oqaq router_002 (
		.sink_ready         (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_reconfig_inst_avalon_anti_slave_0_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                         //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                          //  output,  width = 132,          .data
		.src_channel        (router_002_src_channel),                                       //  output,    width = 5,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                    //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_5eofapa router_003 (
		.sink_ready         (default_slave_inst_axi_error_if_agent_write_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (default_slave_inst_axi_error_if_agent_write_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (default_slave_inst_axi_error_if_agent_write_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (default_slave_inst_axi_error_if_agent_write_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (default_slave_inst_axi_error_if_agent_write_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                         //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                          //  output,  width = 132,          .data
		.src_channel        (router_003_src_channel),                                       //  output,    width = 5,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                    //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_ephkwgi router_004 (
		.sink_ready         (default_slave_inst_axi_error_if_agent_read_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (default_slave_inst_axi_error_if_agent_read_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (default_slave_inst_axi_error_if_agent_read_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (default_slave_inst_axi_error_if_agent_read_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (default_slave_inst_axi_error_if_agent_read_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                        //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                        //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                         //  output,  width = 132,          .data
		.src_channel        (router_004_src_channel),                                      //  output,    width = 5,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                   //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_x3hhj7a router_005 (
		.sink_ready         (ss_reconfig_inst_avalon_anti_master_0_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (ss_reconfig_inst_avalon_anti_master_0_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (ss_reconfig_inst_avalon_anti_master_0_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (ss_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ss_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.src_ready          (router_005_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid          (router_005_src_valid),                                         //  output,    width = 1,          .valid
		.src_data           (router_005_src_data),                                          //  output,  width = 132,          .data
		.src_channel        (router_005_src_channel),                                       //  output,    width = 5,          .channel
		.src_startofpacket  (router_005_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                    //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_x3hhj7a router_006 (
		.sink_ready         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (p0_eth_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                             //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),              //   input,    width = 1, clk_reset.reset
		.src_ready          (router_006_src_ready),                                             //   input,    width = 1,       src.ready
		.src_valid          (router_006_src_valid),                                             //  output,    width = 1,          .valid
		.src_data           (router_006_src_data),                                              //  output,  width = 132,          .data
		.src_channel        (router_006_src_channel),                                           //  output,    width = 5,          .channel
		.src_startofpacket  (router_006_src_startofpacket),                                     //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                        //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_x2ow2ja router_007 (
		.sink_ready         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_data),          //   input,  width = 105,          .data
		.sink_startofpacket (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                                 //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_007_src_ready),                                                 //   input,    width = 1,       src.ready
		.src_valid          (router_007_src_valid),                                                 //  output,    width = 1,          .valid
		.src_data           (router_007_src_data),                                                  //  output,  width = 105,          .data
		.src_channel        (router_007_src_channel),                                               //  output,    width = 5,          .channel
		.src_startofpacket  (router_007_src_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                                            //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_traffic_limiter_1921_sy5svqq #(
		.SYNC_RESET                           (0),
		.PKT_DEST_ID_H                        (94),
		.PKT_DEST_ID_L                        (93),
		.PKT_SRC_ID_H                         (92),
		.PKT_SRC_ID_L                         (91),
		.PKT_BYTE_CNT_H                       (74),
		.PKT_BYTE_CNT_L                       (68),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (63),
		.PKT_TRANS_WRITE                      (64),
		.PKT_TRANS_SEQ_H                      (131),
		.PKT_TRANS_SEQ_L                      (125),
		.MAX_OUTSTANDING_RESPONSES            (4),
		.PIPELINED                            (0),
		.ST_DATA_W                            (132),
		.ST_CHANNEL_W                         (5),
		.VALID_WIDTH                          (5),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) axi4_lite_inst_m0_wr_limiter (
		.clk                    (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset                  (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                    //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                    //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                     //   input,  width = 132,          .data
		.cmd_sink_channel       (router_src_channel),                                  //   input,    width = 5,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                            //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                              //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (axi4_lite_inst_m0_wr_limiter_cmd_src_ready),          //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (axi4_lite_inst_m0_wr_limiter_cmd_src_data),           //  output,  width = 132,          .data
		.cmd_src_channel        (axi4_lite_inst_m0_wr_limiter_cmd_src_channel),        //  output,    width = 5,          .channel
		.cmd_src_startofpacket  (axi4_lite_inst_m0_wr_limiter_cmd_src_startofpacket),  //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (axi4_lite_inst_m0_wr_limiter_cmd_src_endofpacket),    //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                   //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                   //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                 //   input,    width = 5,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                    //   input,  width = 132,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                           //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                             //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (axi4_lite_inst_m0_wr_limiter_rsp_src_ready),          //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (axi4_lite_inst_m0_wr_limiter_rsp_src_valid),          //  output,    width = 1,          .valid
		.rsp_src_data           (axi4_lite_inst_m0_wr_limiter_rsp_src_data),           //  output,  width = 132,          .data
		.rsp_src_channel        (axi4_lite_inst_m0_wr_limiter_rsp_src_channel),        //  output,    width = 5,          .channel
		.rsp_src_startofpacket  (axi4_lite_inst_m0_wr_limiter_rsp_src_startofpacket),  //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (axi4_lite_inst_m0_wr_limiter_rsp_src_endofpacket),    //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (axi4_lite_inst_m0_wr_limiter_cmd_valid_data)          //  output,    width = 5, cmd_valid.data
	);

	hssi_ss_1_altera_merlin_traffic_limiter_1921_sy5svqq #(
		.SYNC_RESET                           (0),
		.PKT_DEST_ID_H                        (94),
		.PKT_DEST_ID_L                        (93),
		.PKT_SRC_ID_H                         (92),
		.PKT_SRC_ID_L                         (91),
		.PKT_BYTE_CNT_H                       (74),
		.PKT_BYTE_CNT_L                       (68),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (63),
		.PKT_TRANS_WRITE                      (64),
		.PKT_TRANS_SEQ_H                      (131),
		.PKT_TRANS_SEQ_L                      (125),
		.MAX_OUTSTANDING_RESPONSES            (4),
		.PIPELINED                            (0),
		.ST_DATA_W                            (132),
		.ST_CHANNEL_W                         (5),
		.VALID_WIDTH                          (5),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) axi4_lite_inst_m0_rd_limiter (
		.clk                    (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset                  (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                //   input,    width = 1,          .valid
		.cmd_sink_data          (router_001_src_data),                                 //   input,  width = 132,          .data
		.cmd_sink_channel       (router_001_src_channel),                              //   input,    width = 5,          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (axi4_lite_inst_m0_rd_limiter_cmd_src_ready),          //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (axi4_lite_inst_m0_rd_limiter_cmd_src_data),           //  output,  width = 132,          .data
		.cmd_src_channel        (axi4_lite_inst_m0_rd_limiter_cmd_src_channel),        //  output,    width = 5,          .channel
		.cmd_src_startofpacket  (axi4_lite_inst_m0_rd_limiter_cmd_src_startofpacket),  //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (axi4_lite_inst_m0_rd_limiter_cmd_src_endofpacket),    //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                               //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                               //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                             //   input,    width = 5,          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                //   input,  width = 132,          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                       //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                         //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (axi4_lite_inst_m0_rd_limiter_rsp_src_ready),          //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (axi4_lite_inst_m0_rd_limiter_rsp_src_valid),          //  output,    width = 1,          .valid
		.rsp_src_data           (axi4_lite_inst_m0_rd_limiter_rsp_src_data),           //  output,  width = 132,          .data
		.rsp_src_channel        (axi4_lite_inst_m0_rd_limiter_rsp_src_channel),        //  output,    width = 5,          .channel
		.rsp_src_startofpacket  (axi4_lite_inst_m0_rd_limiter_rsp_src_startofpacket),  //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (axi4_lite_inst_m0_rd_limiter_rsp_src_endofpacket),    //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (axi4_lite_inst_m0_rd_limiter_cmd_valid_data)          //  output,    width = 5, cmd_valid.data
	);

	hssi_ss_1_altera_merlin_burst_adapter_1932_b3aewoi #(
		.PKT_ADDR_H                (61),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (89),
		.PKT_BYTE_CNT_H            (74),
		.PKT_BYTE_CNT_L            (68),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (84),
		.PKT_BURST_SIZE_L          (82),
		.PKT_BURST_TYPE_H          (86),
		.PKT_BURST_TYPE_L          (85),
		.PKT_BURSTWRAP_H           (81),
		.PKT_BURSTWRAP_L           (75),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (62),
		.PKT_TRANS_WRITE           (64),
		.PKT_TRANS_READ            (65),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (132),
		.ST_CHANNEL_W              (5),
		.OUT_BYTE_CNT_H            (68),
		.OUT_BURSTWRAP_H           (81),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (0)
	) ss_reconfig_inst_avalon_anti_master_0_burst_adapter (
		.clk                   (clock_in_out_clk_clk),                                                      //   input,    width = 1,       cr0.clk
		.reset                 (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                       //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_002_src_valid),                                                     //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_002_src_data),                                                      //   input,  width = 132,          .data
		.sink0_channel         (cmd_mux_002_src_channel),                                                   //   input,    width = 5,          .channel
		.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_002_src_ready),                                                     //  output,    width = 1,          .ready
		.source0_valid         (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data),          //  output,  width = 132,          .data
		.source0_channel       (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel),       //  output,    width = 5,          .channel
		.source0_startofpacket (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (ss_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	hssi_ss_1_altera_merlin_burst_adapter_1932_b3aewoi #(
		.PKT_ADDR_H                (61),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (89),
		.PKT_BYTE_CNT_H            (74),
		.PKT_BYTE_CNT_L            (68),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (84),
		.PKT_BURST_SIZE_L          (82),
		.PKT_BURST_TYPE_H          (86),
		.PKT_BURST_TYPE_L          (85),
		.PKT_BURSTWRAP_H           (81),
		.PKT_BURSTWRAP_L           (75),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (62),
		.PKT_TRANS_WRITE           (64),
		.PKT_TRANS_READ            (65),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (132),
		.ST_CHANNEL_W              (5),
		.OUT_BYTE_CNT_H            (68),
		.OUT_BURSTWRAP_H           (81),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (0)
	) p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter (
		.clk                   (clock_in_out_clk_clk),                                                          //   input,    width = 1,       cr0.clk
		.reset                 (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                           //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_003_src_valid),                                                         //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_003_src_data),                                                          //   input,  width = 132,          .data
		.sink0_channel         (cmd_mux_003_src_channel),                                                       //   input,    width = 5,          .channel
		.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                                                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                                                   //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_003_src_ready),                                                         //  output,    width = 1,          .ready
		.source0_valid         (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data),          //  output,  width = 132,          .data
		.source0_channel       (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel),       //  output,    width = 5,          .channel
		.source0_startofpacket (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (p0_eth_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	hssi_ss_1_altera_merlin_burst_adapter_1932_ztca7vi #(
		.PKT_ADDR_H                (34),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (62),
		.PKT_BYTE_CNT_H            (47),
		.PKT_BYTE_CNT_L            (41),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (57),
		.PKT_BURST_SIZE_L          (55),
		.PKT_BURST_TYPE_H          (59),
		.PKT_BURST_TYPE_L          (58),
		.PKT_BURSTWRAP_H           (54),
		.PKT_BURSTWRAP_L           (48),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (35),
		.PKT_TRANS_WRITE           (37),
		.PKT_TRANS_READ            (38),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (105),
		.ST_CHANNEL_W              (5),
		.OUT_BYTE_CNT_H            (41),
		.OUT_BURSTWRAP_H           (54),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1"),
		.SYNC_RESET                (0)
	) p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter (
		.clk                   (clock_in_out_clk_clk),                                                              //   input,    width = 1,       cr0.clk
		.reset                 (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                               //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_valid),         //   input,    width = 1,     sink0.valid
		.sink0_data            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_data),          //   input,  width = 105,          .data
		.sink0_channel         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_channel),       //   input,    width = 5,          .channel
		.sink0_startofpacket   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink0_ready           (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_ready),         //  output,    width = 1,          .ready
		.source0_valid         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_data),          //  output,  width = 105,          .data
		.source0_channel       (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_channel),       //  output,    width = 5,          .channel
		.source0_startofpacket (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_a2smzry cmd_demux (
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,        clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (axi4_lite_inst_m0_wr_limiter_cmd_src_ready),          //  output,    width = 1,       sink.ready
		.sink_channel       (axi4_lite_inst_m0_wr_limiter_cmd_src_channel),        //   input,    width = 5,           .channel
		.sink_data          (axi4_lite_inst_m0_wr_limiter_cmd_src_data),           //   input,  width = 132,           .data
		.sink_startofpacket (axi4_lite_inst_m0_wr_limiter_cmd_src_startofpacket),  //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (axi4_lite_inst_m0_wr_limiter_cmd_src_endofpacket),    //   input,    width = 1,           .endofpacket
		.sink_valid         (axi4_lite_inst_m0_wr_limiter_cmd_valid_data),         //   input,    width = 5, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                 //  output,  width = 132,           .data
		.src0_channel       (cmd_demux_src0_channel),                              //  output,    width = 5,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                        //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                          //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                 //  output,  width = 132,           .data
		.src1_channel       (cmd_demux_src1_channel),                              //  output,    width = 5,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                        //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                          //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_src2_data),                                 //  output,  width = 132,           .data
		.src2_channel       (cmd_demux_src2_channel),                              //  output,    width = 5,           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                        //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                          //  output,    width = 1,           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                //   input,    width = 1,       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                //  output,    width = 1,           .valid
		.src3_data          (cmd_demux_src3_data),                                 //  output,  width = 132,           .data
		.src3_channel       (cmd_demux_src3_channel),                              //  output,    width = 5,           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                        //  output,    width = 1,           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket)                           //  output,    width = 1,           .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_a2smzry cmd_demux_001 (
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,        clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (axi4_lite_inst_m0_rd_limiter_cmd_src_ready),          //  output,    width = 1,       sink.ready
		.sink_channel       (axi4_lite_inst_m0_rd_limiter_cmd_src_channel),        //   input,    width = 5,           .channel
		.sink_data          (axi4_lite_inst_m0_rd_limiter_cmd_src_data),           //   input,  width = 132,           .data
		.sink_startofpacket (axi4_lite_inst_m0_rd_limiter_cmd_src_startofpacket),  //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (axi4_lite_inst_m0_rd_limiter_cmd_src_endofpacket),    //   input,    width = 1,           .endofpacket
		.sink_valid         (axi4_lite_inst_m0_rd_limiter_cmd_valid_data),         //   input,    width = 5, sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                            //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                            //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_001_src0_data),                             //  output,  width = 132,           .data
		.src0_channel       (cmd_demux_001_src0_channel),                          //  output,    width = 5,           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                    //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                      //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                            //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                            //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_001_src1_data),                             //  output,  width = 132,           .data
		.src1_channel       (cmd_demux_001_src1_channel),                          //  output,    width = 5,           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                    //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                      //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                            //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                            //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_001_src2_data),                             //  output,  width = 132,           .data
		.src2_channel       (cmd_demux_001_src2_channel),                          //  output,    width = 5,           .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                    //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                      //  output,    width = 1,           .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                            //   input,    width = 1,       src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                            //  output,    width = 1,           .valid
		.src3_data          (cmd_demux_001_src3_data),                             //  output,  width = 132,           .data
		.src3_channel       (cmd_demux_001_src3_channel),                          //  output,    width = 5,           .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),                    //  output,    width = 1,           .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket)                       //  output,    width = 1,           .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_qvhidni cmd_demux_002 (
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                                //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                              //   input,    width = 5,          .channel
		.sink_data          (router_002_src_data),                                 //   input,  width = 132,          .data
		.sink_startofpacket (router_002_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                                //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                            //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                            //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_002_src0_data),                             //  output,  width = 132,          .data
		.src0_channel       (cmd_demux_002_src0_channel),                          //  output,    width = 5,          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                            //   input,    width = 1,      src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                            //  output,    width = 1,          .valid
		.src1_data          (cmd_demux_002_src1_data),                             //  output,  width = 132,          .data
		.src1_channel       (cmd_demux_002_src1_channel),                          //  output,    width = 5,          .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                            //   input,    width = 1,      src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                            //  output,    width = 1,          .valid
		.src2_data          (cmd_demux_002_src2_data),                             //  output,  width = 132,          .data
		.src2_channel       (cmd_demux_002_src2_channel),                          //  output,    width = 5,          .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src3_ready         (cmd_demux_002_src3_ready),                            //   input,    width = 1,      src3.ready
		.src3_valid         (cmd_demux_002_src3_valid),                            //  output,    width = 1,          .valid
		.src3_data          (cmd_demux_002_src3_data),                             //  output,  width = 132,          .data
		.src3_channel       (cmd_demux_002_src3_channel),                          //  output,    width = 5,          .channel
		.src3_startofpacket (cmd_demux_002_src3_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src3_endofpacket   (cmd_demux_002_src3_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src4_ready         (cmd_demux_002_src4_ready),                            //   input,    width = 1,      src4.ready
		.src4_valid         (cmd_demux_002_src4_valid),                            //  output,    width = 1,          .valid
		.src4_data          (cmd_demux_002_src4_data),                             //  output,  width = 132,          .data
		.src4_channel       (cmd_demux_002_src4_channel),                          //  output,    width = 5,          .channel
		.src4_startofpacket (cmd_demux_002_src4_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src4_endofpacket   (cmd_demux_002_src4_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_anakj5y cmd_mux (
		.clk                 (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset               (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                   //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                   //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                    //  output,  width = 132,          .data
		.src_channel         (cmd_mux_src_channel),                                 //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                           //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                             //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                              //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src0_data),                                 //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_002_src0_ready),                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_002_src0_valid),                            //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_002_src0_channel),                          //   input,    width = 5,          .channel
		.sink1_data          (cmd_demux_002_src0_data),                             //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_002_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src0_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_anakj5y cmd_mux_001 (
		.clk                 (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset               (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                //  output,  width = 132,          .data
		.src_channel         (cmd_mux_001_src_channel),                             //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_001_src0_ready),                            //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_001_src0_valid),                            //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_001_src0_channel),                          //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_001_src0_data),                             //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_001_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src0_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_002_src1_ready),                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_002_src1_valid),                            //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_002_src1_channel),                          //   input,    width = 5,          .channel
		.sink1_data          (cmd_demux_002_src1_data),                             //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_002_src1_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src1_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_wycfs5q cmd_mux_002 (
		.clk                 (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset               (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                                //  output,  width = 132,          .data
		.src_channel         (cmd_mux_002_src_channel),                             //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                              //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src1_data),                                 //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                            //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                          //   input,    width = 5,          .channel
		.sink1_data          (cmd_demux_001_src1_data),                             //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink2_ready         (cmd_demux_002_src2_ready),                            //  output,    width = 1,     sink2.ready
		.sink2_valid         (cmd_demux_002_src2_valid),                            //   input,    width = 1,          .valid
		.sink2_channel       (cmd_demux_002_src2_channel),                          //   input,    width = 5,          .channel
		.sink2_data          (cmd_demux_002_src2_data),                             //   input,  width = 132,          .data
		.sink2_startofpacket (cmd_demux_002_src2_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src2_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_wycfs5q cmd_mux_003 (
		.clk                 (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset               (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_003_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (cmd_mux_003_src_data),                                //  output,  width = 132,          .data
		.src_channel         (cmd_mux_003_src_channel),                             //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                              //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src2_data),                                 //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                            //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),                          //   input,    width = 5,          .channel
		.sink1_data          (cmd_demux_001_src2_data),                             //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink2_ready         (cmd_demux_002_src3_ready),                            //  output,    width = 1,     sink2.ready
		.sink2_valid         (cmd_demux_002_src3_valid),                            //   input,    width = 1,          .valid
		.sink2_channel       (cmd_demux_002_src3_channel),                          //   input,    width = 5,          .channel
		.sink2_data          (cmd_demux_002_src3_data),                             //   input,  width = 132,          .data
		.sink2_startofpacket (cmd_demux_002_src3_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src3_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_wycfs5q cmd_mux_004 (
		.clk                 (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset               (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_004_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (cmd_mux_004_src_data),                                //  output,  width = 132,          .data
		.src_channel         (cmd_mux_004_src_channel),                             //  output,    width = 5,          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                                //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                                //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src3_channel),                              //   input,    width = 5,          .channel
		.sink0_data          (cmd_demux_src3_data),                                 //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src3_ready),                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src3_valid),                            //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src3_channel),                          //   input,    width = 5,          .channel
		.sink1_data          (cmd_demux_001_src3_data),                             //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src3_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src3_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink2_ready         (cmd_demux_002_src4_ready),                            //  output,    width = 1,     sink2.ready
		.sink2_valid         (cmd_demux_002_src4_valid),                            //   input,    width = 1,          .valid
		.sink2_channel       (cmd_demux_002_src4_channel),                          //   input,    width = 5,          .channel
		.sink2_data          (cmd_demux_002_src4_data),                             //   input,  width = 132,          .data
		.sink2_startofpacket (cmd_demux_002_src4_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src4_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_gqrg2ey rsp_demux (
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                                //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                              //   input,    width = 5,          .channel
		.sink_data          (router_003_src_data),                                 //   input,  width = 132,          .data
		.sink_startofpacket (router_003_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                                //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                 //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_src0_channel),                              //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                          //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                                 //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_src1_channel),                              //  output,    width = 5,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_gqrg2ey rsp_demux_001 (
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                                //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                              //   input,    width = 5,          .channel
		.sink_data          (router_004_src_data),                                 //   input,  width = 132,          .data
		.sink_startofpacket (router_004_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                                //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                            //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                            //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                             //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                          //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                            //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                            //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_001_src1_data),                             //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_001_src1_channel),                          //  output,    width = 5,          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_likmx4i rsp_demux_002 (
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_005_src_ready),                                //  output,    width = 1,      sink.ready
		.sink_channel       (router_005_src_channel),                              //   input,    width = 5,          .channel
		.sink_data          (router_005_src_data),                                 //   input,  width = 132,          .data
		.sink_startofpacket (router_005_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink_valid         (router_005_src_valid),                                //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                            //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                            //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                             //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                          //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                            //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                            //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_002_src1_data),                             //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_002_src1_channel),                          //  output,    width = 5,          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src2_ready         (rsp_demux_002_src2_ready),                            //   input,    width = 1,      src2.ready
		.src2_valid         (rsp_demux_002_src2_valid),                            //  output,    width = 1,          .valid
		.src2_data          (rsp_demux_002_src2_data),                             //  output,  width = 132,          .data
		.src2_channel       (rsp_demux_002_src2_channel),                          //  output,    width = 5,          .channel
		.src2_startofpacket (rsp_demux_002_src2_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (rsp_demux_002_src2_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_likmx4i rsp_demux_003 (
		.clk                (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_006_src_ready),                                //  output,    width = 1,      sink.ready
		.sink_channel       (router_006_src_channel),                              //   input,    width = 5,          .channel
		.sink_data          (router_006_src_data),                                 //   input,  width = 132,          .data
		.sink_startofpacket (router_006_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink_valid         (router_006_src_valid),                                //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                            //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                            //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_003_src0_data),                             //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_003_src0_channel),                          //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                            //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                            //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_003_src1_data),                             //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_003_src1_channel),                          //  output,    width = 5,          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket),                      //  output,    width = 1,          .endofpacket
		.src2_ready         (rsp_demux_003_src2_ready),                            //   input,    width = 1,      src2.ready
		.src2_valid         (rsp_demux_003_src2_valid),                            //  output,    width = 1,          .valid
		.src2_data          (rsp_demux_003_src2_data),                             //  output,  width = 132,          .data
		.src2_channel       (rsp_demux_003_src2_channel),                          //  output,    width = 5,          .channel
		.src2_startofpacket (rsp_demux_003_src2_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (rsp_demux_003_src2_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_likmx4i rsp_demux_004 (
		.clk                (clock_in_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset              (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                               //   input,    width = 1, clk_reset.reset
		.sink_ready         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_channel),       //   input,    width = 5,          .channel
		.sink_data          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_data),          //   input,  width = 132,          .data
		.sink_startofpacket (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_valid),         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                                                          //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                                                          //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_004_src0_data),                                                           //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_004_src0_channel),                                                        //  output,    width = 5,          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                                                  //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),                                                    //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                                                          //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                                                          //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_004_src1_data),                                                           //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_004_src1_channel),                                                        //  output,    width = 5,          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),                                                  //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket),                                                    //  output,    width = 1,          .endofpacket
		.src2_ready         (rsp_demux_004_src2_ready),                                                          //   input,    width = 1,      src2.ready
		.src2_valid         (rsp_demux_004_src2_valid),                                                          //  output,    width = 1,          .valid
		.src2_data          (rsp_demux_004_src2_data),                                                           //  output,  width = 132,          .data
		.src2_channel       (rsp_demux_004_src2_channel),                                                        //  output,    width = 5,          .channel
		.src2_startofpacket (rsp_demux_004_src2_startofpacket),                                                  //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (rsp_demux_004_src2_endofpacket)                                                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_rshm4aq rsp_mux (
		.clk                 (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset               (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                   //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                   //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                    //  output,  width = 132,          .data
		.src_channel         (rsp_mux_src_channel),                                 //  output,    width = 5,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                           //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                             //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                              //   input,    width = 5,          .channel
		.sink0_data          (rsp_demux_src0_data),                                 //   input,  width = 132,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_002_src0_ready),                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_002_src0_valid),                            //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_002_src0_channel),                          //   input,    width = 5,          .channel
		.sink1_data          (rsp_demux_002_src0_data),                             //   input,  width = 132,          .data
		.sink1_startofpacket (rsp_demux_002_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src0_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_003_src0_ready),                            //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_003_src0_valid),                            //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_003_src0_channel),                          //   input,    width = 5,          .channel
		.sink2_data          (rsp_demux_003_src0_data),                             //   input,  width = 132,          .data
		.sink2_startofpacket (rsp_demux_003_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_003_src0_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_004_src0_ready),                            //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_004_src0_valid),                            //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_004_src0_channel),                          //   input,    width = 5,          .channel
		.sink3_data          (rsp_demux_004_src0_data),                             //   input,  width = 132,          .data
		.sink3_startofpacket (rsp_demux_004_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_004_src0_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_rshm4aq rsp_mux_001 (
		.clk                 (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset               (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                                //  output,  width = 132,          .data
		.src_channel         (rsp_mux_001_src_channel),                             //  output,    width = 5,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_001_src0_ready),                            //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_001_src0_valid),                            //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_001_src0_channel),                          //   input,    width = 5,          .channel
		.sink0_data          (rsp_demux_001_src0_data),                             //   input,  width = 132,          .data
		.sink0_startofpacket (rsp_demux_001_src0_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src0_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_002_src1_ready),                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_002_src1_valid),                            //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_002_src1_channel),                          //   input,    width = 5,          .channel
		.sink1_data          (rsp_demux_002_src1_data),                             //   input,  width = 132,          .data
		.sink1_startofpacket (rsp_demux_002_src1_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src1_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_003_src1_ready),                            //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_003_src1_valid),                            //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_003_src1_channel),                          //   input,    width = 5,          .channel
		.sink2_data          (rsp_demux_003_src1_data),                             //   input,  width = 132,          .data
		.sink2_startofpacket (rsp_demux_003_src1_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_003_src1_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_004_src1_ready),                            //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_004_src1_valid),                            //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_004_src1_channel),                          //   input,    width = 5,          .channel
		.sink3_data          (rsp_demux_004_src1_data),                             //   input,  width = 132,          .data
		.sink3_startofpacket (rsp_demux_004_src1_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_004_src1_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_eqzpavi rsp_mux_002 (
		.clk                 (clock_in_out_clk_clk),                                //   input,    width = 1,       clk.clk
		.reset               (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                               //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_002_src_valid),                               //  output,    width = 1,          .valid
		.src_data            (rsp_mux_002_src_data),                                //  output,  width = 132,          .data
		.src_channel         (rsp_mux_002_src_channel),                             //  output,    width = 5,          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                       //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                         //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src1_channel),                              //   input,    width = 5,          .channel
		.sink0_data          (rsp_demux_src1_data),                                 //   input,  width = 132,          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                        //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),                          //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),                            //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),                            //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),                          //   input,    width = 5,          .channel
		.sink1_data          (rsp_demux_001_src1_data),                             //   input,  width = 132,          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_002_src2_ready),                            //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_002_src2_valid),                            //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_002_src2_channel),                          //   input,    width = 5,          .channel
		.sink2_data          (rsp_demux_002_src2_data),                             //   input,  width = 132,          .data
		.sink2_startofpacket (rsp_demux_002_src2_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src2_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_003_src2_ready),                            //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_003_src2_valid),                            //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_003_src2_channel),                          //   input,    width = 5,          .channel
		.sink3_data          (rsp_demux_003_src2_data),                             //   input,  width = 132,          .data
		.sink3_startofpacket (rsp_demux_003_src2_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src2_endofpacket),                      //   input,    width = 1,          .endofpacket
		.sink4_ready         (rsp_demux_004_src2_ready),                            //  output,    width = 1,     sink4.ready
		.sink4_valid         (rsp_demux_004_src2_valid),                            //   input,    width = 1,          .valid
		.sink4_channel       (rsp_demux_004_src2_channel),                          //   input,    width = 5,          .channel
		.sink4_data          (rsp_demux_004_src2_data),                             //   input,  width = 132,          .data
		.sink4_startofpacket (rsp_demux_004_src2_startofpacket),                    //   input,    width = 1,          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src2_endofpacket)                       //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_width_adapter_1940_47yszva #(
		.IN_PKT_ADDR_H                 (34),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (47),
		.IN_PKT_BYTE_CNT_L             (41),
		.IN_PKT_TRANS_COMPRESSED_READ  (35),
		.IN_PKT_TRANS_WRITE            (37),
		.IN_PKT_BURSTWRAP_H            (54),
		.IN_PKT_BURSTWRAP_L            (48),
		.IN_PKT_BURST_SIZE_H           (57),
		.IN_PKT_BURST_SIZE_L           (55),
		.IN_PKT_RESPONSE_STATUS_H      (77),
		.IN_PKT_RESPONSE_STATUS_L      (76),
		.IN_PKT_TRANS_EXCLUSIVE        (40),
		.IN_PKT_BURST_TYPE_H           (59),
		.IN_PKT_BURST_TYPE_L           (58),
		.IN_PKT_ORI_BURST_SIZE_L       (78),
		.IN_PKT_ORI_BURST_SIZE_H       (80),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (105),
		.OUT_PKT_ADDR_H                (61),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (74),
		.OUT_PKT_BYTE_CNT_L            (68),
		.OUT_PKT_TRANS_COMPRESSED_READ (62),
		.OUT_PKT_BURST_SIZE_H          (84),
		.OUT_PKT_BURST_SIZE_L          (82),
		.OUT_PKT_RESPONSE_STATUS_H     (104),
		.OUT_PKT_RESPONSE_STATUS_L     (103),
		.OUT_PKT_TRANS_EXCLUSIVE       (67),
		.OUT_PKT_BURST_TYPE_H          (86),
		.OUT_PKT_BURST_TYPE_L          (85),
		.OUT_PKT_ORI_BURST_SIZE_L      (105),
		.OUT_PKT_ORI_BURST_SIZE_H      (107),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (123),
		.OUT_PKT_SOP_OOO               (124),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (132),
		.ST_CHANNEL_W                  (5),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (0)
	) p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter (
		.clk                  (clock_in_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset                (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                               //   input,    width = 1, clk_reset.reset
		.in_valid             (router_007_src_valid),                                                              //   input,    width = 1,      sink.valid
		.in_channel           (router_007_src_channel),                                                            //   input,    width = 5,          .channel
		.in_startofpacket     (router_007_src_startofpacket),                                                      //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_007_src_endofpacket),                                                        //   input,    width = 1,          .endofpacket
		.in_ready             (router_007_src_ready),                                                              //  output,    width = 1,          .ready
		.in_data              (router_007_src_data),                                                               //   input,  width = 105,          .data
		.out_endofpacket      (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_data),          //  output,  width = 132,          .data
		.out_channel          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_channel),       //  output,    width = 5,          .channel
		.out_valid            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_rsp_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                             // (terminated),                         
	);

	hssi_ss_1_altera_merlin_width_adapter_1940_ik7yj4q #(
		.IN_PKT_ADDR_H                 (61),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (74),
		.IN_PKT_BYTE_CNT_L             (68),
		.IN_PKT_TRANS_COMPRESSED_READ  (62),
		.IN_PKT_TRANS_WRITE            (64),
		.IN_PKT_BURSTWRAP_H            (81),
		.IN_PKT_BURSTWRAP_L            (75),
		.IN_PKT_BURST_SIZE_H           (84),
		.IN_PKT_BURST_SIZE_L           (82),
		.IN_PKT_RESPONSE_STATUS_H      (104),
		.IN_PKT_RESPONSE_STATUS_L      (103),
		.IN_PKT_TRANS_EXCLUSIVE        (67),
		.IN_PKT_BURST_TYPE_H           (86),
		.IN_PKT_BURST_TYPE_L           (85),
		.IN_PKT_ORI_BURST_SIZE_L       (105),
		.IN_PKT_ORI_BURST_SIZE_H       (107),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (132),
		.OUT_PKT_ADDR_H                (34),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (47),
		.OUT_PKT_BYTE_CNT_L            (41),
		.OUT_PKT_TRANS_COMPRESSED_READ (35),
		.OUT_PKT_BURST_SIZE_H          (57),
		.OUT_PKT_BURST_SIZE_L          (55),
		.OUT_PKT_RESPONSE_STATUS_H     (77),
		.OUT_PKT_RESPONSE_STATUS_L     (76),
		.OUT_PKT_TRANS_EXCLUSIVE       (40),
		.OUT_PKT_BURST_TYPE_H          (59),
		.OUT_PKT_BURST_TYPE_L          (58),
		.OUT_PKT_ORI_BURST_SIZE_L      (78),
		.OUT_PKT_ORI_BURST_SIZE_H      (80),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (96),
		.OUT_PKT_SOP_OOO               (97),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (105),
		.ST_CHANNEL_W                  (5),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (0)
	) p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter (
		.clk                  (clock_in_out_clk_clk),                                                              //   input,    width = 1,       clk.clk
		.reset                (cpu_reconfig_inst_reset_reset_bridge_in_reset_reset),                               //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_004_src_valid),                                                             //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_004_src_channel),                                                           //   input,    width = 5,          .channel
		.in_startofpacket     (cmd_mux_004_src_startofpacket),                                                     //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_004_src_endofpacket),                                                       //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_004_src_ready),                                                             //  output,    width = 1,          .ready
		.in_data              (cmd_mux_004_src_data),                                                              //   input,  width = 132,          .data
		.out_endofpacket      (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_data),          //  output,  width = 105,          .data
		.out_channel          (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_channel),       //  output,    width = 5,          .channel
		.out_valid            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_cmd_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                                             // (terminated),                         
	);

endmodule
