#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 31 22:05:11 2023
# Process ID: 21716
# Current directory: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23804 C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.xpr
# Log file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/vivado.log
# Journal file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/Test_UART_packet' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/daido/Desktop/Polimi/Anno 4/IP/ip_repo'; using path 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.070 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Reading block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- DigiLAB:ip:AXI4Stream_UART:1.1 - AXI4Stream_UART_0
Adding component instance block -- xilinx.com:module_ref:jstk_uart_bridge_0:1.0 - jstk_uart_bridge_0_0
Successfully read diagram <test_UART_packet> from block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd>
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_jstk_uart_bridge_0_0_0 from jstk_uart_bridge_0_v1_0 1.0 to jstk_uart_bridge_0_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.070 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.070 ; gain = 0.000
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_jstk_uart_bridge_0_0_0 from jstk_uart_bridge_0_v1_0 1.0 to jstk_uart_bridge_0_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
import_files -norecurse {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Joystick_SPI_tester/Joystick_SPI_tester.srcs/sources_1/new/digilent_jstk2_0.vhd}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference digilent_jstk2 digilent_jstk2_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
set_property location {2 330 -91} [get_bd_cells digilent_jstk2_0]
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
set_property location {4 883 -223} [get_bd_cells axi4stream_spi_master_0]
set_property location {1.5 409 -250} [get_bd_cells digilent_jstk2_0]
set_property location {3 658 -191} [get_bd_cells digilent_jstk2_0]
set_property location {3 1074 -418} [get_bd_cells axi4stream_spi_master_0]
set_property location {3 1042 -243} [get_bd_cells axi4stream_spi_master_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi4stream_spi_master_0/SPI_M]
endgroup
set_property location {2 713 -188} [get_bd_cells digilent_jstk2_0]
set_property location {2 685 -176} [get_bd_cells digilent_jstk2_0]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/s_axis] [get_bd_intf_pins axi4stream_spi_master_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/m_axis] [get_bd_intf_pins axi4stream_spi_master_0/S_AXIS]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi4stream_spi_master_0/aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_jstk_uart_bridge_0_0_0 from jstk_uart_bridge_0_v1_0 1.0 to jstk_uart_bridge_0_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'btn_jstk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'btn_trigger'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'jstk_x'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'jstk_y'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'test_UART_packet_jstk_uart_bridge_0_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'test_UART_packet_jstk_uart_bridge_0_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_x] [get_bd_pins jstk_uart_bridge_0_0/jstk_x]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins jstk_uart_bridge_0_0/jstk_y]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_jstk] [get_bd_pins jstk_uart_bridge_0_0/btn_jstk]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_trigger] [get_bd_pins jstk_uart_bridge_0_0/btn_trigger]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block jstk_uart_bridge_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
[Fri Mar 31 23:14:56 2023] Launched test_UART_packet_jstk_uart_bridge_0_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_0_synth_1/runme.log
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
[Fri Mar 31 23:14:56 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:15:01 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:15:06 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:15:11 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_jstk_uart_bridge_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_jstk_uart_bridge_0_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_jstk_uart_bridge_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_jstk_uart_bridge_0_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_jstk_uart_bridge_0_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.113 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2549] positional association cannot follow named association [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
ERROR: [Synth 8-4686] array aggregate elements must be all named or all positional [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
ERROR: [Synth 8-2784] type of aggregate cannot be determined without context ; 0 visible types match here [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.113 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:15:13 2023...
[Fri Mar 31 23:15:16 2023] test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_jstk_uart_bridge_0_0_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1050.219 ; gain = 0.000
launch_runs test_UART_packet_digilent_jstk2_0_0_synth_1
[Fri Mar 31 23:15:17 2023] Launched test_UART_packet_digilent_jstk2_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_0_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_0_synth_1
[Fri Mar 31 23:15:17 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:15:22 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:15:27 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:15:32 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1003.914 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near rx_idle ; expected type state_cmd_type [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:145]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.914 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:15:33 2023...
[Fri Mar 31 23:15:37 2023] test_UART_packet_digilent_jstk2_0_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_digilent_jstk2_0_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1050.219 ; gain = 0.000
launch_runs test_UART_packet_axi4stream_spi_master_0_0_synth_1
[Fri Mar 31 23:15:37 2023] Launched test_UART_packet_axi4stream_spi_master_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_axi4stream_spi_master_0_0_synth_1/runme.log
wait_on_run test_UART_packet_axi4stream_spi_master_0_0_synth_1
[Fri Mar 31 23:15:37 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_0_synth_1 to finish...
[Fri Mar 31 23:15:42 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_0_synth_1 to finish...
[Fri Mar 31 23:15:48 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_0_synth_1 to finish...
[Fri Mar 31 23:15:53 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_0_synth_1 to finish...
[Fri Mar 31 23:16:03 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_0_synth_1 to finish...
[Fri Mar 31 23:16:13 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_0_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_axi4stream_spi_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_axi4stream_spi_master_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_axi4stream_spi_master_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_axi4stream_spi_master_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_axi4stream_spi_master_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_0/synth/test_UART_packet_axi4stream_spi_master_0_0.vhd:80]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 0 - type: integer 
	Parameter c_cpha bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ipi_axis_lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:5' bound to instance 'U0' of component 'ipi_axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_0/synth/test_UART_packet_axi4stream_spi_master_0_0.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ipi_axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:41]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 0 - type: integer 
	Parameter c_cpha bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-3491] module 'axis_lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/axis_lw_spi_master.vhd:4' bound to instance 'inst_axis_lw_spi_master' of component 'axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:73]
INFO: [Synth 8-638] synthesizing module 'axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/axis_lw_spi_master.vhd:29]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-3491] module 'lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:5' bound to instance 'inst_lw_spi_master' of component 'lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/axis_lw_spi_master.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:26]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'lw_spi_master' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axis_lw_spi_master' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/axis_lw_spi_master.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ipi_axis_lw_spi_master' (3#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_axi4stream_spi_master_0_0' (4#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_0/synth/test_UART_packet_axi4stream_spi_master_0_0.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1002.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |    16|
|4     |LUT4 |     5|
|5     |LUT5 |     6|
|6     |LUT6 |    14|
|7     |FDRE |    44|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.406 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1002.406 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.406 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1002.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_axi4stream_spi_master_0_0_synth_1/test_UART_packet_axi4stream_spi_master_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP test_UART_packet_axi4stream_spi_master_0_0, cache-ID = 77d33f9de2fd37a8
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_axi4stream_spi_master_0_0_synth_1/test_UART_packet_axi4stream_spi_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_axi4stream_spi_master_0_0_utilization_synth.rpt -pb test_UART_packet_axi4stream_spi_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:16:12 2023...
[Fri Mar 31 23:16:18 2023] test_UART_packet_axi4stream_spi_master_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1050.219 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: test_UART_packet_wrapper
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
1 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_0/test_UART_packet_jstk_uart_bridge_0_0_0.dcp
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset] [get_bd_intf_nets jstk_uart_bridge_0_0_m_axis] [get_bd_intf_nets AXI4Stream_UART_0_UART] [get_bd_cells AXI4Stream_UART_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset] [get_bd_intf_nets jstk_uart_bridge_0_0_m_axis] [get_bd_intf_nets AXI4Stream_UART_0_UART] [get_bd_cells AXI4Stream_UART_0]'
reset_run test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
launch_runs test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
[Fri Mar 31 23:17:26 2023] Launched test_UART_packet_jstk_uart_bridge_0_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_0_synth_1/runme.log
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
[Fri Mar 31 23:17:26 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:17:31 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:17:36 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:17:41 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_jstk_uart_bridge_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_jstk_uart_bridge_0_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_jstk_uart_bridge_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_jstk_uart_bridge_0_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_jstk_uart_bridge_0_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18384
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1004.566 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2549] positional association cannot follow named association [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
ERROR: [Synth 8-4686] array aggregate elements must be all named or all positional [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
ERROR: [Synth 8-2784] type of aggregate cannot be determined without context ; 0 visible types match here [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.566 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:17:42 2023...
[Fri Mar 31 23:17:46 2023] test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_jstk_uart_bridge_0_0_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1213.902 ; gain = 0.023
reset_run test_UART_packet_digilent_jstk2_0_0_synth_1
launch_runs test_UART_packet_digilent_jstk2_0_0_synth_1
[Fri Mar 31 23:17:47 2023] Launched test_UART_packet_digilent_jstk2_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_0_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_0_synth_1
[Fri Mar 31 23:17:47 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:17:52 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:17:57 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:18:02 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.180 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near rx_idle ; expected type state_cmd_type [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:145]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.180 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:18:02 2023...
[Fri Mar 31 23:18:07 2023] test_UART_packet_digilent_jstk2_0_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_digilent_jstk2_0_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1213.902 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
[Fri Mar 31 23:18:08 2023] Launched test_UART_packet_jstk_uart_bridge_0_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_0_synth_1/runme.log
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
[Fri Mar 31 23:18:08 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:18:13 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:18:18 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...
[Fri Mar 31 23:18:23 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_jstk_uart_bridge_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_jstk_uart_bridge_0_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_jstk_uart_bridge_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_jstk_uart_bridge_0_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_jstk_uart_bridge_0_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1008.648 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2549] positional association cannot follow named association [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
ERROR: [Synth 8-4686] array aggregate elements must be all named or all positional [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
ERROR: [Synth 8-2784] type of aggregate cannot be determined without context ; 0 visible types match here [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.648 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:18:23 2023...
[Fri Mar 31 23:18:28 2023] test_UART_packet_jstk_uart_bridge_0_0_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_jstk_uart_bridge_0_0_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1214.188 ; gain = 0.285
launch_runs test_UART_packet_digilent_jstk2_0_0_synth_1
[Fri Mar 31 23:18:28 2023] Launched test_UART_packet_digilent_jstk2_0_0_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_0_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_0_synth_1
[Fri Mar 31 23:18:28 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:18:33 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:18:38 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...
[Fri Mar 31 23:18:43 2023] Waiting for test_UART_packet_digilent_jstk2_0_0_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26732
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1002.691 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near rx_idle ; expected type state_cmd_type [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:145]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.691 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:18:43 2023...
[Fri Mar 31 23:18:48 2023] test_UART_packet_digilent_jstk2_0_0_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_digilent_jstk2_0_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1214.270 ; gain = 0.082
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: test_UART_packet_wrapper
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_0/test_UART_packet_jstk_uart_bridge_0_0_0.dcp
make_wrapper -files [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}] -top
make_wrapper -files [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}] -top
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset] [get_bd_intf_nets jstk_uart_bridge_0_0_m_axis] [get_bd_intf_nets AXI4Stream_UART_0_UART] [get_bd_cells AXI4Stream_UART_0]
delete_bd_objs [get_bd_nets digilent_jstk2_0_jstk_x] [get_bd_nets digilent_jstk2_0_jstk_y] [get_bd_nets digilent_jstk2_0_btn_jstk] [get_bd_nets digilent_jstk2_0_btn_trigger] [get_bd_cells jstk_uart_bridge_0_0]
delete_bd_objs [get_bd_intf_nets digilent_jstk2_0_m_axis] [get_bd_intf_nets axi4stream_spi_master_0_M_AXIS] [get_bd_cells digilent_jstk2_0]
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1215.566 ; gain = 0.168
delete_bd_objs [get_bd_nets clk_wiz_0_locked] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_intf_nets axi4stream_spi_master_0_SPI_M] [get_bd_cells axi4stream_spi_master_0]
delete_bd_objs [get_bd_nets reset_1] [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference digilent_jstk2 digilent_jstk2_0
create_bd_cell -type module -reference jstk_uart_bridge_0 jstk_uart_bridge_0_0
set_property location {4 1006 223} [get_bd_cells jstk_uart_bridge_0_0]
set_property location {1 965 -26} [get_bd_cells digilent_jstk2_0]
delete_bd_objs [get_bd_ports sys_clock]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 302 62} [get_bd_cells proc_sys_reset_0]
set_property location {1.5 570 125} [get_bd_cells proc_sys_reset_0]
set_property location {2.5 1147 469} [get_bd_cells jstk_uart_bridge_0_0]
set_property location {3 1165 227} [get_bd_cells digilent_jstk2_0]
set_property location {1.5 786 358} [get_bd_cells proc_sys_reset_0]
set_property location {410 477} [get_bd_ports reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "test_UART_packet" 
INFO: [BoardInterface 100-3] current_bd_design test_UART_packet
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-12] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-110] create_bd_port -dir I sys_clock -type clk
INFO: [BoardInterface 100-105] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardInterface 100-106] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardInterface 100-111] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [BoardInterface 100-114] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
startgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins digilent_jstk2_0/aclk]
connect_bd_net [get_bd_pins jstk_uart_bridge_0_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:AXI4Stream_UART:1.1 AXI4Stream_UART_0
endgroup
set_property location {3 1124 -83} [get_bd_cells AXI4Stream_UART_0]
set_property location {1472 49} [get_bd_intf_ports usb_uart]
connect_bd_intf_net [get_bd_intf_ports usb_uart] [get_bd_intf_pins AXI4Stream_UART_0/UART]
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
set_property location {3 1187 80} [get_bd_cells axi4stream_spi_master_0]
connect_bd_intf_net [get_bd_intf_ports SPI_M_0] [get_bd_intf_pins axi4stream_spi_master_0/SPI_M]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/s_axis] [get_bd_intf_pins axi4stream_spi_master_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/m_axis] [get_bd_intf_pins axi4stream_spi_master_0/S_AXIS]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins jstk_uart_bridge_0_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins AXI4Stream_UART_0/rst]
endgroup
connect_bd_net [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/clk_uart] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_UART_0/S00_AXIS_TX] [get_bd_intf_pins jstk_uart_bridge_0_0/m_axis]
regenerate_bd_layout
connect_bd_net [get_bd_pins jstk_uart_bridge_0_0/jstk_x] [get_bd_pins digilent_jstk2_0/jstk_x]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins jstk_uart_bridge_0_0/jstk_y]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_jstk] [get_bd_pins jstk_uart_bridge_0_0/btn_jstk]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_trigger] [get_bd_pins jstk_uart_bridge_0_0/btn_trigger]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout
set_property location {-14 403} [get_bd_intf_ports SPI_M_0]
regenerate_bd_layout
set_property location {1440 325} [get_bd_intf_ports SPI_M_0]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
make_wrapper -files [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [BD 41-1662] The design 'test_UART_packet.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jstk_uart_bridge_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
[Fri Mar 31 23:28:02 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
[Fri Mar 31 23:28:02 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:28:07 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:28:12 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:28:17 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19700
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1006.027 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near rx_idle ; expected type state_cmd_type [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:145]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.027 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:28:18 2023...
[Fri Mar 31 23:28:22 2023] test_UART_packet_digilent_jstk2_0_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_digilent_jstk2_0_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1275.555 ; gain = 0.000
launch_runs test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
[Fri Mar 31 23:28:23 2023] Launched test_UART_packet_jstk_uart_bridge_0_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_1_synth_1/runme.log
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
[Fri Mar 31 23:28:24 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:28:29 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:28:34 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:28:39 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_jstk_uart_bridge_0_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_jstk_uart_bridge_0_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_jstk_uart_bridge_0_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_jstk_uart_bridge_0_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_jstk_uart_bridge_0_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28544
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1004.973 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2549] positional association cannot follow named association [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
ERROR: [Synth 8-4686] array aggregate elements must be all named or all positional [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
ERROR: [Synth 8-2784] type of aggregate cannot be determined without context ; 0 visible types match here [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:96]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.973 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:28:39 2023...
[Fri Mar 31 23:28:44 2023] test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_jstk_uart_bridge_0_0_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1275.555 ; gain = 0.000
launch_runs test_UART_packet_proc_sys_reset_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP test_UART_packet_proc_sys_reset_0_1, cache-ID = 00d940d4a5198a48; cache size = 1.456 MB.
[Fri Mar 31 23:28:45 2023] Launched test_UART_packet_proc_sys_reset_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_proc_sys_reset_0_1_synth_1/runme.log
wait_on_run test_UART_packet_proc_sys_reset_0_1_synth_1
[Fri Mar 31 23:28:45 2023] Waiting for test_UART_packet_proc_sys_reset_0_1_synth_1 to finish...
[Fri Mar 31 23:28:50 2023] Waiting for test_UART_packet_proc_sys_reset_0_1_synth_1 to finish...
[Fri Mar 31 23:28:55 2023] Waiting for test_UART_packet_proc_sys_reset_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_proc_sys_reset_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_proc_sys_reset_0_1.tcl

[Fri Mar 31 23:28:55 2023] test_UART_packet_proc_sys_reset_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.555 ; gain = 0.000
launch_runs test_UART_packet_clk_wiz_0_1_synth_1
[Fri Mar 31 23:28:55 2023] Launched test_UART_packet_clk_wiz_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_1_synth_1/runme.log
wait_on_run test_UART_packet_clk_wiz_0_1_synth_1
[Fri Mar 31 23:28:55 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...
[Fri Mar 31 23:29:00 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...
[Fri Mar 31 23:29:05 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...
[Fri Mar 31 23:29:10 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...
[Fri Mar 31 23:29:20 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...
[Fri Mar 31 23:29:30 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_clk_wiz_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_clk_wiz_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_clk_wiz_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_clk_wiz_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15856
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_UART_packet_clk_wiz_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'test_UART_packet_clk_wiz_0_1_clk_wiz' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'test_UART_packet_clk_wiz_0_1_clk_wiz' (4#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'test_UART_packet_clk_wiz_0_1' (5#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_clk_wiz_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_clk_wiz_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_1_synth_1/dont_touch.xdc}, line 9).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.055 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1004.055 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1004.055 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1004.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_1_synth_1/test_UART_packet_clk_wiz_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP test_UART_packet_clk_wiz_0_1, cache-ID = 9df32adc55cd7991
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_1_synth_1/test_UART_packet_clk_wiz_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_clk_wiz_0_1_utilization_synth.rpt -pb test_UART_packet_clk_wiz_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:29:29 2023...
[Fri Mar 31 23:29:30 2023] test_UART_packet_clk_wiz_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.555 ; gain = 0.000
launch_runs test_UART_packet_AXI4Stream_UART_0_1_synth_1
[Fri Mar 31 23:29:30 2023] Launched test_UART_packet_AXI4Stream_UART_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_AXI4Stream_UART_0_1_synth_1/runme.log
wait_on_run test_UART_packet_AXI4Stream_UART_0_1_synth_1
[Fri Mar 31 23:29:31 2023] Waiting for test_UART_packet_AXI4Stream_UART_0_1_synth_1 to finish...
[Fri Mar 31 23:29:36 2023] Waiting for test_UART_packet_AXI4Stream_UART_0_1_synth_1 to finish...
[Fri Mar 31 23:29:41 2023] Waiting for test_UART_packet_AXI4Stream_UART_0_1_synth_1 to finish...
[Fri Mar 31 23:29:46 2023] Waiting for test_UART_packet_AXI4Stream_UART_0_1_synth_1 to finish...
[Fri Mar 31 23:29:56 2023] Waiting for test_UART_packet_AXI4Stream_UART_0_1_synth_1 to finish...
[Fri Mar 31 23:30:06 2023] Waiting for test_UART_packet_AXI4Stream_UART_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_AXI4Stream_UART_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_AXI4Stream_UART_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_AXI4Stream_UART_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_AXI4Stream_UART_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22492
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_AXI4Stream_UART_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/synth/test_UART_packet_AXI4Stream_UART_0_1.vhd:75]
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter UART_CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter C_M00_AXIS_RX_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TX_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AXI4Stream_UART_v1_0' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd:42' bound to instance 'U0' of component 'AXI4Stream_UART_v1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/synth/test_UART_packet_AXI4Stream_UART_0_1.vhd:132]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_UART_v1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd:82]
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter UART_CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter C_M00_AXIS_RX_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TX_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AXI4Stream_UART_v1_0_S00_AXIS_TX' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd:39' bound to instance 'AXI4Stream_UART_v1_0_S00_AXIS_TX_inst' of component 'AXI4Stream_UART_v1_0_S00_AXIS_TX' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd:217]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_UART_v1_0_S00_AXIS_TX' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd:70]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI4Stream_UART_v1_0_S00_AXIS_TX' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd:70]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0808 - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142' bound to instance 'FIFO_DATA_TX' of component 'xpm_fifo_async' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd:249]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0808 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000100000001000 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0808 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 11 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000100000001000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (2#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (2#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (3#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (4#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (5#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (5#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
	Parameter REG_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (5#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (5#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (6#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (6#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (7#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (8#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (8#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (8#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (9#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (10#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142]
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter UART_CLOCK_FREQUENCY bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_Manager' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/UART_Manager.vhd:42' bound to instance 'UART_Manager_inst' of component 'UART_Manager' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd:290]
INFO: [Synth 8-638] synthesizing module 'UART_Manager' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/UART_Manager.vhd:78]
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter UART_CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_Engine' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/UART_Engine.vhd:62' bound to instance 'Inst_uart' of component 'UART_engine' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/UART_Manager.vhd:125]
INFO: [Synth 8-638] synthesizing module 'UART_Engine' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/UART_Engine.vhd:81]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_Engine' (11#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/UART_Engine.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'UART_Manager' (12#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/UART_Manager.vhd:78]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0808 - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142' bound to instance 'FIFO_DATA_RX' of component 'xpm_fifo_async' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd:326]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'AXI4Stream_UART_v1_0_M00_AXIS_RX' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd:40' bound to instance 'AXI4Stream_UART_v1_0_M00_AXIS_RX_inst' of component 'AXI4Stream_UART_v1_0_M00_AXIS_RX' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd:367]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_UART_v1_0_M00_AXIS_RX' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd:70]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI4Stream_UART_v1_0_M00_AXIS_RX' (13#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'AXI4Stream_UART_v1_0' (14#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_AXI4Stream_UART_0_1' (15#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/synth/test_UART_packet_AXI4Stream_UART_0_1.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1002.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'U0'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_AXI4Stream_UART_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_AXI4Stream_UART_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_AXI4Stream_UART_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_AXI4Stream_UART_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_AXI4Stream_UART_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_AXI4Stream_UART_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_AXI4Stream_UART_0_1_synth_1/dont_touch.xdc}, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_TX/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_RX/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_TX/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_RX/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_TX/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_RX/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_TX/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_RX/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_TX/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_RX/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_TX/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_RX/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_TX. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/FIFO_DATA_RX. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'uart_rx_state_reg' in module 'UART_Engine'
INFO: [Synth 8-802] inferred FSM for state register 'uart_tx_state_reg' in module 'UART_Engine'
INFO: [Synth 8-802] inferred FSM for state register 'state_TX_reg' in module 'UART_Manager'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       tx_send_start_bit |                              001 |                               00
            tx_send_data |                              010 |                               01
        tx_send_stop_bit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_tx_state_reg' using encoding 'one-hot' in module 'UART_Engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        rx_get_start_bit |                              001 |                               00
             rx_get_data |                              010 |                               01
         rx_get_stop_bit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_rx_state_reg' using encoding 'one-hot' in module 'UART_Engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                         11111111
                 iSTATE0 |                               01 |                         00000000
                 iSTATE1 |                               10 |                         00000001
                 iSTATE2 |                               11 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_TX_reg' using encoding 'sequential' in module 'UART_Manager'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   12 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   4 Input    2 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 4     
	   2 Input     11 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 84    
+---Registers : 
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 26    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 41    
+---RAMs : 
	              16K Bit	(2048 X 8 bit)          RAMs := 2     
+---Muxes : 
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 67    
	   2 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    52|
|2     |LUT1     |     6|
|3     |LUT2     |   130|
|4     |LUT3     |    66|
|5     |LUT4     |    55|
|6     |LUT5     |    54|
|7     |LUT6     |    87|
|8     |RAMB18E1 |     2|
|9     |FDCE     |    20|
|10    |FDPE     |     1|
|11    |FDRE     |   595|
|12    |FDSE     |    23|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1002.941 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.941 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1002.941 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1002.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1006.863 ; gain = 3.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_AXI4Stream_UART_0_1_synth_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP test_UART_packet_AXI4Stream_UART_0_1, cache-ID = 1f4d8f91de82d599
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_AXI4Stream_UART_0_1_synth_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_AXI4Stream_UART_0_1_utilization_synth.rpt -pb test_UART_packet_AXI4Stream_UART_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:30:09 2023...
[Fri Mar 31 23:30:11 2023] test_UART_packet_AXI4Stream_UART_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.555 ; gain = 0.000
launch_runs test_UART_packet_axi4stream_spi_master_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP test_UART_packet_axi4stream_spi_master_0_1, cache-ID = 77d33f9de2fd37a8; cache size = 2.730 MB.
[Fri Mar 31 23:30:12 2023] Launched test_UART_packet_axi4stream_spi_master_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_axi4stream_spi_master_0_1_synth_1/runme.log
wait_on_run test_UART_packet_axi4stream_spi_master_0_1_synth_1
[Fri Mar 31 23:30:12 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...
[Fri Mar 31 23:30:17 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...
[Fri Mar 31 23:30:22 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_axi4stream_spi_master_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_axi4stream_spi_master_0_1.tcl

[Fri Mar 31 23:30:22 2023] test_UART_packet_axi4stream_spi_master_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.555 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: test_UART_packet_wrapper
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_jstk_uart_bridge_0_0_1 from jstk_uart_bridge_0_v1_0 1.0 to jstk_uart_bridge_0_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
update_module_reference test_UART_packet_digilent_jstk2_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_digilent_jstk2_0_1 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jstk_uart_bridge_0_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
[Fri Mar 31 23:33:13 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
[Fri Mar 31 23:33:13 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:33:18 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:33:23 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:33:29 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:33:39 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:33:49 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:72]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 66666 - type: integer 
INFO: [Synth 8-3491] module 'digilent_jstk2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:4' bound to instance 'U0' of component 'digilent_jstk2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'digilent_jstk2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 66666 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'digilent_jstk2' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_digilent_jstk2_0_1' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1003.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_cmd_reg' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_delay |                              000 |                              000
                send_cmd |                              001 |                              001
                send_red |                              010 |                              010
              send_green |                              011 |                              011
               send_blue |                              100 |                              100
              send_dummy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_cmd_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   7 Input   10 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/state_sts[0] with 1st driver pin 'U0/state_sts_reg[0]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:103]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/state_sts[0] with 2nd driver pin 'U0/state_sts_reg[0]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:145]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/state_sts[1] with 1st driver pin 'U0/state_sts_reg[1]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:103]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/state_sts[1] with 2nd driver pin 'U0/state_sts_reg[1]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:145]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/state_sts[2] with 1st driver pin 'U0/state_sts_reg[2]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:103]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin U0/state_sts[2] with 2nd driver pin 'U0/state_sts_reg[2]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:145]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     1|
|3     |LUT2   |    11|
|4     |LUT3   |     2|
|5     |LUT4   |     8|
|6     |LUT5   |     4|
|7     |LUT6   |    11|
|8     |FDCE   |    18|
|9     |FDRE   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.336 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.336 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.336 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1003.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/test_UART_packet_digilent_jstk2_0_1.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/test_UART_packet_digilent_jstk2_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_digilent_jstk2_0_1_utilization_synth.rpt -pb test_UART_packet_digilent_jstk2_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:33:50 2023...
[Fri Mar 31 23:33:54 2023] test_UART_packet_digilent_jstk2_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1300.191 ; gain = 0.000
launch_runs test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
[Fri Mar 31 23:33:55 2023] Launched test_UART_packet_jstk_uart_bridge_0_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_1_synth_1/runme.log
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
[Fri Mar 31 23:33:55 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:34:00 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:34:05 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:34:10 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_jstk_uart_bridge_0_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_jstk_uart_bridge_0_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_jstk_uart_bridge_0_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_jstk_uart_bridge_0_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_jstk_uart_bridge_0_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9856
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:70]
	Parameter HEADER_CODE bound to: 8'b11000000 
	Parameter TX_DELAY bound to: 1000000 - type: integer 
	Parameter JSTK_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'jstk_uart_bridge_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:4' bound to instance 'U0' of component 'jstk_uart_bridge_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'jstk_uart_bridge_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
	Parameter HEADER_CODE bound to: 8'b11000000 
	Parameter TX_DELAY bound to: 1000000 - type: integer 
	Parameter JSTK_BITS bound to: 7 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 8 bits, source has 7 bits [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:84]
ERROR: [Synth 8-285] failed synthesizing module 'jstk_uart_bridge_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
ERROR: [Synth 8-285] failed synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.051 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:34:12 2023...
[Fri Mar 31 23:34:15 2023] test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_jstk_uart_bridge_0_0_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1300.191 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: test_UART_packet_wrapper
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_jstk_uart_bridge_0_0_1 from jstk_uart_bridge_0_v1_0 1.0 to jstk_uart_bridge_0_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block jstk_uart_bridge_0_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
[Fri Mar 31 23:36:59 2023] Launched test_UART_packet_jstk_uart_bridge_0_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_1_synth_1/runme.log
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
[Fri Mar 31 23:36:59 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:37:04 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:37:09 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:37:14 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_jstk_uart_bridge_0_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_jstk_uart_bridge_0_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_jstk_uart_bridge_0_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_jstk_uart_bridge_0_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_jstk_uart_bridge_0_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:70]
	Parameter HEADER_CODE bound to: 8'b11000000 
	Parameter TX_DELAY bound to: 1000000 - type: integer 
	Parameter JSTK_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'jstk_uart_bridge_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:4' bound to instance 'U0' of component 'jstk_uart_bridge_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'jstk_uart_bridge_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
	Parameter HEADER_CODE bound to: 8'b11000000 
	Parameter TX_DELAY bound to: 1000000 - type: integer 
	Parameter JSTK_BITS bound to: 7 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 8 bits, source has 7 bits [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:84]
ERROR: [Synth 8-285] failed synthesizing module 'jstk_uart_bridge_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
ERROR: [Synth 8-285] failed synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:37:15 2023...
[Fri Mar 31 23:37:19 2023] test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_jstk_uart_bridge_0_0_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.113 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: test_UART_packet_wrapper
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_jstk_uart_bridge_0_0_1 from jstk_uart_bridge_0_v1_0 1.0 to jstk_uart_bridge_0_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block jstk_uart_bridge_0_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
[Fri Mar 31 23:38:33 2023] Launched test_UART_packet_jstk_uart_bridge_0_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_1_synth_1/runme.log
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
[Fri Mar 31 23:38:33 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:38:39 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:38:44 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:38:49 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:38:59 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...
[Fri Mar 31 23:39:09 2023] Waiting for test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_jstk_uart_bridge_0_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_jstk_uart_bridge_0_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_jstk_uart_bridge_0_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_jstk_uart_bridge_0_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_jstk_uart_bridge_0_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:70]
	Parameter HEADER_CODE bound to: 8'b11000000 
	Parameter TX_DELAY bound to: 1000000 - type: integer 
	Parameter JSTK_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'jstk_uart_bridge_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:4' bound to instance 'U0' of component 'jstk_uart_bridge_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'jstk_uart_bridge_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
	Parameter HEADER_CODE bound to: 8'b11000000 
	Parameter TX_DELAY bound to: 1000000 - type: integer 
	Parameter JSTK_BITS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jstk_uart_bridge_0' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/new/jstk_uart_bridge_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/synth/test_UART_packet_jstk_uart_bridge_0_0_1.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1004.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'jstk_uart_bridge_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   delay |                              000 |                              000
             send_header |                              001 |                              001
             send_jstk_x |                              010 |                              010
             send_jstk_y |                              011 |                              011
            send_buttons |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'jstk_uart_bridge_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT3   |     7|
|4     |LUT4   |    10|
|5     |LUT5   |     4|
|6     |LUT6   |     2|
|7     |FDCE   |     3|
|8     |FDRE   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.746 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1004.746 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.746 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1004.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1004.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_1_synth_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_jstk_uart_bridge_0_0_1_synth_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_jstk_uart_bridge_0_0_1_utilization_synth.rpt -pb test_UART_packet_jstk_uart_bridge_0_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:39:07 2023...
[Fri Mar 31 23:39:09 2023] test_UART_packet_jstk_uart_bridge_0_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 1326.930 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: test_UART_packet_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1569.223 ; gain = 242.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:76]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:83]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:90]
INFO: [Synth 8-3491] module 'test_UART_packet' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:14' bound to instance 'test_UART_packet_i' of component 'test_UART_packet' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-3491] module 'test_UART_packet_AXI4Stream_UART_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'test_UART_packet_AXI4Stream_UART_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:205]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_AXI4Stream_UART_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'test_UART_packet_axi4stream_spi_master_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:5' bound to instance 'axi4stream_spi_master_0' of component 'test_UART_packet_axi4stream_spi_master_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:222]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_axi4stream_spi_master_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'test_UART_packet_clk_wiz_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_1_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'test_UART_packet_clk_wiz_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:244]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_clk_wiz_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'test_UART_packet_digilent_jstk2_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:251]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'test_UART_packet_jstk_uart_bridge_0_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:5' bound to instance 'jstk_uart_bridge_0_0' of component 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:265]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'test_UART_packet_proc_sys_reset_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'test_UART_packet_proc_sys_reset_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:277]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_proc_sys_reset_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.355 ; gain = 316.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1659.891 ; gain = 332.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1659.891 ; gain = 332.961
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1659.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1767.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1867.551 ; gain = 540.621
47 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1867.551 ; gain = 540.621
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Mar 31 23:39:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1886.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_1/test_UART_packet_clk_wiz_0_1.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2277.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2277.012 ; gain = 390.016
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "test_UART_packet" 
INFO: [BoardInterface 100-3] current_bd_design test_UART_packet
INFO: [BoardInterface 100-12] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-14] disconnect_bd_net /reset_1 /clk_wiz_0/reset
INFO: [BoardInterface 100-110] create_bd_port -dir I reset_0 -type rst
INFO: [BoardInterface 100-107] set_property CONFIG.POLARITY  /reset_0
INFO: [BoardInterface 100-111] connect_bd_net /reset_0 /clk_wiz_0/reset
INFO: [BoardInterface 100-123] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_0
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
reset_run test_UART_packet_clk_wiz_0_1_synth_1
launch_runs test_UART_packet_clk_wiz_0_1_synth_1
[Fri Mar 31 23:41:21 2023] Launched test_UART_packet_clk_wiz_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_1_synth_1/runme.log
wait_on_run test_UART_packet_clk_wiz_0_1_synth_1
[Fri Mar 31 23:41:21 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...
[Fri Mar 31 23:41:26 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Mar 31 23:41:31 2023] Waiting for test_UART_packet_clk_wiz_0_1_synth_1 to finish...
[Fri Mar 31 23:41:31 2023] Interrupt received

*** Running vivado
    with args -log test_UART_packet_clk_wiz_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_clk_wiz_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_clk_wiz_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_clk_wiz_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2277.012 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

delete_bd_objs [get_bd_nets reset_0_1] [get_bd_ports reset_0]
delete_bd_objs [get_bd_nets reset_1] [get_bd_ports reset]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN2" -diagram "test_UART_packet" 
INFO: [BoardInterface 100-3] current_bd_design test_UART_packet
INFO: [BoardInterface 100-12] set_property CONFIG.CLK_IN2_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'CLK IN1 BOARD INTERFACE(CLK_IN1_BOARD_INTERFACE)' for Clock interface can't be same for primary and secondary input clocks
. BD Cell 'clk_wiz_0'
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'CLK IN2 BOARD INTERFACE(CLK_IN2_BOARD_INTERFACE)' for Clock interface can't be same for primary and secondary input clocks
. BD Cell 'clk_wiz_0'
INFO: [IP_Flow 19-3438] Customization errors found on 'clk_wiz_0'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed on parameter 'CLK IN1 BOARD INTERFACE(CLK_IN1_BOARD_INTERFACE)' for Clock interface can't be same for primary and secondary input clocks
. BD Cell 'clk_wiz_0'
Validation failed on parameter 'CLK IN2 BOARD INTERFACE(CLK_IN2_BOARD_INTERFACE)' for Clock interface can't be same for primary and secondary input clocks
. BD Cell 'clk_wiz_0'
Customization errors found on 'clk_wiz_0'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN2" -diagram "test_UART_packet" '
1
delete_bd_objs [get_bd_nets clk_wiz_0_locked] [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "test_UART_packet" 
INFO: [BoardInterface 100-3] current_bd_design test_UART_packet
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-12] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-110] create_bd_port -dir I sys_clock -type clk
INFO: [BoardInterface 100-105] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardInterface 100-106] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardInterface 100-111] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [BoardInterface 100-114] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
startgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "test_UART_packet" 
INFO: [BoardInterface 100-3] current_bd_design test_UART_packet
INFO: [BoardInterface 100-12] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-110] create_bd_port -dir I reset -type rst
INFO: [BoardInterface 100-107] set_property CONFIG.POLARITY  /reset
INFO: [BoardInterface 100-111] connect_bd_net /reset /clk_wiz_0/reset
INFO: [BoardInterface 100-123] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
startgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_0/ext_reset_in]
endgroup
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
regenerate_bd_layout
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_clk_wiz_0_2_synth_1
[Fri Mar 31 23:42:38 2023] Launched test_UART_packet_clk_wiz_0_2_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_2_synth_1/runme.log
wait_on_run test_UART_packet_clk_wiz_0_2_synth_1
[Fri Mar 31 23:42:38 2023] Waiting for test_UART_packet_clk_wiz_0_2_synth_1 to finish...
[Fri Mar 31 23:42:43 2023] Waiting for test_UART_packet_clk_wiz_0_2_synth_1 to finish...
[Fri Mar 31 23:42:48 2023] Waiting for test_UART_packet_clk_wiz_0_2_synth_1 to finish...
[Fri Mar 31 23:42:53 2023] Waiting for test_UART_packet_clk_wiz_0_2_synth_1 to finish...
[Fri Mar 31 23:43:03 2023] Waiting for test_UART_packet_clk_wiz_0_2_synth_1 to finish...
[Fri Mar 31 23:43:13 2023] Waiting for test_UART_packet_clk_wiz_0_2_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_clk_wiz_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_clk_wiz_0_2.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_clk_wiz_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_clk_wiz_0_2 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_UART_packet_clk_wiz_0_2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.v:70]
INFO: [Synth 8-6157] synthesizing module 'test_UART_packet_clk_wiz_0_2_clk_wiz' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'test_UART_packet_clk_wiz_0_2_clk_wiz' (4#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'test_UART_packet_clk_wiz_0_2' (5#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_clk_wiz_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_clk_wiz_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_2_synth_1/dont_touch.xdc}, line 9).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.961 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.961 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.961 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_2_synth_1/test_UART_packet_clk_wiz_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP test_UART_packet_clk_wiz_0_2, cache-ID = a15622e04e90df99
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_clk_wiz_0_2_synth_1/test_UART_packet_clk_wiz_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_clk_wiz_0_2_utilization_synth.rpt -pb test_UART_packet_clk_wiz_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:43:12 2023...
[Fri Mar 31 23:43:13 2023] test_UART_packet_clk_wiz_0_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2277.012 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: test_UART_packet_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2354.926 ; gain = 77.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:76]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:83]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:90]
INFO: [Synth 8-3491] module 'test_UART_packet' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:14' bound to instance 'test_UART_packet_i' of component 'test_UART_packet' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-3491] module 'test_UART_packet_AXI4Stream_UART_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'test_UART_packet_AXI4Stream_UART_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:205]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_AXI4Stream_UART_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'test_UART_packet_axi4stream_spi_master_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:5' bound to instance 'axi4stream_spi_master_0' of component 'test_UART_packet_axi4stream_spi_master_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:222]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_axi4stream_spi_master_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'test_UART_packet_clk_wiz_0_2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'test_UART_packet_clk_wiz_0_2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:244]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_clk_wiz_0_2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'test_UART_packet_digilent_jstk2_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:251]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'test_UART_packet_jstk_uart_bridge_0_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:5' bound to instance 'jstk_uart_bridge_0_0' of component 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:265]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'test_UART_packet_proc_sys_reset_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'test_UART_packet_proc_sys_reset_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:277]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_proc_sys_reset_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2398.148 ; gain = 121.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2422.043 ; gain = 145.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2422.043 ; gain = 145.031
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2422.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2541.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2544.949 ; gain = 267.938
47 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2544.949 ; gain = 267.938
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Mar 31 23:43:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2573.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2670.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

place_ports SPI_M_0_io0_io J2
place_ports SPI_M_0_io1_io L2
place_ports SPI_M_0_sck_io G2
place_ports SPI_M_0_ss_io J1
set_property IOSTANDARD LVCMOS33 [get_ports [list usb_uart_rxd usb_uart_txd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_M_0_io0_io SPI_M_0_io1_io SPI_M_0_sck_io SPI_M_0_ss_io]]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
delete_bd_objs [get_bd_intf_nets AXI4Stream_UART_0_UART] [get_bd_intf_ports usb_uart]
apply_board_connection -board_interface "usb_uart" -ip_intf "AXI4Stream_UART_0/UART" -diagram "test_UART_packet" 
INFO: [BoardInterface 100-3] current_bd_design test_UART_packet
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /AXI4Stream_UART_0]
INFO: [BoardInterface 100-12] set_property CONFIG.UART_BOARD_INTERFACE usb_uart [get_bd_cells -quiet /AXI4Stream_UART_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardInterface 100-109] connect_bd_intf_net /usb_uart /AXI4Stream_UART_0/UART
reset_run test_UART_packet_AXI4Stream_UART_0_1_synth_1
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
file mkdir {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new}
close [ open {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc}}
set_property target_constrs_file {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI4Stream_UART_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP test_UART_packet_AXI4Stream_UART_0_1, cache-ID = 36c3ea195889d778; cache size = 2.795 MB.
[Fri Mar 31 23:46:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2670.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2718.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2718.328 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Fri Mar 31 23:48:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/runme.log
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
update_module_reference test_UART_packet_digilent_jstk2_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_digilent_jstk2_0_1 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2718.328 ; gain = 0.000
current_design rtl_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
[Fri Mar 31 23:51:03 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
[Fri Mar 31 23:51:04 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:51:09 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:51:14 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:51:19 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:51:29 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1003.883 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] rx_idle is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:178]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.883 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:51:26 2023...
[Fri Mar 31 23:51:29 2023] test_UART_packet_digilent_jstk2_0_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'test_UART_packet_digilent_jstk2_0_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2718.328 ; gain = 0.000
refresh_design
ERROR: [Runs 36-527] DCP does not exist: c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp
reset_run test_UART_packet_digilent_jstk2_0_1_synth_1
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
[Fri Mar 31 23:52:14 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
[Fri Mar 31 23:52:14 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:52:19 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:52:24 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:52:29 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:52:39 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Fri Mar 31 23:52:50 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:72]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 66666 - type: integer 
INFO: [Synth 8-3491] module 'digilent_jstk2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:4' bound to instance 'U0' of component 'digilent_jstk2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'digilent_jstk2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 66666 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'digilent_jstk2' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_digilent_jstk2_0_1' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1004.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_cmd_reg' in module 'digilent_jstk2'
INFO: [Synth 8-802] inferred FSM for state register 'state_sts_reg' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_delay |                              000 |                              000
                send_cmd |                              001 |                              001
                send_red |                              010 |                              010
              send_green |                              011 |                              011
               send_blue |                              100 |                              100
              send_dummy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_cmd_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               get_x_lsb |                              000 |                              000
               get_x_msb |                              001 |                              001
               get_y_lsb |                              010 |                              010
               get_y_msb |                              011 |                              011
             get_buttons |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_sts_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     1|
|3     |LUT2   |    13|
|4     |LUT3   |     3|
|5     |LUT4   |     6|
|6     |LUT5   |     5|
|7     |LUT6   |     8|
|8     |FDCE   |    18|
|9     |FDRE   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1004.516 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.516 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1004.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1004.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/test_UART_packet_digilent_jstk2_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/test_UART_packet_digilent_jstk2_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_digilent_jstk2_0_1_utilization_synth.rpt -pb test_UART_packet_digilent_jstk2_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 23:52:48 2023...
[Fri Mar 31 23:52:50 2023] test_UART_packet_digilent_jstk2_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2718.328 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2718.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:76]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:83]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:90]
INFO: [Synth 8-3491] module 'test_UART_packet' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:14' bound to instance 'test_UART_packet_i' of component 'test_UART_packet' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-3491] module 'test_UART_packet_AXI4Stream_UART_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'test_UART_packet_AXI4Stream_UART_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:205]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_AXI4Stream_UART_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'test_UART_packet_axi4stream_spi_master_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:5' bound to instance 'axi4stream_spi_master_0' of component 'test_UART_packet_axi4stream_spi_master_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:222]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_axi4stream_spi_master_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'test_UART_packet_clk_wiz_0_2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'test_UART_packet_clk_wiz_0_2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:244]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_clk_wiz_0_2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'test_UART_packet_digilent_jstk2_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:251]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'test_UART_packet_jstk_uart_bridge_0_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:5' bound to instance 'jstk_uart_bridge_0_0' of component 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:265]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'test_UART_packet_proc_sys_reset_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'test_UART_packet_proc_sys_reset_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:277]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_proc_sys_reset_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.617 ; gain = 17.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.496 ; gain = 41.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.496 ; gain = 41.168
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2773.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2773.938 ; gain = 55.609
reset_run synth_1
update_module_reference test_UART_packet_digilent_jstk2_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_digilent_jstk2_0_1 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
launch_runs synth_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
[Fri Mar 31 23:53:35 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
[Fri Mar 31 23:53:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2773.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2855.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2855.520 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Fri Mar 31 23:55:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3000:arm' GDB server: Tentativo di accesso al socket con modalità non consentite dalle rispettive autorizzazioni di accesso

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2855.520 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4236.234 ; gain = 1380.715
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
update_module_reference test_UART_packet_digilent_jstk2_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_digilent_jstk2_0_1 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
[Sat Apr  1 00:11:19 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
[Sat Apr  1 00:11:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4288.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4378.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4378.359 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Sat Apr  1 00:12:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
startgroup
set_property -dict [list CONFIG.c_sclkfreq {5000}] [get_bd_cells axi4stream_spi_master_0]
endgroup
startgroup
endgroup
startgroup
endgroup
current_design rtl_1
reset_run test_UART_packet_axi4stream_spi_master_0_1_synth_1
launch_runs test_UART_packet_axi4stream_spi_master_0_1_synth_1
[Sat Apr  1 00:16:23 2023] Launched test_UART_packet_axi4stream_spi_master_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_axi4stream_spi_master_0_1_synth_1/runme.log
wait_on_run test_UART_packet_axi4stream_spi_master_0_1_synth_1
[Sat Apr  1 00:16:24 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...
[Sat Apr  1 00:16:29 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...
[Sat Apr  1 00:16:34 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...
[Sat Apr  1 00:16:39 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...
[Sat Apr  1 00:16:49 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...
[Sat Apr  1 00:16:59 2023] Waiting for test_UART_packet_axi4stream_spi_master_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_axi4stream_spi_master_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_axi4stream_spi_master_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_axi4stream_spi_master_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_axi4stream_spi_master_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_axi4stream_spi_master_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/synth/test_UART_packet_axi4stream_spi_master_0_1.vhd:80]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 0 - type: integer 
	Parameter c_cpha bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ipi_axis_lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:5' bound to instance 'U0' of component 'ipi_axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/synth/test_UART_packet_axi4stream_spi_master_0_1.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ipi_axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:41]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 0 - type: integer 
	Parameter c_cpha bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-3491] module 'axis_lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/axis_lw_spi_master.vhd:4' bound to instance 'inst_axis_lw_spi_master' of component 'axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:73]
INFO: [Synth 8-638] synthesizing module 'axis_lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/axis_lw_spi_master.vhd:29]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-3491] module 'lw_spi_master' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:5' bound to instance 'inst_lw_spi_master' of component 'lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/axis_lw_spi_master.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lw_spi_master' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:26]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 5000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'lw_spi_master' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axis_lw_spi_master' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/axis_lw_spi_master.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ipi_axis_lw_spi_master' (3#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_axi4stream_spi_master_0_1' (4#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/synth/test_UART_packet_axi4stream_spi_master_0_1.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1003.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |    20|
|4     |LUT3   |    14|
|5     |LUT4   |     3|
|6     |LUT5   |     5|
|7     |LUT6   |    11|
|8     |FDRE   |    52|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.648 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1003.648 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1003.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1003.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_axi4stream_spi_master_0_1_synth_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP test_UART_packet_axi4stream_spi_master_0_1, cache-ID = 0dfaa32226c9574f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_axi4stream_spi_master_0_1_synth_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_axi4stream_spi_master_0_1_utilization_synth.rpt -pb test_UART_packet_axi4stream_spi_master_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 00:17:03 2023...
[Sat Apr  1 00:17:04 2023] test_UART_packet_axi4stream_spi_master_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 4378.359 ; gain = 0.000
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4378.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:76]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:83]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:90]
INFO: [Synth 8-3491] module 'test_UART_packet' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:14' bound to instance 'test_UART_packet_i' of component 'test_UART_packet' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-3491] module 'test_UART_packet_AXI4Stream_UART_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'test_UART_packet_AXI4Stream_UART_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:205]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_AXI4Stream_UART_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'test_UART_packet_axi4stream_spi_master_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:5' bound to instance 'axi4stream_spi_master_0' of component 'test_UART_packet_axi4stream_spi_master_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:222]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_axi4stream_spi_master_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'test_UART_packet_clk_wiz_0_2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'test_UART_packet_clk_wiz_0_2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:244]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_clk_wiz_0_2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'test_UART_packet_digilent_jstk2_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:251]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'test_UART_packet_jstk_uart_bridge_0_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:5' bound to instance 'jstk_uart_bridge_0_0' of component 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:265]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'test_UART_packet_proc_sys_reset_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'test_UART_packet_proc_sys_reset_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:277]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_proc_sys_reset_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4452.746 ; gain = 74.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4452.746 ; gain = 74.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4452.746 ; gain = 74.387
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4464.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 4464.891 ; gain = 86.531
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Apr  1 00:17:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4464.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4546.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4546.562 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Sat Apr  1 00:19:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
startgroup
endgroup
update_module_reference test_UART_packet_digilent_jstk2_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_digilent_jstk2_0_1 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
current_design rtl_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
[Sat Apr  1 00:23:42 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
[Sat Apr  1 00:23:42 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:23:47 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:23:52 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:23:57 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:24:07 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:24:18 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:72]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 5000 - type: integer 
INFO: [Synth 8-3491] module 'digilent_jstk2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:4' bound to instance 'U0' of component 'digilent_jstk2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'digilent_jstk2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'digilent_jstk2' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_digilent_jstk2_0_1' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1003.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_cmd_reg' in module 'digilent_jstk2'
INFO: [Synth 8-802] inferred FSM for state register 'state_sts_reg' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_delay |                              000 |                              000
                send_cmd |                              001 |                              001
                send_red |                              010 |                              010
              send_green |                              011 |                              011
               send_blue |                              100 |                              100
              send_dummy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_cmd_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               get_x_lsb |                              000 |                              000
               get_x_msb |                              001 |                              001
               get_y_lsb |                              010 |                              010
               get_y_msb |                              011 |                              011
             get_buttons |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_sts_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT3   |    18|
|5     |LUT4   |     5|
|6     |LUT5   |     5|
|7     |LUT6   |     9|
|8     |FDCE   |    21|
|9     |FDRE   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.699 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.699 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.699 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1003.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/test_UART_packet_digilent_jstk2_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/test_UART_packet_digilent_jstk2_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_digilent_jstk2_0_1_utilization_synth.rpt -pb test_UART_packet_digilent_jstk2_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 00:24:19 2023...
[Sat Apr  1 00:24:23 2023] test_UART_packet_digilent_jstk2_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 4546.562 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4546.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:76]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:83]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:90]
INFO: [Synth 8-3491] module 'test_UART_packet' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:14' bound to instance 'test_UART_packet_i' of component 'test_UART_packet' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-3491] module 'test_UART_packet_AXI4Stream_UART_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'test_UART_packet_AXI4Stream_UART_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:205]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_AXI4Stream_UART_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'test_UART_packet_axi4stream_spi_master_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:5' bound to instance 'axi4stream_spi_master_0' of component 'test_UART_packet_axi4stream_spi_master_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:222]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_axi4stream_spi_master_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'test_UART_packet_clk_wiz_0_2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'test_UART_packet_clk_wiz_0_2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:244]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_clk_wiz_0_2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'test_UART_packet_digilent_jstk2_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:251]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'test_UART_packet_jstk_uart_bridge_0_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:5' bound to instance 'jstk_uart_bridge_0_0' of component 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:265]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'test_UART_packet_proc_sys_reset_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'test_UART_packet_proc_sys_reset_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:277]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_proc_sys_reset_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4546.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4546.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4546.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4546.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 4546.562 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Apr  1 00:24:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4546.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4588.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4588.676 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Sat Apr  1 00:27:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
startgroup
set_property package_pin "" [get_ports [list  SPI_M_0_io1_io]]
place_ports SPI_M_0_io0_io L2
endgroup
place_ports SPI_M_0_io1_io J2
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Apr  1 00:30:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4588.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4589.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4589.910 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Sat Apr  1 00:31:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
update_module_reference test_UART_packet_digilent_jstk2_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_digilent_jstk2_0_1 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
[Sat Apr  1 00:35:01 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
[Sat Apr  1 00:35:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4589.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4596.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4596.352 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Sat Apr  1 00:36:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
update_module_reference test_UART_packet_digilent_jstk2_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd'
INFO: [IP_Flow 19-1972] Upgraded test_UART_packet_digilent_jstk2_0_1 from digilent_jstk2_v1_0 1.0 to digilent_jstk2_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
startgroup
endgroup
current_design rtl_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.srcs\sources_1\bd\test_UART_packet\test_UART_packet.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/ui/bd_38c5ed8c.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/sim/test_UART_packet.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hw_handoff/test_UART_packet_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
[Sat Apr  1 00:40:58 2023] Launched test_UART_packet_digilent_jstk2_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/runme.log
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
[Sat Apr  1 00:40:58 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:41:03 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:41:08 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:41:13 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:41:23 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...
[Sat Apr  1 00:41:33 2023] Waiting for test_UART_packet_digilent_jstk2_0_1_synth_1 to finish...

*** Running vivado
    with args -log test_UART_packet_digilent_jstk2_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_UART_packet_digilent_jstk2_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_UART_packet_digilent_jstk2_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.cache/ip 
Command: synth_design -top test_UART_packet_digilent_jstk2_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'test_UART_packet_digilent_jstk2_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:72]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 5000 - type: integer 
INFO: [Synth 8-3491] module 'digilent_jstk2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:4' bound to instance 'U0' of component 'digilent_jstk2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'digilent_jstk2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
	Parameter DELAY_US bound to: 25 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter SPI_SCLKFREQ bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'digilent_jstk2' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/imports/new/digilent_jstk2_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_digilent_jstk2_0_1' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/synth/test_UART_packet_digilent_jstk2_0_1.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1006.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_cmd_reg' in module 'digilent_jstk2'
INFO: [Synth 8-802] inferred FSM for state register 'state_sts_reg' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_delay |                              000 |                              000
                send_cmd |                              001 |                              001
                send_red |                              010 |                              010
              send_green |                              011 |                              011
               send_blue |                              100 |                              100
              send_dummy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_cmd_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               get_x_lsb |                              000 |                              000
               get_x_msb |                              001 |                              001
               get_y_lsb |                              010 |                              010
               get_y_msb |                              011 |                              011
             get_buttons |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_sts_reg' using encoding 'sequential' in module 'digilent_jstk2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT3   |    18|
|5     |LUT4   |     5|
|6     |LUT5   |     5|
|7     |LUT6   |     9|
|8     |FDCE   |    21|
|9     |FDRE   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1006.043 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.043 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1006.043 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1006.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1006.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/test_UART_packet_digilent_jstk2_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/test_UART_packet_digilent_jstk2_0_1_synth_1/test_UART_packet_digilent_jstk2_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_UART_packet_digilent_jstk2_0_1_utilization_synth.rpt -pb test_UART_packet_digilent_jstk2_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 00:41:34 2023...
[Sat Apr  1 00:41:38 2023] test_UART_packet_digilent_jstk2_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 4596.352 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4596.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:76]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:83]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_0_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:90]
INFO: [Synth 8-3491] module 'test_UART_packet' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:14' bound to instance 'test_UART_packet_i' of component 'test_UART_packet' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-3491] module 'test_UART_packet_AXI4Stream_UART_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'test_UART_packet_AXI4Stream_UART_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:205]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_AXI4Stream_UART_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_AXI4Stream_UART_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'test_UART_packet_axi4stream_spi_master_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:5' bound to instance 'axi4stream_spi_master_0' of component 'test_UART_packet_axi4stream_spi_master_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:222]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_axi4stream_spi_master_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_axi4stream_spi_master_0_1_stub.vhdl:30]
INFO: [Synth 8-3491] module 'test_UART_packet_clk_wiz_0_2' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'test_UART_packet_clk_wiz_0_2' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:244]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_clk_wiz_0_2' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_clk_wiz_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'test_UART_packet_digilent_jstk2_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'test_UART_packet_digilent_jstk2_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:251]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_digilent_jstk2_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_digilent_jstk2_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'test_UART_packet_jstk_uart_bridge_0_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:5' bound to instance 'jstk_uart_bridge_0_0' of component 'test_UART_packet_jstk_uart_bridge_0_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:265]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_jstk_uart_bridge_0_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_jstk_uart_bridge_0_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'test_UART_packet_proc_sys_reset_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'test_UART_packet_proc_sys_reset_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:277]
INFO: [Synth 8-638] synthesizing module 'test_UART_packet_proc_sys_reset_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/.Xil/Vivado-21716-DESKTOP-JKUPK39/realtime/test_UART_packet_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/synth/test_UART_packet.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'test_UART_packet_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/hdl/test_UART_packet_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4596.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4596.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4596.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4596.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_UART_packet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_UART_packet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4596.352 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Apr  1 00:41:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1.dcp' for cell 'test_UART_packet_i/AXI4Stream_UART_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_axi4stream_spi_master_0_1/test_UART_packet_axi4stream_spi_master_0_1.dcp' for cell 'test_UART_packet_i/axi4stream_spi_master_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.dcp' for cell 'test_UART_packet_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_digilent_jstk2_0_1/test_UART_packet_digilent_jstk2_0_1.dcp' for cell 'test_UART_packet_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_jstk_uart_bridge_0_0_1/test_UART_packet_jstk_uart_bridge_0_0_1.dcp' for cell 'test_UART_packet_i/jstk_uart_bridge_0_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.dcp' for cell 'test_UART_packet_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4596.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1_board.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_proc_sys_reset_0_1/test_UART_packet_proc_sys_reset_0_1.xdc] for cell 'test_UART_packet_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_AXI4Stream_UART_0_1/test_UART_packet_AXI4Stream_UART_0_1_board.xdc] for cell 'test_UART_packet_i/AXI4Stream_UART_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2_board.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.gen/sources_1/bd/test_UART_packet/ip/test_UART_packet_clk_wiz_0_2/test_UART_packet_clk_wiz_0_2.xdc] for cell 'test_UART_packet_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4666.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4666.105 ; gain = 0.000
ERROR: [Common 17-158] 'file' can only be specified once.
[Sat Apr  1 00:43:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 00:55:34 2023...
