/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:1: warning: macro verilog undefined (and assumed null) at this point.
/Users/samidhm/cs329a/project/VerilogAgent/temp_top.sv:1: syntax error
I give up.
