# FPGA-project
logic synthesis flow optimization for FPGA fab
