0.6
2019.1
May 24 2019
14:51:52
/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sim_1/new/test_dataSEL.v,1661557101,verilog,,,,tb_dataSel,,,,,,,,
/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sources_1/new/data_selector1.v,1661552584,verilog,,/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.srcs/sim_1/new/test_dataSEL.v,,data_selector1,,,,,,,,
