TimeQuest Timing Analyzer report for Kamal_Faheem_Lab5
Mon May 13 18:49:27 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Kamal_Clock'
 13. Slow 1200mV 85C Model Setup: 'Kamal_Run'
 14. Slow 1200mV 85C Model Setup: 'Kamal_LoadforCounter'
 15. Slow 1200mV 85C Model Hold: 'Kamal_Clock'
 16. Slow 1200mV 85C Model Hold: 'Kamal_LoadforCounter'
 17. Slow 1200mV 85C Model Hold: 'Kamal_Run'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Kamal_Clock'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'Kamal_LoadforCounter'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'Kamal_Run'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'Kamal_Clock'
 35. Slow 1200mV 0C Model Setup: 'Kamal_Run'
 36. Slow 1200mV 0C Model Setup: 'Kamal_LoadforCounter'
 37. Slow 1200mV 0C Model Hold: 'Kamal_Clock'
 38. Slow 1200mV 0C Model Hold: 'Kamal_LoadforCounter'
 39. Slow 1200mV 0C Model Hold: 'Kamal_Run'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'Kamal_Clock'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'Kamal_LoadforCounter'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'Kamal_Run'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'Kamal_Clock'
 56. Fast 1200mV 0C Model Setup: 'Kamal_Run'
 57. Fast 1200mV 0C Model Setup: 'Kamal_LoadforCounter'
 58. Fast 1200mV 0C Model Hold: 'Kamal_Clock'
 59. Fast 1200mV 0C Model Hold: 'Kamal_LoadforCounter'
 60. Fast 1200mV 0C Model Hold: 'Kamal_Run'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'Kamal_Clock'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'Kamal_LoadforCounter'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'Kamal_Run'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Progagation Delay
 77. Minimum Progagation Delay
 78. Board Trace Model Assignments
 79. Input Transition Times
 80. Signal Integrity Metrics (Slow 1200mv 0c Model)
 81. Signal Integrity Metrics (Slow 1200mv 85c Model)
 82. Signal Integrity Metrics (Fast 1200mv 0c Model)
 83. Setup Transfers
 84. Hold Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Kamal_Faheem_Lab5                                                 ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+
; Clock Name           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                  ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+
; Kamal_Clock          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Kamal_Clock }          ;
; Kamal_LoadforCounter ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Kamal_LoadforCounter } ;
; Kamal_Run            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Kamal_Run }            ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name           ; Note                                                          ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
; 198.85 MHz ; 198.85 MHz      ; Kamal_Clock          ;                                                               ;
; 246.67 MHz ; 246.67 MHz      ; Kamal_Run            ;                                                               ;
; 456.2 MHz  ; 250.0 MHz       ; Kamal_LoadforCounter ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary           ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; Kamal_Clock          ; -4.029 ; -335.572      ;
; Kamal_Run            ; -3.764 ; -30.112       ;
; Kamal_LoadforCounter ; -1.192 ; -8.748        ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; Kamal_Clock          ; 0.170 ; 0.000         ;
; Kamal_LoadforCounter ; 0.480 ; 0.000         ;
; Kamal_Run            ; 0.766 ; 0.000         ;
+----------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------------------+--------+-------------------+
; Clock                ; Slack  ; End Point TNS     ;
+----------------------+--------+-------------------+
; Kamal_Clock          ; -3.000 ; -404.257          ;
; Kamal_LoadforCounter ; -3.000 ; -15.850           ;
; Kamal_Run            ; -3.000 ; -13.280           ;
+----------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Kamal_Clock'                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.029 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.113     ; 4.974      ;
; -3.979 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.113     ; 4.924      ;
; -3.919 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.113     ; 4.864      ;
; -3.870 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.097     ; 4.831      ;
; -3.826 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.113     ; 4.771      ;
; -3.819 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.097     ; 4.780      ;
; -3.770 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.132     ; 4.696      ;
; -3.734 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.113     ; 4.679      ;
; -3.732 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.113     ; 4.677      ;
; -3.692 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.132     ; 4.618      ;
; -3.663 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.097     ; 4.624      ;
; -3.621 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.097     ; 4.582      ;
; -3.583 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.132     ; 4.509      ;
; -3.555 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.097     ; 4.516      ;
; -3.521 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.037     ; 4.542      ;
; -3.474 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.132     ; 4.400      ;
; -3.453 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.097     ; 4.414      ;
; -3.447 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.132     ; 4.373      ;
; -3.435 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.037     ; 4.456      ;
; -3.364 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_we_reg        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 4.319      ;
; -3.357 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_we_reg       ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.119     ; 4.296      ;
; -3.341 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.037     ; 4.362      ;
; -3.326 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.037     ; 4.347      ;
; -3.276 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_we_reg        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.043     ; 4.291      ;
; -3.267 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.132     ; 4.193      ;
; -3.190 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.037     ; 4.211      ;
; -3.169 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.113     ; 4.114      ;
; -3.134 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.037     ; 4.155      ;
; -3.097 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_we_reg         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.138     ; 4.017      ;
; -3.085 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 4.036      ;
; -3.059 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.018      ; 4.135      ;
; -3.034 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 3.985      ;
; -3.016 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 4.035      ;
; -3.008 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.097     ; 3.969      ;
; -2.965 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.984      ;
; -2.940 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.018      ; 4.016      ;
; -2.918 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.899      ;
; -2.881 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.081     ; 3.858      ;
; -2.880 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.126     ; 3.812      ;
; -2.878 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 3.829      ;
; -2.869 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.081     ; 3.846      ;
; -2.811 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.830      ;
; -2.811 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.830      ;
; -2.810 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.033     ; 3.835      ;
; -2.809 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.828      ;
; -2.782 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.138     ; 3.702      ;
; -2.781 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.138     ; 3.701      ;
; -2.770 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 3.721      ;
; -2.749 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.119     ; 3.688      ;
; -2.748 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.119     ; 3.687      ;
; -2.732 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]           ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.176     ; 3.614      ;
; -2.713 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 3.664      ;
; -2.711 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.666      ;
; -2.710 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.665      ;
; -2.708 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.727      ;
; -2.707 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.033     ; 3.732      ;
; -2.701 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.720      ;
; -2.698 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.679      ;
; -2.667 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.079     ; 3.646      ;
; -2.660 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.176     ; 3.542      ;
; -2.659 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.138     ; 3.579      ;
; -2.645 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[16]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.110     ; 3.593      ;
; -2.630 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.138     ; 3.550      ;
; -2.626 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.119     ; 3.565      ;
; -2.602 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.081     ; 3.579      ;
; -2.601 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.620      ;
; -2.601 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.620      ;
; -2.600 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.033     ; 3.625      ;
; -2.597 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.119     ; 3.536      ;
; -2.592 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.573      ;
; -2.591 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[26]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.110     ; 3.539      ;
; -2.588 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.543      ;
; -2.583 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.176     ; 3.465      ;
; -2.572 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.095     ; 3.535      ;
; -2.560 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[10]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.145     ; 3.473      ;
; -2.560 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.515      ;
; -2.559 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.514      ;
; -2.552 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.533      ;
; -2.548 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.079     ; 3.527      ;
; -2.545 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.095     ; 3.508      ;
; -2.534 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.515      ;
; -2.532 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.110     ; 3.480      ;
; -2.526 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 3.477      ;
; -2.524 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[18]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.126     ; 3.456      ;
; -2.498 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.176     ; 3.380      ;
; -2.496 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.138     ; 3.416      ;
; -2.486 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.126     ; 3.418      ;
; -2.479 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.052     ; 3.485      ;
; -2.474 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.493      ;
; -2.473 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.033     ; 3.498      ;
; -2.465 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[12]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.145     ; 3.378      ;
; -2.462 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.110     ; 3.410      ;
; -2.455 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[27]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.110     ; 3.403      ;
; -2.422 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.095     ; 3.385      ;
; -2.421 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.079     ; 3.400      ;
; -2.410 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.016      ; 3.484      ;
; -2.401 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[22]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.110     ; 3.349      ;
; -2.395 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[31]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.126     ; 3.327      ;
; -2.383 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[17]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.110     ; 3.331      ;
; -2.378 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.095     ; 3.341      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Kamal_Run'                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.764 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.640      ;
; -3.764 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.640      ;
; -3.764 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.640      ;
; -3.764 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.640      ;
; -3.764 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.640      ;
; -3.764 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.640      ;
; -3.764 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.640      ;
; -3.764 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.640      ;
; -3.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.638      ;
; -3.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.638      ;
; -3.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.638      ;
; -3.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.638      ;
; -3.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.638      ;
; -3.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.638      ;
; -3.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.638      ;
; -3.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.638      ;
; -3.678 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.633      ;
; -3.678 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.633      ;
; -3.678 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.633      ;
; -3.678 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.633      ;
; -3.678 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.633      ;
; -3.678 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.633      ;
; -3.678 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.633      ;
; -3.678 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.633      ;
; -3.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.533      ;
; -3.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.533      ;
; -3.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.533      ;
; -3.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.533      ;
; -3.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.533      ;
; -3.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.533      ;
; -3.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.533      ;
; -3.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.533      ;
; -3.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.524      ;
; -3.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.524      ;
; -3.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.524      ;
; -3.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.524      ;
; -3.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.524      ;
; -3.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.524      ;
; -3.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.524      ;
; -3.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.524      ;
; -3.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.507      ;
; -3.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.507      ;
; -3.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.507      ;
; -3.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.507      ;
; -3.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.507      ;
; -3.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.507      ;
; -3.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.507      ;
; -3.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.507      ;
; -3.569 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.544      ;
; -3.569 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.544      ;
; -3.569 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.544      ;
; -3.569 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.544      ;
; -3.569 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.544      ;
; -3.569 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.544      ;
; -3.569 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.544      ;
; -3.569 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.544      ;
; -3.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.518      ;
; -3.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.518      ;
; -3.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.518      ;
; -3.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.518      ;
; -3.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.518      ;
; -3.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.518      ;
; -3.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.518      ;
; -3.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.518      ;
; -3.554 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.509      ;
; -3.554 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.509      ;
; -3.554 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.509      ;
; -3.554 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.509      ;
; -3.554 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.509      ;
; -3.554 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.509      ;
; -3.554 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.509      ;
; -3.554 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.509      ;
; -3.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.525      ;
; -3.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.525      ;
; -3.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.525      ;
; -3.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.525      ;
; -3.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.525      ;
; -3.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.525      ;
; -3.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.525      ;
; -3.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.525      ;
; -3.515 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.391      ;
; -3.515 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.391      ;
; -3.515 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.391      ;
; -3.515 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.391      ;
; -3.515 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.391      ;
; -3.515 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.391      ;
; -3.515 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.391      ;
; -3.515 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.112     ; 4.391      ;
; -3.500 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.455      ;
; -3.500 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.455      ;
; -3.500 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.455      ;
; -3.500 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.455      ;
; -3.500 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.455      ;
; -3.500 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.455      ;
; -3.500 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.455      ;
; -3.500 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.033     ; 4.455      ;
; -3.496 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.471      ;
; -3.496 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.471      ;
; -3.496 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.471      ;
; -3.496 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.013     ; 4.471      ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Kamal_LoadforCounter'                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.192 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.162      ;
; -1.181 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.151      ;
; -1.162 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.132      ;
; -1.090 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.060      ;
; -1.060 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.030      ;
; -1.056 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.026      ;
; -1.050 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.020      ;
; -1.049 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.019      ;
; -1.031 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.001      ;
; -1.030 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 2.000      ;
; -0.964 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.934      ;
; -0.958 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.928      ;
; -0.928 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.898      ;
; -0.925 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.895      ;
; -0.924 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.894      ;
; -0.918 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.888      ;
; -0.917 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.887      ;
; -0.915 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.885      ;
; -0.899 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.869      ;
; -0.898 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.868      ;
; -0.896 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.866      ;
; -0.833 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.803      ;
; -0.832 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.802      ;
; -0.826 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.796      ;
; -0.798 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.768      ;
; -0.796 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.766      ;
; -0.793 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.763      ;
; -0.792 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.762      ;
; -0.787 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.757      ;
; -0.786 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.756      ;
; -0.785 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.755      ;
; -0.783 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.753      ;
; -0.768 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.738      ;
; -0.767 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.737      ;
; -0.766 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.736      ;
; -0.764 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.734      ;
; -0.701 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.671      ;
; -0.700 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.670      ;
; -0.697 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.667      ;
; -0.694 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.664      ;
; -0.666 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.636      ;
; -0.666 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.636      ;
; -0.664 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.634      ;
; -0.661 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.631      ;
; -0.660 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.048     ; 1.630      ;
; -0.185 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.160      ;
; -0.184 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.159      ;
; -0.179 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.154      ;
; -0.179 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.154      ;
; -0.176 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.151      ;
; -0.160 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.135      ;
; -0.159 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.134      ;
; -0.158 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.133      ;
; -0.156 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.131      ;
; 0.155  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 0.820      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Kamal_Clock'                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; 0.170 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.076      ;
; 0.259 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.165      ;
; 0.263 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.169      ;
; 0.291 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.197      ;
; 0.304 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.210      ;
; 0.311 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.217      ;
; 0.331 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.237      ;
; 0.380 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.286      ;
; 0.419 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.325      ;
; 0.636 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.107      ; 0.995      ;
; 0.660 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.107      ; 1.019      ;
; 0.698 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.107      ; 1.057      ;
; 0.728 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.121      ;
; 0.731 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.654      ; 1.637      ;
; 0.797 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.142      ; 1.161      ;
; 0.798 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.105      ; 1.125      ;
; 0.799 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.142      ; 1.163      ;
; 0.812 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.125      ; 1.159      ;
; 0.817 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.105      ; 1.144      ;
; 0.821 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.105      ; 1.148      ;
; 0.832 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.142      ; 1.196      ;
; 0.853 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.107      ; 1.212      ;
; 0.923 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.107      ; 1.282      ;
; 0.956 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.204      ; 1.382      ;
; 0.998 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.107      ; 1.357      ;
; 1.024 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.417      ;
; 1.024 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.142      ; 1.388      ;
; 1.053 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.105      ; 1.380      ;
; 1.057 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.450      ;
; 1.058 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.451      ;
; 1.060 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.142      ; 1.424      ;
; 1.068 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.461      ;
; 1.074 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.105      ; 1.401      ;
; 1.077 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.470      ;
; 1.209 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.107      ; 1.568      ;
; 1.214 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.164      ; 1.600      ;
; 1.220 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.107      ; 1.579      ;
; 1.228 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.621      ;
; 1.233 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[18]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.702      ;
; 1.252 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.164      ; 1.638      ;
; 1.254 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.204      ; 1.680      ;
; 1.257 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.204      ; 1.683      ;
; 1.263 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.732      ;
; 1.267 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.660      ;
; 1.268 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.204      ; 1.694      ;
; 1.271 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.740      ;
; 1.272 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.741      ;
; 1.300 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.125      ; 1.647      ;
; 1.307 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.700      ;
; 1.321 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.204      ; 1.747      ;
; 1.329 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.722      ;
; 1.330 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.799      ;
; 1.343 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.736      ;
; 1.349 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.125      ; 1.696      ;
; 1.354 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.747      ;
; 1.372 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.125      ; 1.719      ;
; 1.401 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.167      ; 1.790      ;
; 1.405 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.874      ;
; 1.412 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.164      ; 1.798      ;
; 1.456 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.167      ; 1.845      ;
; 1.462 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.931      ;
; 1.471 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.940      ;
; 1.474 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.943      ;
; 1.479 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.164      ; 1.865      ;
; 1.492 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 1.885      ;
; 1.494 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.963      ;
; 1.496 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.965      ;
; 1.513 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.982      ;
; 1.517 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 1.986      ;
; 1.522 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.164      ; 1.908      ;
; 1.528 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.164      ; 1.914      ;
; 1.530 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.181      ; 1.933      ;
; 1.545 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 2.014      ;
; 1.556 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.164      ; 1.942      ;
; 1.562 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 2.031      ;
; 1.562 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.181      ; 1.965      ;
; 1.567 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 2.036      ;
; 1.575 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 2.044      ;
; 1.579 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.247      ; 2.048      ;
; 1.623 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[14]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.203      ; 2.048      ;
; 1.623 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.203      ; 2.048      ;
; 1.651 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[12]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.203      ; 2.076      ;
; 1.653 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.165      ; 2.040      ;
; 1.657 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.181      ; 2.060      ;
; 1.660 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.171      ; 2.053      ;
; 1.662 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.203      ; 2.087      ;
; 1.664 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.203      ; 2.089      ;
; 1.665 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.181      ; 2.068      ;
; 1.665 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.165      ; 2.052      ;
; 1.677 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.165      ; 2.064      ;
; 1.683 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.165      ; 2.070      ;
; 1.684 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.203      ; 2.109      ;
; 1.694 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[13]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.203      ; 2.119      ;
; 1.711 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.209      ; 2.142      ;
; 1.716 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.181      ; 2.119      ;
; 1.722 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                                 ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.096      ; 2.040      ;
; 1.724 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.181      ; 2.127      ;
; 1.733 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.165      ; 2.120      ;
; 1.743 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[0]                                     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.201      ; 2.166      ;
; 1.757 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.181      ; 2.160      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Kamal_LoadforCounter'                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.480 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.709      ;
; 0.694 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.926      ;
; 0.700 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.929      ;
; 0.721 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 0.950      ;
; 1.007 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.241      ;
; 1.007 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.241      ;
; 1.008 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.242      ;
; 1.009 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.243      ;
; 1.017 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.251      ;
; 1.018 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.252      ;
; 1.020 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.254      ;
; 1.022 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.256      ;
; 1.022 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.256      ;
; 1.022 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.256      ;
; 1.023 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.257      ;
; 1.025 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.259      ;
; 1.027 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.261      ;
; 1.128 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.362      ;
; 1.128 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.362      ;
; 1.129 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.363      ;
; 1.130 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.364      ;
; 1.133 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.367      ;
; 1.133 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.367      ;
; 1.134 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.368      ;
; 1.143 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.377      ;
; 1.144 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.378      ;
; 1.146 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.380      ;
; 1.148 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.382      ;
; 1.148 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.382      ;
; 1.149 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.383      ;
; 1.151 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.385      ;
; 1.254 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.488      ;
; 1.254 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.488      ;
; 1.255 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.489      ;
; 1.259 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.493      ;
; 1.260 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.494      ;
; 1.269 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.503      ;
; 1.270 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.504      ;
; 1.272 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.506      ;
; 1.274 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.508      ;
; 1.277 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.511      ;
; 1.380 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.614      ;
; 1.381 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.615      ;
; 1.385 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.619      ;
; 1.395 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.629      ;
; 1.398 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.632      ;
; 1.403 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.637      ;
; 1.506 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.740      ;
; 1.524 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.048      ; 1.758      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Kamal_Run'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.766 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.177      ;
; 0.816 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.227      ;
; 1.073 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.484      ;
; 1.101 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.512      ;
; 1.132 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.543      ;
; 1.199 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.610      ;
; 1.200 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.611      ;
; 1.258 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.669      ;
; 1.286 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.697      ;
; 1.326 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.737      ;
; 1.343 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[7] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 1.754      ;
; 1.527 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.043      ; 1.756      ;
; 1.568 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.043      ; 1.797      ;
; 1.570 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.043      ; 1.799      ;
; 1.622 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.033      ;
; 1.622 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.033      ;
; 1.655 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.066      ;
; 1.748 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.159      ;
; 1.781 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.192      ;
; 1.823 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.043      ; 2.052      ;
; 1.829 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.043      ; 2.058      ;
; 1.853 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.043      ; 2.082      ;
; 1.855 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.089      ;
; 1.874 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.285      ;
; 1.886 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.120      ;
; 1.891 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.125      ;
; 1.891 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.125      ;
; 1.895 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.129      ;
; 1.907 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.318      ;
; 1.914 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.325      ;
; 1.925 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.159      ;
; 1.975 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.209      ;
; 1.987 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.221      ;
; 1.992 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.403      ;
; 2.009 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.243      ;
; 2.012 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.246      ;
; 2.044 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.455      ;
; 2.052 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.463      ;
; 2.055 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.043      ; 2.284      ;
; 2.086 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.497      ;
; 2.135 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.369      ;
; 2.144 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.378      ;
; 2.150 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.384      ;
; 2.156 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.390      ;
; 2.163 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.397      ;
; 2.177 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.411      ;
; 2.219 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.453      ;
; 2.224 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.458      ;
; 2.240 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.474      ;
; 2.258 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.492      ;
; 2.261 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.495      ;
; 2.264 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.498      ;
; 2.313 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.547      ;
; 2.326 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.737      ;
; 2.339 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.573      ;
; 2.340 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.751      ;
; 2.348 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.759      ;
; 2.351 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.585      ;
; 2.356 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.590      ;
; 2.374 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.785      ;
; 2.375 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.609      ;
; 2.403 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.814      ;
; 2.437 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.848      ;
; 2.466 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.877      ;
; 2.471 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.048      ; 2.705      ;
; 2.474 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.885      ;
; 2.475 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.043      ; 2.704      ;
; 2.529 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.940      ;
; 2.563 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 2.974      ;
; 2.592 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 3.003      ;
; 2.600 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 3.011      ;
; 2.609 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.054      ;
; 2.609 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.054      ;
; 2.609 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.054      ;
; 2.609 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.054      ;
; 2.609 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.054      ;
; 2.609 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.054      ;
; 2.609 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.054      ;
; 2.609 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.054      ;
; 2.655 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 3.066      ;
; 2.711 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 3.122      ;
; 2.711 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 3.122      ;
; 2.726 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.195      ; 3.137      ;
; 2.809 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.254      ;
; 2.809 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.254      ;
; 2.809 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.254      ;
; 2.809 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.254      ;
; 2.809 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.254      ;
; 2.809 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.254      ;
; 2.809 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.254      ;
; 2.809 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.229      ; 3.254      ;
; 2.939 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.368      ;
; 2.939 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.368      ;
; 2.939 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.368      ;
; 2.939 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.368      ;
; 2.939 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.368      ;
; 2.939 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.368      ;
; 2.939 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.368      ;
; 2.939 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.368      ;
; 3.018 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.213      ; 3.447      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Kamal_Clock'                                                                                                                                                                            ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Kamal_Clock ; Rise       ; Kamal_Clock                                                                                                                                        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[10]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[11]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[12]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[13]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[14]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[7]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[8]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[9]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[0]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[10]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[11]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[12]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[13]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[14]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[15]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[16]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[17]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[18]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[19]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[1]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[20]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[21]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[22]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[23]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[25]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[26]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[27]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[28]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[2]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[30]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[31]                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[3]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[4]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[5]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[6]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[7]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[8]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[9]                                                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[18]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]                                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Kamal_LoadforCounter'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; 0.203  ; 0.391        ; 0.188          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                        ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; 0.387  ; 0.607        ; 0.220          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|o                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|i                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|i                                                                                                  ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|o                                                                                                  ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Kamal_Run'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Kamal_Run ; Rise       ; Kamal_Run                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[3]|clk                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[4]|clk                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[5]|clk                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[6]|clk                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[7]|clk                                                           ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_Run~input|o                                                                                         ;
; 0.401  ; 0.621        ; 0.220          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.401  ; 0.621        ; 0.220          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.401  ; 0.621        ; 0.220          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.401  ; 0.621        ; 0.220          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.401  ; 0.621        ; 0.220          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.401  ; 0.621        ; 0.220          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.401  ; 0.621        ; 0.220          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.401  ; 0.621        ; 0.220          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_Run~input|i                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_Run~input|i                                                                                         ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_Run~input|o                                                                                         ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[3]|clk                                                           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[4]|clk                                                           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[5]|clk                                                           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[6]|clk                                                           ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[7]|clk                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+------------------------+-------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+-------------+-------+-------+------------+-----------------+
; Kamal_Instructions[*]  ; Kamal_Clock ; 2.273 ; 2.782 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[0] ; Kamal_Clock ; 2.152 ; 2.605 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[1] ; Kamal_Clock ; 1.963 ; 2.443 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[2] ; Kamal_Clock ; 2.157 ; 2.615 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[3] ; Kamal_Clock ; 2.273 ; 2.782 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[4] ; Kamal_Clock ; 1.922 ; 2.401 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[5] ; Kamal_Clock ; 2.111 ; 2.575 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[6] ; Kamal_Clock ; 2.216 ; 2.707 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[7] ; Kamal_Clock ; 2.176 ; 2.662 ; Rise       ; Kamal_Clock     ;
+------------------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+------------------------+-------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Instructions[*]  ; Kamal_Clock ; -1.440 ; -1.899 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[0] ; Kamal_Clock ; -1.661 ; -2.096 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[1] ; Kamal_Clock ; -1.479 ; -1.940 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[2] ; Kamal_Clock ; -1.666 ; -2.105 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[3] ; Kamal_Clock ; -1.777 ; -2.266 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[4] ; Kamal_Clock ; -1.440 ; -1.899 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[5] ; Kamal_Clock ; -1.621 ; -2.067 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[6] ; Kamal_Clock ; -1.722 ; -2.194 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[7] ; Kamal_Clock ; -1.683 ; -2.150 ; Rise       ; Kamal_Clock     ;
+------------------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Result[*]               ; Kamal_Clock ; 14.967 ; 14.957 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[0]              ; Kamal_Clock ; 14.469 ; 14.250 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[1]              ; Kamal_Clock ; 13.611 ; 13.669 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[2]              ; Kamal_Clock ; 14.509 ; 14.391 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[3]              ; Kamal_Clock ; 14.678 ; 14.557 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[4]              ; Kamal_Clock ; 13.490 ; 13.379 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[5]              ; Kamal_Clock ; 13.275 ; 13.154 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[6]              ; Kamal_Clock ; 12.755 ; 12.571 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[7]              ; Kamal_Clock ; 11.817 ; 11.705 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[8]              ; Kamal_Clock ; 13.636 ; 13.631 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[9]              ; Kamal_Clock ; 13.444 ; 13.284 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[10]             ; Kamal_Clock ; 13.736 ; 13.568 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[11]             ; Kamal_Clock ; 13.142 ; 13.098 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[12]             ; Kamal_Clock ; 12.825 ; 12.777 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[13]             ; Kamal_Clock ; 13.379 ; 13.292 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[14]             ; Kamal_Clock ; 13.341 ; 13.187 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[15]             ; Kamal_Clock ; 13.279 ; 13.113 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[16]             ; Kamal_Clock ; 13.391 ; 13.277 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[17]             ; Kamal_Clock ; 11.940 ; 11.895 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[18]             ; Kamal_Clock ; 12.712 ; 12.660 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[19]             ; Kamal_Clock ; 13.784 ; 13.715 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[20]             ; Kamal_Clock ; 14.497 ; 14.372 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[21]             ; Kamal_Clock ; 12.147 ; 12.147 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[22]             ; Kamal_Clock ; 13.155 ; 13.058 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[23]             ; Kamal_Clock ; 12.390 ; 12.347 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[24]             ; Kamal_Clock ; 12.432 ; 12.527 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[25]             ; Kamal_Clock ; 13.505 ; 13.387 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[26]             ; Kamal_Clock ; 13.038 ; 12.948 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[27]             ; Kamal_Clock ; 12.722 ; 12.765 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[28]             ; Kamal_Clock ; 12.749 ; 12.752 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[29]             ; Kamal_Clock ; 14.967 ; 14.957 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[30]             ; Kamal_Clock ; 12.754 ; 12.733 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[31]             ; Kamal_Clock ; 13.700 ; 13.585 ; Rise       ; Kamal_Clock     ;
; Kamal_SevenSegmentDisplay[*]  ; Kamal_Clock ; 18.590 ; 18.616 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[0] ; Kamal_Clock ; 16.754 ; 16.661 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[1] ; Kamal_Clock ; 17.744 ; 17.843 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[2] ; Kamal_Clock ; 16.309 ; 16.246 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[3] ; Kamal_Clock ; 16.800 ; 16.733 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[4] ; Kamal_Clock ; 17.244 ; 17.322 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[5] ; Kamal_Clock ; 18.590 ; 18.616 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[6] ; Kamal_Clock ; 17.984 ; 17.970 ; Rise       ; Kamal_Clock     ;
+-------------------------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Result[*]               ; Kamal_Clock ; 9.418  ; 9.354  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[0]              ; Kamal_Clock ; 12.541 ; 12.368 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[1]              ; Kamal_Clock ; 11.732 ; 11.784 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[2]              ; Kamal_Clock ; 12.595 ; 12.563 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[3]              ; Kamal_Clock ; 12.512 ; 12.420 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[4]              ; Kamal_Clock ; 11.365 ; 11.306 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[5]              ; Kamal_Clock ; 11.479 ; 11.375 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[6]              ; Kamal_Clock ; 10.694 ; 10.556 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[7]              ; Kamal_Clock ; 10.004 ; 9.910  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[8]              ; Kamal_Clock ; 11.104 ; 11.091 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[9]              ; Kamal_Clock ; 11.287 ; 11.133 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[10]             ; Kamal_Clock ; 11.270 ; 11.084 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[11]             ; Kamal_Clock ; 10.774 ; 10.725 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[12]             ; Kamal_Clock ; 10.945 ; 10.872 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[13]             ; Kamal_Clock ; 11.417 ; 11.332 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[14]             ; Kamal_Clock ; 11.433 ; 11.275 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[15]             ; Kamal_Clock ; 10.964 ; 10.800 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[16]             ; Kamal_Clock ; 10.815 ; 10.686 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[17]             ; Kamal_Clock ; 9.418  ; 9.354  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[18]             ; Kamal_Clock ; 10.433 ; 10.359 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[19]             ; Kamal_Clock ; 11.011 ; 10.951 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[20]             ; Kamal_Clock ; 11.537 ; 11.370 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[21]             ; Kamal_Clock ; 9.573  ; 9.591  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[22]             ; Kamal_Clock ; 10.292 ; 10.207 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[23]             ; Kamal_Clock ; 9.666  ; 9.611  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[24]             ; Kamal_Clock ; 10.646 ; 10.717 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[25]             ; Kamal_Clock ; 10.855 ; 10.730 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[26]             ; Kamal_Clock ; 10.150 ; 10.053 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[27]             ; Kamal_Clock ; 10.064 ; 10.075 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[28]             ; Kamal_Clock ; 10.078 ; 10.079 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[29]             ; Kamal_Clock ; 12.189 ; 12.200 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[30]             ; Kamal_Clock ; 10.083 ; 10.040 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[31]             ; Kamal_Clock ; 10.938 ; 10.801 ; Rise       ; Kamal_Clock     ;
; Kamal_SevenSegmentDisplay[*]  ; Kamal_Clock ; 12.946 ; 12.956 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[0] ; Kamal_Clock ; 13.285 ; 13.206 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[1] ; Kamal_Clock ; 14.290 ; 14.470 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[2] ; Kamal_Clock ; 12.946 ; 12.956 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[3] ; Kamal_Clock ; 13.341 ; 13.321 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[4] ; Kamal_Clock ; 13.779 ; 13.914 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[5] ; Kamal_Clock ; 15.137 ; 15.167 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[6] ; Kamal_Clock ; 14.496 ; 14.509 ; Rise       ; Kamal_Clock     ;
+-------------------------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+---------------+------------------------------+----+--------+--------+----+
; Input Port    ; Output Port                  ; RR ; RF     ; FR     ; FF ;
+---------------+------------------------------+----+--------+--------+----+
; Kamal_Display ; Kamal_SevenSegmentDisplay[0] ;    ; 9.281  ; 9.793  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[1] ;    ; 10.434 ; 10.838 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[2] ;    ; 9.013  ; 9.515  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[3] ;    ; 9.390  ; 9.898  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[4] ;    ; 9.912  ; 10.337 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[5] ;    ; 11.249 ; 11.700 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[6] ;    ; 10.621 ; 11.083 ;    ;
+---------------+------------------------------+----+--------+--------+----+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+---------------+------------------------------+----+--------+--------+----+
; Input Port    ; Output Port                  ; RR ; RF     ; FR     ; FF ;
+---------------+------------------------------+----+--------+--------+----+
; Kamal_Display ; Kamal_SevenSegmentDisplay[0] ;    ; 8.950  ; 9.444  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[1] ;    ; 10.116 ; 10.501 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[2] ;    ; 8.694  ; 9.177  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[3] ;    ; 9.055  ; 9.546  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[4] ;    ; 9.561  ; 9.971  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[5] ;    ; 10.903 ; 11.335 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[6] ;    ; 10.243 ; 10.689 ;    ;
+---------------+------------------------------+----+--------+--------+----+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name           ; Note                                                          ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
; 214.92 MHz ; 214.92 MHz      ; Kamal_Clock          ;                                                               ;
; 270.86 MHz ; 250.0 MHz       ; Kamal_Run            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 508.91 MHz ; 250.0 MHz       ; Kamal_LoadforCounter ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary            ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; Kamal_Clock          ; -3.653 ; -291.306      ;
; Kamal_Run            ; -3.321 ; -26.568       ;
; Kamal_LoadforCounter ; -0.965 ; -6.806        ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; Kamal_Clock          ; 0.198 ; 0.000         ;
; Kamal_LoadforCounter ; 0.433 ; 0.000         ;
; Kamal_Run            ; 0.650 ; 0.000         ;
+----------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------------------+--------+------------------+
; Clock                ; Slack  ; End Point TNS    ;
+----------------------+--------+------------------+
; Kamal_Clock          ; -3.000 ; -397.701         ;
; Kamal_LoadforCounter ; -3.000 ; -15.850          ;
; Kamal_Run            ; -3.000 ; -13.280          ;
+----------------------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Kamal_Clock'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.653 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 4.596      ;
; -3.616 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 4.559      ;
; -3.565 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 4.508      ;
; -3.469 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 4.426      ;
; -3.465 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 4.408      ;
; -3.432 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 4.389      ;
; -3.425 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 4.368      ;
; -3.405 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.124     ; 4.331      ;
; -3.397 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 4.340      ;
; -3.286 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.124     ; 4.212      ;
; -3.285 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 4.242      ;
; -3.281 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 4.238      ;
; -3.241 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 4.198      ;
; -3.237 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.124     ; 4.163      ;
; -3.173 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 4.184      ;
; -3.117 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 4.074      ;
; -3.115 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.124     ; 4.041      ;
; -3.071 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.124     ; 3.997      ;
; -3.054 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 4.065      ;
; -3.005 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 4.016      ;
; -3.005 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 4.016      ;
; -2.989 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_we_reg        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.941      ;
; -2.988 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_we_reg       ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 3.926      ;
; -2.949 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.124     ; 3.875      ;
; -2.916 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_we_reg        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.044     ; 3.922      ;
; -2.906 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.107     ; 3.849      ;
; -2.839 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.850      ;
; -2.839 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.850      ;
; -2.797 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.008      ; 3.855      ;
; -2.754 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_we_reg         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.129     ; 3.675      ;
; -2.744 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.696      ;
; -2.722 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 3.679      ;
; -2.711 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.663      ;
; -2.691 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.008      ; 3.749      ;
; -2.683 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.694      ;
; -2.650 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.661      ;
; -2.622 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.081     ; 3.591      ;
; -2.622 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.081     ; 3.591      ;
; -2.615 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.588      ;
; -2.578 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.117     ; 3.511      ;
; -2.578 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.530      ;
; -2.517 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.528      ;
; -2.482 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.129     ; 3.403      ;
; -2.480 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]           ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.166     ; 3.364      ;
; -2.461 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.434      ;
; -2.459 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.470      ;
; -2.459 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.034     ; 3.475      ;
; -2.459 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.470      ;
; -2.452 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.129     ; 3.373      ;
; -2.451 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 3.389      ;
; -2.437 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.389      ;
; -2.429 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.381      ;
; -2.426 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.034     ; 3.442      ;
; -2.426 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.437      ;
; -2.421 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.079     ; 3.392      ;
; -2.421 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 3.359      ;
; -2.420 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.372      ;
; -2.417 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.166     ; 3.301      ;
; -2.390 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.342      ;
; -2.376 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.387      ;
; -2.372 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.129     ; 3.293      ;
; -2.371 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.081     ; 3.340      ;
; -2.356 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.129     ; 3.277      ;
; -2.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.166     ; 3.235      ;
; -2.349 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[16]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.296      ;
; -2.345 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 3.302      ;
; -2.341 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 3.279      ;
; -2.334 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.307      ;
; -2.325 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.079     ; 3.296      ;
; -2.325 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 3.263      ;
; -2.322 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.274      ;
; -2.310 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[26]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.257      ;
; -2.310 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.262      ;
; -2.307 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[10]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.134     ; 3.223      ;
; -2.304 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.277      ;
; -2.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.269      ;
; -2.294 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.246      ;
; -2.288 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 3.245      ;
; -2.283 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.294      ;
; -2.283 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.034     ; 3.299      ;
; -2.283 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.294      ;
; -2.274 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[18]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.117     ; 3.207      ;
; -2.265 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.117     ; 3.198      ;
; -2.265 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.129     ; 3.186      ;
; -2.261 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.098     ; 3.213      ;
; -2.248 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.195      ;
; -2.246 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.051     ; 3.245      ;
; -2.245 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.192      ;
; -2.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.166     ; 3.129      ;
; -2.221 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[12]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.134     ; 3.137      ;
; -2.215 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[27]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.162      ;
; -2.212 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.034     ; 3.228      ;
; -2.212 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.039     ; 3.223      ;
; -2.185 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.008      ; 3.243      ;
; -2.169 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[22]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.103     ; 3.116      ;
; -2.154 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.079     ; 3.125      ;
; -2.154 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 3.111      ;
; -2.152 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.093     ; 3.109      ;
; -2.142 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.077     ; 3.115      ;
; -2.138 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]           ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.081     ; 3.107      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Kamal_Run'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.228      ;
; -3.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.228      ;
; -3.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.228      ;
; -3.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.228      ;
; -3.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.228      ;
; -3.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.228      ;
; -3.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.228      ;
; -3.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.228      ;
; -3.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.223      ;
; -3.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.223      ;
; -3.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.223      ;
; -3.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.223      ;
; -3.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.223      ;
; -3.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.223      ;
; -3.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.223      ;
; -3.245 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.223      ;
; -3.243 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.150      ;
; -3.243 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.150      ;
; -3.243 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.150      ;
; -3.243 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.150      ;
; -3.243 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.150      ;
; -3.243 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.150      ;
; -3.243 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.150      ;
; -3.243 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.150      ;
; -3.235 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.213      ;
; -3.235 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.213      ;
; -3.235 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.213      ;
; -3.235 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.213      ;
; -3.235 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.213      ;
; -3.235 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.213      ;
; -3.235 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.213      ;
; -3.235 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.213      ;
; -3.222 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.129      ;
; -3.222 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.129      ;
; -3.222 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.129      ;
; -3.222 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.129      ;
; -3.222 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.129      ;
; -3.222 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.129      ;
; -3.222 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.129      ;
; -3.222 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.129      ;
; -3.201 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.108      ;
; -3.201 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.108      ;
; -3.201 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.108      ;
; -3.201 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.108      ;
; -3.201 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.108      ;
; -3.201 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.108      ;
; -3.201 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.108      ;
; -3.201 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.108      ;
; -3.175 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.153      ;
; -3.175 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.153      ;
; -3.175 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.153      ;
; -3.175 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.153      ;
; -3.175 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.153      ;
; -3.175 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.153      ;
; -3.175 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.153      ;
; -3.175 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.153      ;
; -3.148 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.126      ;
; -3.148 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.126      ;
; -3.148 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.126      ;
; -3.148 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.126      ;
; -3.148 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.126      ;
; -3.148 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.126      ;
; -3.148 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.126      ;
; -3.148 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.011     ; 4.126      ;
; -3.135 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.131      ;
; -3.135 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.131      ;
; -3.135 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.131      ;
; -3.135 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.131      ;
; -3.135 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.131      ;
; -3.135 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.131      ;
; -3.135 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.131      ;
; -3.135 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.131      ;
; -3.129 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.036      ;
; -3.129 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.036      ;
; -3.129 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.036      ;
; -3.129 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.036      ;
; -3.129 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.036      ;
; -3.129 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.036      ;
; -3.129 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.036      ;
; -3.129 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.036      ;
; -3.123 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.030      ;
; -3.123 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.030      ;
; -3.123 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.030      ;
; -3.123 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.030      ;
; -3.123 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.030      ;
; -3.123 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.030      ;
; -3.123 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.030      ;
; -3.123 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.082     ; 4.030      ;
; -3.119 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.115      ;
; -3.119 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.115      ;
; -3.119 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.115      ;
; -3.119 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.115      ;
; -3.119 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.115      ;
; -3.119 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.115      ;
; -3.119 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.115      ;
; -3.119 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.115      ;
; -3.071 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.067      ;
; -3.071 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.067      ;
; -3.071 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.067      ;
; -3.071 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; 0.007      ; 4.067      ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Kamal_LoadforCounter'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -0.965 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.941      ;
; -0.946 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.922      ;
; -0.917 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.893      ;
; -0.866 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.842      ;
; -0.849 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.825      ;
; -0.846 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.822      ;
; -0.831 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.807      ;
; -0.830 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.806      ;
; -0.802 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.778      ;
; -0.801 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.777      ;
; -0.757 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.733      ;
; -0.750 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.726      ;
; -0.733 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.709      ;
; -0.730 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.706      ;
; -0.730 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.706      ;
; -0.715 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.691      ;
; -0.714 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.690      ;
; -0.712 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.688      ;
; -0.686 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.662      ;
; -0.685 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.661      ;
; -0.683 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.659      ;
; -0.642 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.618      ;
; -0.641 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.617      ;
; -0.634 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.610      ;
; -0.619 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.595      ;
; -0.617 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.593      ;
; -0.614 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.590      ;
; -0.614 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.590      ;
; -0.600 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.576      ;
; -0.599 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.575      ;
; -0.598 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.574      ;
; -0.596 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.572      ;
; -0.571 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.547      ;
; -0.570 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.546      ;
; -0.569 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.545      ;
; -0.567 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.543      ;
; -0.526 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.502      ;
; -0.525 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.501      ;
; -0.521 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.497      ;
; -0.518 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.494      ;
; -0.503 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.479      ;
; -0.503 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.479      ;
; -0.501 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.477      ;
; -0.498 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.474      ;
; -0.498 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.043     ; 1.474      ;
; -0.061 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.041      ;
; -0.060 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.040      ;
; -0.056 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.036      ;
; -0.056 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.036      ;
; -0.053 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.033      ;
; -0.045 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.025      ;
; -0.044 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.024      ;
; -0.043 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.023      ;
; -0.043 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 1.023      ;
; 0.235  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.039     ; 0.745      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Kamal_Clock'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; 0.198 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.012      ;
; 0.254 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.068      ;
; 0.259 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.073      ;
; 0.278 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.092      ;
; 0.290 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.104      ;
; 0.296 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.110      ;
; 0.325 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.139      ;
; 0.370 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.184      ;
; 0.404 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.218      ;
; 0.632 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.074      ; 0.937      ;
; 0.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.012      ;
; 0.653 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.074      ; 0.958      ;
; 0.681 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.583      ; 1.495      ;
; 0.691 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.074      ; 0.996      ;
; 0.712 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.137      ; 1.050      ;
; 0.714 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.104      ; 1.019      ;
; 0.715 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.137      ; 1.053      ;
; 0.726 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.122      ; 1.049      ;
; 0.731 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.104      ; 1.036      ;
; 0.733 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.104      ; 1.038      ;
; 0.746 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.137      ; 1.084      ;
; 0.815 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.074      ; 1.120      ;
; 0.861 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.255      ;
; 0.877 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.074      ; 1.182      ;
; 0.917 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.281      ;
; 0.919 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.137      ; 1.257      ;
; 0.945 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.309      ;
; 0.946 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.074      ; 1.251      ;
; 0.948 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.104      ; 1.253      ;
; 0.951 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.315      ;
; 0.954 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.318      ;
; 0.954 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.137      ; 1.292      ;
; 0.961 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.325      ;
; 0.965 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.104      ; 1.270      ;
; 1.083 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.155      ; 1.439      ;
; 1.094 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.458      ;
; 1.107 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[18]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.539      ;
; 1.124 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.518      ;
; 1.125 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.074      ; 1.430      ;
; 1.128 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.522      ;
; 1.128 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.492      ;
; 1.134 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.566      ;
; 1.134 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.074      ; 1.439      ;
; 1.140 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.534      ;
; 1.140 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.572      ;
; 1.141 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.573      ;
; 1.147 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.155      ; 1.503      ;
; 1.162 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.122      ; 1.485      ;
; 1.170 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.534      ;
; 1.186 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.580      ;
; 1.190 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.554      ;
; 1.193 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.625      ;
; 1.202 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.566      ;
; 1.210 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.574      ;
; 1.216 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.122      ; 1.539      ;
; 1.234 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.122      ; 1.557      ;
; 1.247 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.158      ; 1.606      ;
; 1.252 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.684      ;
; 1.258 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.155      ; 1.614      ;
; 1.294 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.158      ; 1.653      ;
; 1.310 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.742      ;
; 1.313 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.745      ;
; 1.320 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.155      ; 1.676      ;
; 1.321 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.753      ;
; 1.330 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.694      ;
; 1.332 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.764      ;
; 1.340 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.772      ;
; 1.355 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.787      ;
; 1.358 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.155      ; 1.714      ;
; 1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.794      ;
; 1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.170      ; 1.738      ;
; 1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.155      ; 1.744      ;
; 1.391 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.823      ;
; 1.403 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.155      ; 1.759      ;
; 1.404 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.836      ;
; 1.412 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.844      ;
; 1.416 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.848      ;
; 1.418 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.170      ; 1.789      ;
; 1.422 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.231      ; 1.854      ;
; 1.446 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.840      ;
; 1.459 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[14]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.853      ;
; 1.475 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.170      ; 1.846      ;
; 1.477 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[12]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.871      ;
; 1.479 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.873      ;
; 1.481 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.170      ; 1.852      ;
; 1.485 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.158      ; 1.844      ;
; 1.487 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.881      ;
; 1.499 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.163      ; 1.863      ;
; 1.502 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.156      ; 1.859      ;
; 1.509 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.903      ;
; 1.513 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.156      ; 1.870      ;
; 1.517 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[13]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.193      ; 1.911      ;
; 1.518 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.156      ; 1.875      ;
; 1.533 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.170      ; 1.904      ;
; 1.540 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.170      ; 1.911      ;
; 1.545 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.156      ; 1.902      ;
; 1.551 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                                 ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.092      ; 1.844      ;
; 1.560 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[0]                                     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.184      ; 1.945      ;
; 1.563 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.170      ; 1.934      ;
; 1.573 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.198      ; 1.972      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Kamal_LoadforCounter'                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.433 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.643      ;
; 0.633 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.844      ;
; 0.635 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.847      ;
; 0.639 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.849      ;
; 0.658 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.039      ; 0.868      ;
; 0.915 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.129      ;
; 0.917 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.131      ;
; 0.918 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.132      ;
; 0.918 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.132      ;
; 0.919 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.133      ;
; 0.920 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.134      ;
; 0.921 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.135      ;
; 0.923 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.137      ;
; 0.923 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.137      ;
; 0.928 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.142      ;
; 0.929 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.143      ;
; 0.932 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.146      ;
; 0.934 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.148      ;
; 1.014 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.228      ;
; 1.017 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.231      ;
; 1.018 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.232      ;
; 1.019 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.233      ;
; 1.025 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.239      ;
; 1.027 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.241      ;
; 1.028 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.242      ;
; 1.028 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.242      ;
; 1.029 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.243      ;
; 1.031 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.245      ;
; 1.033 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.247      ;
; 1.038 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.252      ;
; 1.039 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.253      ;
; 1.042 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.256      ;
; 1.124 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.338      ;
; 1.127 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.341      ;
; 1.128 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.342      ;
; 1.137 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.351      ;
; 1.138 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.352      ;
; 1.138 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.352      ;
; 1.139 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.353      ;
; 1.141 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.355      ;
; 1.148 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.362      ;
; 1.152 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.366      ;
; 1.237 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.451      ;
; 1.238 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.452      ;
; 1.247 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.461      ;
; 1.248 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.462      ;
; 1.251 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.465      ;
; 1.262 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.476      ;
; 1.347 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.561      ;
; 1.361 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.043      ; 1.575      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Kamal_Run'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.650 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.059      ;
; 0.693 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.102      ;
; 0.914 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.323      ;
; 0.974 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.383      ;
; 1.005 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.414      ;
; 1.024 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.433      ;
; 1.027 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.436      ;
; 1.093 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.502      ;
; 1.115 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.524      ;
; 1.137 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.546      ;
; 1.157 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[7] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.566      ;
; 1.405 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.814      ;
; 1.415 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.039      ; 1.625      ;
; 1.416 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.825      ;
; 1.427 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.836      ;
; 1.429 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.039      ; 1.639      ;
; 1.460 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.039      ; 1.670      ;
; 1.526 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.935      ;
; 1.537 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 1.946      ;
; 1.636 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.045      ;
; 1.647 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.056      ;
; 1.666 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.039      ; 1.876      ;
; 1.669 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.078      ;
; 1.669 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.039      ; 1.879      ;
; 1.681 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.039      ; 1.891      ;
; 1.700 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 1.915      ;
; 1.712 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 1.927      ;
; 1.721 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 1.936      ;
; 1.741 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.150      ;
; 1.743 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 1.958      ;
; 1.754 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 1.969      ;
; 1.778 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.187      ;
; 1.782 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 1.997      ;
; 1.798 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.207      ;
; 1.810 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.025      ;
; 1.818 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.033      ;
; 1.821 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.036      ;
; 1.829 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.044      ;
; 1.852 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.039      ; 2.062      ;
; 1.879 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.288      ;
; 1.931 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.146      ;
; 1.944 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.159      ;
; 1.954 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.169      ;
; 1.964 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.179      ;
; 1.976 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.191      ;
; 2.002 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.217      ;
; 2.007 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.222      ;
; 2.014 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.229      ;
; 2.032 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.247      ;
; 2.041 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.256      ;
; 2.043 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.258      ;
; 2.049 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.458      ;
; 2.069 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.478      ;
; 2.075 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.484      ;
; 2.085 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.300      ;
; 2.086 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.495      ;
; 2.087 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.302      ;
; 2.116 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.331      ;
; 2.124 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.339      ;
; 2.133 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.348      ;
; 2.148 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.557      ;
; 2.159 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.568      ;
; 2.160 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.375      ;
; 2.168 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.577      ;
; 2.179 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.588      ;
; 2.233 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.044      ; 2.448      ;
; 2.256 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.039      ; 2.466      ;
; 2.258 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.667      ;
; 2.269 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.678      ;
; 2.278 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.687      ;
; 2.289 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.698      ;
; 2.323 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.760      ;
; 2.323 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.760      ;
; 2.323 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.760      ;
; 2.323 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.760      ;
; 2.323 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.760      ;
; 2.323 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.760      ;
; 2.323 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.760      ;
; 2.323 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.760      ;
; 2.388 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.797      ;
; 2.399 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.808      ;
; 2.407 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.816      ;
; 2.407 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.208      ; 2.816      ;
; 2.512 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.949      ;
; 2.512 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.949      ;
; 2.512 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.949      ;
; 2.512 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.949      ;
; 2.512 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.949      ;
; 2.512 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.949      ;
; 2.512 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.949      ;
; 2.512 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.236      ; 2.949      ;
; 2.603 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.026      ;
; 2.603 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.026      ;
; 2.603 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.026      ;
; 2.603 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.026      ;
; 2.603 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.026      ;
; 2.603 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.026      ;
; 2.603 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.026      ;
; 2.603 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.026      ;
; 2.676 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.222      ; 3.099      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Kamal_Clock'                                                                                                                                                                             ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Kamal_Clock ; Rise       ; Kamal_Clock                                                                                                                                        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[10]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[11]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[12]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[13]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[14]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[7]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[8]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[9]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[0]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[10]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[11]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[12]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[13]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[14]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[15]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[16]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[17]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[18]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[19]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[1]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[20]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[21]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[22]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[23]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[25]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[26]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[27]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[28]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[2]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[30]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[31]                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[3]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[4]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[5]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[6]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[7]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[8]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[9]                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[18]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]                                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Kamal_LoadforCounter'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; 0.288  ; 0.506        ; 0.218          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|o                                                                                                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|i                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|i                                                                                                  ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                        ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|o                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Kamal_Run'                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Kamal_Run ; Rise       ; Kamal_Run                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.277  ; 0.495        ; 0.218          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.316  ; 0.502        ; 0.186          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_Run~input|o                                                                                         ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[3]|clk                                                           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[4]|clk                                                           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[5]|clk                                                           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[6]|clk                                                           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[7]|clk                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_Run~input|i                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_Run~input|i                                                                                         ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                           ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                           ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                           ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[3]|clk                                                           ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[4]|clk                                                           ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[5]|clk                                                           ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[6]|clk                                                           ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[7]|clk                                                           ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_Run~input|o                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+------------------------+-------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+-------------+-------+-------+------------+-----------------+
; Kamal_Instructions[*]  ; Kamal_Clock ; 1.973 ; 2.305 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[0] ; Kamal_Clock ; 1.865 ; 2.143 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[1] ; Kamal_Clock ; 1.680 ; 2.002 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[2] ; Kamal_Clock ; 1.871 ; 2.151 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[3] ; Kamal_Clock ; 1.973 ; 2.305 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[4] ; Kamal_Clock ; 1.641 ; 1.963 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[5] ; Kamal_Clock ; 1.830 ; 2.115 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[6] ; Kamal_Clock ; 1.924 ; 2.235 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[7] ; Kamal_Clock ; 1.882 ; 2.189 ; Rise       ; Kamal_Clock     ;
+------------------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+------------------------+-------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Instructions[*]  ; Kamal_Clock ; -1.200 ; -1.506 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[0] ; Kamal_Clock ; -1.415 ; -1.680 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[1] ; Kamal_Clock ; -1.238 ; -1.544 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[2] ; Kamal_Clock ; -1.421 ; -1.687 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[3] ; Kamal_Clock ; -1.519 ; -1.835 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[4] ; Kamal_Clock ; -1.200 ; -1.506 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[5] ; Kamal_Clock ; -1.381 ; -1.652 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[6] ; Kamal_Clock ; -1.472 ; -1.768 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[7] ; Kamal_Clock ; -1.431 ; -1.723 ; Rise       ; Kamal_Clock     ;
+------------------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Result[*]               ; Kamal_Clock ; 13.685 ; 13.477 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[0]              ; Kamal_Clock ; 13.323 ; 12.900 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[1]              ; Kamal_Clock ; 12.525 ; 12.381 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[2]              ; Kamal_Clock ; 13.358 ; 13.027 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[3]              ; Kamal_Clock ; 13.522 ; 13.172 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[4]              ; Kamal_Clock ; 12.369 ; 12.136 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[5]              ; Kamal_Clock ; 12.199 ; 11.907 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[6]              ; Kamal_Clock ; 11.723 ; 11.412 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[7]              ; Kamal_Clock ; 10.813 ; 10.606 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[8]              ; Kamal_Clock ; 12.544 ; 12.337 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[9]              ; Kamal_Clock ; 12.349 ; 12.035 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[10]             ; Kamal_Clock ; 12.617 ; 12.292 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[11]             ; Kamal_Clock ; 12.067 ; 11.862 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[12]             ; Kamal_Clock ; 11.819 ; 11.552 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[13]             ; Kamal_Clock ; 12.290 ; 12.045 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[14]             ; Kamal_Clock ; 12.262 ; 11.943 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[15]             ; Kamal_Clock ; 12.196 ; 11.864 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[16]             ; Kamal_Clock ; 12.291 ; 12.048 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[17]             ; Kamal_Clock ; 10.949 ; 10.779 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[18]             ; Kamal_Clock ; 11.653 ; 11.480 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[19]             ; Kamal_Clock ; 12.657 ; 12.437 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[20]             ; Kamal_Clock ; 13.328 ; 13.032 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[21]             ; Kamal_Clock ; 11.141 ; 10.994 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[22]             ; Kamal_Clock ; 12.084 ; 11.821 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[23]             ; Kamal_Clock ; 11.355 ; 11.178 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[24]             ; Kamal_Clock ; 11.388 ; 11.332 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[25]             ; Kamal_Clock ; 12.407 ; 12.122 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[26]             ; Kamal_Clock ; 11.964 ; 11.741 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[27]             ; Kamal_Clock ; 11.676 ; 11.555 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[28]             ; Kamal_Clock ; 11.694 ; 11.546 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[29]             ; Kamal_Clock ; 13.685 ; 13.477 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[30]             ; Kamal_Clock ; 11.704 ; 11.529 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[31]             ; Kamal_Clock ; 12.572 ; 12.320 ; Rise       ; Kamal_Clock     ;
; Kamal_SevenSegmentDisplay[*]  ; Kamal_Clock ; 17.060 ; 16.750 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[0] ; Kamal_Clock ; 15.393 ; 15.288 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[1] ; Kamal_Clock ; 16.241 ; 16.268 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[2] ; Kamal_Clock ; 14.996 ; 14.700 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[3] ; Kamal_Clock ; 15.448 ; 15.329 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[4] ; Kamal_Clock ; 15.865 ; 15.860 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[5] ; Kamal_Clock ; 17.060 ; 16.750 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[6] ; Kamal_Clock ; 16.583 ; 16.426 ; Rise       ; Kamal_Clock     ;
+-------------------------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Result[*]               ; Kamal_Clock ; 8.633  ; 8.450  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[0]              ; Kamal_Clock ; 11.525 ; 11.199 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[1]              ; Kamal_Clock ; 10.779 ; 10.678 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[2]              ; Kamal_Clock ; 11.615 ; 11.346 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[3]              ; Kamal_Clock ; 11.538 ; 11.214 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[4]              ; Kamal_Clock ; 10.428 ; 10.216 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[5]              ; Kamal_Clock ; 10.495 ; 10.288 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[6]              ; Kamal_Clock ; 9.837  ; 9.530  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[7]              ; Kamal_Clock ; 9.178  ; 8.939  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[8]              ; Kamal_Clock ; 10.212 ; 10.022 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[9]              ; Kamal_Clock ; 10.358 ; 10.068 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[10]             ; Kamal_Clock ; 10.345 ; 10.025 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[11]             ; Kamal_Clock ; 9.882  ; 9.705  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[12]             ; Kamal_Clock ; 10.087 ; 9.805  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[13]             ; Kamal_Clock ; 10.470 ; 10.245 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[14]             ; Kamal_Clock ; 10.507 ; 10.197 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[15]             ; Kamal_Clock ; 10.061 ; 9.759  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[16]             ; Kamal_Clock ; 9.930  ; 9.673  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[17]             ; Kamal_Clock ; 8.633  ; 8.450  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[18]             ; Kamal_Clock ; 9.564  ; 9.355  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[19]             ; Kamal_Clock ; 10.106 ; 9.917  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[20]             ; Kamal_Clock ; 10.609 ; 10.291 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[21]             ; Kamal_Clock ; 8.770  ; 8.672  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[22]             ; Kamal_Clock ; 9.440  ; 9.231  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[23]             ; Kamal_Clock ; 8.841  ; 8.673  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[24]             ; Kamal_Clock ; 9.750  ; 9.674  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[25]             ; Kamal_Clock ; 9.963  ; 9.689  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[26]             ; Kamal_Clock ; 9.301  ; 9.094  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[27]             ; Kamal_Clock ; 9.235  ; 9.090  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[28]             ; Kamal_Clock ; 9.227  ; 9.100  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[29]             ; Kamal_Clock ; 11.121 ; 10.958 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[30]             ; Kamal_Clock ; 9.248  ; 9.069  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[31]             ; Kamal_Clock ; 10.029 ; 9.771  ; Rise       ; Kamal_Clock     ;
; Kamal_SevenSegmentDisplay[*]  ; Kamal_Clock ; 11.889 ; 11.791 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[0] ; Kamal_Clock ; 12.149 ; 12.075 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[1] ; Kamal_Clock ; 13.057 ; 13.019 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[2] ; Kamal_Clock ; 11.889 ; 11.791 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[3] ; Kamal_Clock ; 12.240 ; 12.145 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[4] ; Kamal_Clock ; 12.671 ; 12.578 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[5] ; Kamal_Clock ; 13.854 ; 13.709 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[6] ; Kamal_Clock ; 13.325 ; 13.193 ; Rise       ; Kamal_Clock     ;
+-------------------------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+---------------+------------------------------+----+--------+--------+----+
; Input Port    ; Output Port                  ; RR ; RF     ; FR     ; FF ;
+---------------+------------------------------+----+--------+--------+----+
; Kamal_Display ; Kamal_SevenSegmentDisplay[0] ;    ; 8.315  ; 8.681  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[1] ;    ; 9.285  ; 9.574  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[2] ;    ; 8.075  ; 8.422  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[3] ;    ; 8.418  ; 8.774  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[4] ;    ; 8.877  ; 9.198  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[5] ;    ; 10.011 ; 10.395 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[6] ;    ; 9.510  ; 9.911  ;    ;
+---------------+------------------------------+----+--------+--------+----+


+-------------------------------------------------------------------------+
; Minimum Propagation Delay                                               ;
+---------------+------------------------------+----+-------+--------+----+
; Input Port    ; Output Port                  ; RR ; RF    ; FR     ; FF ;
+---------------+------------------------------+----+-------+--------+----+
; Kamal_Display ; Kamal_SevenSegmentDisplay[0] ;    ; 8.007 ; 8.358  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[1] ;    ; 8.989 ; 9.263  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[2] ;    ; 7.778 ; 8.110  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[3] ;    ; 8.107 ; 8.448  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[4] ;    ; 8.549 ; 8.857  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[5] ;    ; 9.687 ; 10.053 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[6] ;    ; 9.158 ; 9.543  ;    ;
+---------------+------------------------------+----+-------+--------+----+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary            ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; Kamal_Clock          ; -1.621 ; -62.220       ;
; Kamal_Run            ; -1.429 ; -11.432       ;
; Kamal_LoadforCounter ; -0.062 ; -0.120        ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; Kamal_Clock          ; 0.035 ; 0.000         ;
; Kamal_LoadforCounter ; 0.219 ; 0.000         ;
; Kamal_Run            ; 0.359 ; 0.000         ;
+----------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------------------+--------+------------------+
; Clock                ; Slack  ; End Point TNS    ;
+----------------------+--------+------------------+
; Kamal_Clock          ; -3.000 ; -186.370         ;
; Kamal_LoadforCounter ; -3.000 ; -14.840          ;
; Kamal_Run            ; -3.000 ; -13.272          ;
+----------------------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Kamal_Clock'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.621 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.068     ; 2.582      ;
; -1.589 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.068     ; 2.550      ;
; -1.539 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.066     ; 2.502      ;
; -1.526 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.068     ; 2.487      ;
; -1.507 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.066     ; 2.470      ;
; -1.459 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.068     ; 2.420      ;
; -1.451 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.068     ; 2.412      ;
; -1.438 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.087     ; 2.380      ;
; -1.408 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.068     ; 2.369      ;
; -1.404 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.066     ; 2.367      ;
; -1.381 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.087     ; 2.323      ;
; -1.377 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.066     ; 2.340      ;
; -1.369 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.066     ; 2.332      ;
; -1.324 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.030     ; 2.323      ;
; -1.320 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.087     ; 2.262      ;
; -1.304 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.087     ; 2.246      ;
; -1.286 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.066     ; 2.249      ;
; -1.262 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.087     ; 2.204      ;
; -1.259 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_we_reg        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.069     ; 2.219      ;
; -1.256 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_we_reg       ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 2.214      ;
; -1.251 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.030     ; 2.250      ;
; -1.219 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.030     ; 2.218      ;
; -1.209 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_we_reg        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.033     ; 2.205      ;
; -1.206 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.030     ; 2.205      ;
; -1.191 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.068     ; 2.152      ;
; -1.191 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.087     ; 2.133      ;
; -1.174 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.005      ; 2.208      ;
; -1.130 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_we_reg         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.090     ; 2.069      ;
; -1.109 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.066     ; 2.072      ;
; -1.095 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.030     ; 2.094      ;
; -1.091 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.030     ; 2.090      ;
; -1.070 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.060     ; 2.039      ;
; -1.066 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.052     ; 2.043      ;
; -1.065 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.055     ; 2.039      ;
; -1.056 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.005      ; 2.090      ;
; -1.050 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.055     ; 2.024      ;
; -1.045 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.073     ; 2.001      ;
; -1.042 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.060     ; 2.011      ;
; -1.038 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 2.039      ;
; -1.010 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 2.011      ;
; -1.009 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]           ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 1.926      ;
; -0.973 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.090     ; 1.912      ;
; -0.971 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.090     ; 1.910      ;
; -0.956 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.060     ; 1.925      ;
; -0.952 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.910      ;
; -0.950 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.908      ;
; -0.948 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 1.865      ;
; -0.937 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[16]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.895      ;
; -0.931 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.069     ; 1.891      ;
; -0.929 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.069     ; 1.889      ;
; -0.926 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.069     ; 1.886      ;
; -0.924 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 1.925      ;
; -0.922 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.052     ; 1.899      ;
; -0.922 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.060     ; 1.891      ;
; -0.921 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.053     ; 1.897      ;
; -0.911 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.055     ; 1.885      ;
; -0.908 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.060     ; 1.877      ;
; -0.908 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.090     ; 1.847      ;
; -0.905 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.090     ; 1.844      ;
; -0.902 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[26]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.860      ;
; -0.898 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 1.815      ;
; -0.890 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 1.891      ;
; -0.888 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.052     ; 1.865      ;
; -0.887 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.845      ;
; -0.886 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.025     ; 1.890      ;
; -0.886 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 1.887      ;
; -0.884 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 1.885      ;
; -0.884 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0 ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.842      ;
; -0.882 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                         ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.025     ; 1.886      ;
; -0.877 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.052     ; 1.854      ;
; -0.876 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 1.877      ;
; -0.871 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[10]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.092     ; 1.808      ;
; -0.866 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.069     ; 1.826      ;
; -0.865 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18] ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.090     ; 1.804      ;
; -0.863 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]  ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_address_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.069     ; 1.823      ;
; -0.859 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.817      ;
; -0.858 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 1.775      ;
; -0.857 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[18]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.073     ; 1.813      ;
; -0.854 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.055     ; 1.828      ;
; -0.853 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]             ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.052     ; 1.830      ;
; -0.846 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[27]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.804      ;
; -0.844 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.053     ; 1.820      ;
; -0.837 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.025     ; 1.841      ;
; -0.836 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.055     ; 1.810      ;
; -0.833 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]           ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.055     ; 1.807      ;
; -0.805 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]             ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; 0.007      ; 1.841      ;
; -0.804 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.060     ; 1.773      ;
; -0.803 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]            ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.085     ; 1.747      ;
; -0.797 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.053     ; 1.773      ;
; -0.795 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.055     ; 1.769      ;
; -0.795 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.073     ; 1.751      ;
; -0.793 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[22]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.751      ;
; -0.789 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[12]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.092     ; 1.726      ;
; -0.785 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.743      ;
; -0.783 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[17]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0   ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.071     ; 1.741      ;
; -0.782 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[31]                                 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0  ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.073     ; 1.738      ;
; -0.779 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]            ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0    ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.112     ; 1.696      ;
; -0.775 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]             ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.025     ; 1.779      ;
; -0.774 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                        ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 1.775      ;
; -0.774 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]  ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                              ; Kamal_Clock  ; Kamal_Clock ; 1.000        ; -0.028     ; 1.775      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Kamal_Run'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.429 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.317      ;
; -1.429 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.317      ;
; -1.429 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.317      ;
; -1.429 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.317      ;
; -1.429 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.317      ;
; -1.429 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.317      ;
; -1.429 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.317      ;
; -1.429 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.317      ;
; -1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.316      ;
; -1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.316      ;
; -1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.316      ;
; -1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.316      ;
; -1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.316      ;
; -1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.316      ;
; -1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.316      ;
; -1.388 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.316      ;
; -1.380 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.308      ;
; -1.380 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.308      ;
; -1.380 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.308      ;
; -1.380 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.308      ;
; -1.380 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.308      ;
; -1.380 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.308      ;
; -1.380 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.308      ;
; -1.380 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.308      ;
; -1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.255      ;
; -1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.255      ;
; -1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.255      ;
; -1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.255      ;
; -1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.255      ;
; -1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.255      ;
; -1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.255      ;
; -1.367 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.255      ;
; -1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.250      ;
; -1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.250      ;
; -1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.250      ;
; -1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.250      ;
; -1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.250      ;
; -1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.250      ;
; -1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.250      ;
; -1.362 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.250      ;
; -1.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.279      ;
; -1.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.279      ;
; -1.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.279      ;
; -1.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.279      ;
; -1.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.279      ;
; -1.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.279      ;
; -1.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.279      ;
; -1.351 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.279      ;
; -1.339 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.267      ;
; -1.339 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.267      ;
; -1.339 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.267      ;
; -1.339 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.267      ;
; -1.339 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.267      ;
; -1.339 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.267      ;
; -1.339 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.267      ;
; -1.339 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.267      ;
; -1.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.224      ;
; -1.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.224      ;
; -1.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.224      ;
; -1.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.224      ;
; -1.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.224      ;
; -1.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.224      ;
; -1.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.224      ;
; -1.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.224      ;
; -1.302 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.190      ;
; -1.302 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.190      ;
; -1.302 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.190      ;
; -1.302 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.190      ;
; -1.302 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.190      ;
; -1.302 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.190      ;
; -1.302 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.190      ;
; -1.302 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.190      ;
; -1.301 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.249      ;
; -1.301 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.249      ;
; -1.301 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.249      ;
; -1.301 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.249      ;
; -1.301 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.249      ;
; -1.301 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.249      ;
; -1.301 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.249      ;
; -1.301 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]   ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.249      ;
; -1.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.184      ;
; -1.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.184      ;
; -1.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.184      ;
; -1.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.184      ;
; -1.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.184      ;
; -1.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.184      ;
; -1.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.184      ;
; -1.296 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.089     ; 2.184      ;
; -1.289 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.217      ;
; -1.289 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.217      ;
; -1.289 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.217      ;
; -1.289 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.217      ;
; -1.289 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.217      ;
; -1.289 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.217      ;
; -1.289 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.217      ;
; -1.289 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.049     ; 2.217      ;
; -1.270 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.218      ;
; -1.270 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.218      ;
; -1.270 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.218      ;
; -1.270 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]  ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 1.000        ; -0.029     ; 2.218      ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Kamal_LoadforCounter'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -0.062 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 1.044      ;
; -0.058 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 1.040      ;
; -0.047 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 1.029      ;
; -0.009 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.991      ;
; 0.006  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.976      ;
; 0.006  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.976      ;
; 0.010  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.972      ;
; 0.010  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.972      ;
; 0.020  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.962      ;
; 0.021  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.961      ;
; 0.058  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.924      ;
; 0.059  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.923      ;
; 0.074  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.908      ;
; 0.074  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.908      ;
; 0.078  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.904      ;
; 0.078  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.904      ;
; 0.078  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.904      ;
; 0.082  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.900      ;
; 0.088  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.894      ;
; 0.088  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.894      ;
; 0.089  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.893      ;
; 0.126  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.856      ;
; 0.127  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.855      ;
; 0.127  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.855      ;
; 0.141  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.841      ;
; 0.142  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.840      ;
; 0.142  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.840      ;
; 0.145  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.837      ;
; 0.146  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.836      ;
; 0.146  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.836      ;
; 0.146  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.836      ;
; 0.150  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.832      ;
; 0.156  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.826      ;
; 0.156  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.826      ;
; 0.156  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.826      ;
; 0.157  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.825      ;
; 0.193  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.789      ;
; 0.194  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.788      ;
; 0.195  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.787      ;
; 0.195  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.787      ;
; 0.224  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.758      ;
; 0.224  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.758      ;
; 0.224  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.758      ;
; 0.224  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.758      ;
; 0.225  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.025     ; 0.757      ;
; 0.432  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.553      ;
; 0.432  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.553      ;
; 0.433  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.552      ;
; 0.433  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.552      ;
; 0.434  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.551      ;
; 0.441  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.544      ;
; 0.442  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.543      ;
; 0.442  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.543      ;
; 0.445  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.540      ;
; 0.601  ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 1.000        ; -0.022     ; 0.384      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Kamal_Clock'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; 0.035 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.506      ;
; 0.063 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.534      ;
; 0.065 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.536      ;
; 0.074 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.545      ;
; 0.080 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.551      ;
; 0.085 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.556      ;
; 0.109 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.580      ;
; 0.131 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.602      ;
; 0.152 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.623      ;
; 0.250 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.083      ; 0.467      ;
; 0.264 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.083      ; 0.481      ;
; 0.283 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.083      ; 0.500      ;
; 0.306 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ; Kamal_LoadforCounter ; Kamal_Clock ; 0.000        ; 0.337      ; 0.777      ;
; 0.336 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.538      ;
; 0.351 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.083      ; 0.568      ;
; 0.376 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.079      ; 0.559      ;
; 0.376 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.079      ; 0.559      ;
; 0.379 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.057      ; 0.540      ;
; 0.379 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.077      ; 0.560      ;
; 0.380 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.083      ; 0.597      ;
; 0.385 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.057      ; 0.546      ;
; 0.388 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.057      ; 0.549      ;
; 0.390 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.079      ; 0.573      ;
; 0.428 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.083      ; 0.645      ;
; 0.453 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.117      ; 0.674      ;
; 0.487 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.689      ;
; 0.496 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.698      ;
; 0.497 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.079      ; 0.680      ;
; 0.499 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.701      ;
; 0.503 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.705      ;
; 0.504 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.706      ;
; 0.514 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.057      ; 0.675      ;
; 0.514 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.079      ; 0.697      ;
; 0.520 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.057      ; 0.681      ;
; 0.523 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.083      ; 0.740      ;
; 0.530 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ; Kamal_Run            ; Kamal_Clock ; 0.000        ; 0.083      ; 0.747      ;
; 0.550 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.745      ;
; 0.564 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.759      ;
; 0.584 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.786      ;
; 0.597 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.117      ; 0.818      ;
; 0.597 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[18]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.837      ;
; 0.607 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.809      ;
; 0.611 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.117      ; 0.832      ;
; 0.613 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.853      ;
; 0.615 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.117      ; 0.836      ;
; 0.617 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.857      ;
; 0.620 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.860      ;
; 0.627 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.077      ; 0.808      ;
; 0.631 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.833      ;
; 0.634 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.836      ;
; 0.635 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~portb_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.117      ; 0.856      ;
; 0.641 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.881      ;
; 0.643 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.093      ; 0.840      ;
; 0.647 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.842      ;
; 0.648 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.850      ;
; 0.655 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.857      ;
; 0.661 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.077      ; 0.842      ;
; 0.668 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.093      ; 0.865      ;
; 0.668 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.908      ;
; 0.669 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~portb_address_reg0          ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.077      ; 0.850      ;
; 0.692 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.887      ;
; 0.697 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.937      ;
; 0.706 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.901      ;
; 0.709 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.093      ; 0.906      ;
; 0.710 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.950      ;
; 0.710 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.950      ;
; 0.711 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.906      ;
; 0.712 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.098      ; 0.914      ;
; 0.715 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.955      ;
; 0.717 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.093      ; 0.914      ;
; 0.724 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.919      ;
; 0.726 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.966      ;
; 0.733 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.115      ; 0.952      ;
; 0.734 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.974      ;
; 0.734 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.974      ;
; 0.744 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.939      ;
; 0.751 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.946      ;
; 0.753 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[14]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.115      ; 0.972      ;
; 0.759 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 0.999      ;
; 0.762 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 1.002      ;
; 0.763 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[12]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.115      ; 0.982      ;
; 0.765 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.115      ; 0.984      ;
; 0.766 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.115      ; 0.985      ;
; 0.768 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.093      ; 0.965      ;
; 0.769 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 1.009      ;
; 0.769 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.964      ;
; 0.770 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 1.010      ;
; 0.772 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]              ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.136      ; 1.012      ;
; 0.774 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[13]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.115      ; 0.993      ;
; 0.776 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]               ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                                 ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.096      ; 0.976      ;
; 0.777 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.093      ; 0.974      ;
; 0.782 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.977      ;
; 0.783 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.115      ; 1.002      ;
; 0.797 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.117      ; 1.018      ;
; 0.797 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[9]     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.117      ; 1.018      ;
; 0.801 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25]               ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.091      ; 0.996      ;
; 0.802 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[8]     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.117      ; 1.023      ;
; 0.806 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]              ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a14~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.093      ; 1.003      ;
; 0.808 ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[0]                                     ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.104      ; 1.016      ;
; 0.810 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[11]    ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0             ; Kamal_Clock          ; Kamal_Clock ; 0.000        ; 0.057      ; 0.971      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Kamal_LoadforCounter'                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.219 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.325      ;
; 0.319 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.428      ;
; 0.331 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.022      ; 0.437      ;
; 0.465 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.574      ;
; 0.466 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.575      ;
; 0.466 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.575      ;
; 0.475 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.584      ;
; 0.475 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.585      ;
; 0.477 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.586      ;
; 0.478 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.587      ;
; 0.478 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.587      ;
; 0.479 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.588      ;
; 0.528 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.637      ;
; 0.529 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.638      ;
; 0.529 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.638      ;
; 0.531 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.640      ;
; 0.532 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.641      ;
; 0.532 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.641      ;
; 0.541 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.650      ;
; 0.541 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.650      ;
; 0.541 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.650      ;
; 0.542 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.651      ;
; 0.544 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.653      ;
; 0.544 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.653      ;
; 0.544 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.653      ;
; 0.594 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.703      ;
; 0.595 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.704      ;
; 0.595 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.704      ;
; 0.598 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.707      ;
; 0.598 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.707      ;
; 0.607 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.716      ;
; 0.607 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.716      ;
; 0.607 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.716      ;
; 0.610 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.719      ;
; 0.610 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.719      ;
; 0.661 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.770      ;
; 0.661 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.770      ;
; 0.664 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.773      ;
; 0.673 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.782      ;
; 0.673 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.782      ;
; 0.676 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.785      ;
; 0.727 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.836      ;
; 0.739 ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 0.000        ; 0.025      ; 0.848      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Kamal_Run'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.359 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.554      ;
; 0.376 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.571      ;
; 0.518 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.713      ;
; 0.521 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.716      ;
; 0.524 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.719      ;
; 0.584 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.779      ;
; 0.587 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.782      ;
; 0.590 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.785      ;
; 0.590 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.785      ;
; 0.653 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.848      ;
; 0.662 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[7] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.857      ;
; 0.677 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.783      ;
; 0.694 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.800      ;
; 0.696 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.802      ;
; 0.738 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.933      ;
; 0.784 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.979      ;
; 0.801 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.996      ;
; 0.804 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 0.999      ;
; 0.811 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.917      ;
; 0.812 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.918      ;
; 0.823 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.929      ;
; 0.839 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.945      ;
; 0.849 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.955      ;
; 0.851 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.957      ;
; 0.863 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.969      ;
; 0.866 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.972      ;
; 0.867 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.062      ;
; 0.870 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.065      ;
; 0.874 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 0.980      ;
; 0.897 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.003      ;
; 0.908 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.014      ;
; 0.921 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.027      ;
; 0.929 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.035      ;
; 0.933 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.128      ;
; 0.937 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.043      ;
; 0.943 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.138      ;
; 0.951 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.146      ;
; 0.963 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.069      ;
; 0.969 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.164      ;
; 0.974 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.080      ;
; 0.975 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.081      ;
; 0.977 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.172      ;
; 1.001 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.107      ;
; 1.003 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.109      ;
; 1.006 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.112      ;
; 1.019 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.125      ;
; 1.020 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.215      ;
; 1.020 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.126      ;
; 1.025 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.131      ;
; 1.030 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.136      ;
; 1.035 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.141      ;
; 1.069 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.175      ;
; 1.081 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.187      ;
; 1.089 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.195      ;
; 1.091 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.197      ;
; 1.094 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.200      ;
; 1.094 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.200      ;
; 1.117 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.312      ;
; 1.136 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.331      ;
; 1.139 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.334      ;
; 1.150 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.256      ;
; 1.150 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Run    ; Kamal_Run   ; 0.000        ; 0.022      ; 1.256      ;
; 1.172 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.367      ;
; 1.175 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.370      ;
; 1.180 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.375      ;
; 1.202 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.397      ;
; 1.205 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.400      ;
; 1.238 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.433      ;
; 1.240 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.449      ;
; 1.240 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.449      ;
; 1.240 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.449      ;
; 1.240 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.449      ;
; 1.240 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.449      ;
; 1.240 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.449      ;
; 1.240 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.449      ;
; 1.240 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.449      ;
; 1.241 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.436      ;
; 1.268 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.463      ;
; 1.304 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.499      ;
; 1.307 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.502      ;
; 1.328 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.523      ;
; 1.328 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.523      ;
; 1.352 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.561      ;
; 1.352 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.561      ;
; 1.352 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.561      ;
; 1.352 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.561      ;
; 1.352 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.561      ;
; 1.352 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.561      ;
; 1.352 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.561      ;
; 1.352 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]          ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.095      ; 1.561      ;
; 1.370 ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0] ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.081      ; 1.565      ;
; 1.396 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.093      ; 1.603      ;
; 1.396 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.093      ; 1.603      ;
; 1.396 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.093      ; 1.603      ;
; 1.396 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.093      ; 1.603      ;
; 1.396 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.093      ; 1.603      ;
; 1.396 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.093      ; 1.603      ;
; 1.396 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.093      ; 1.603      ;
; 1.396 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.093      ; 1.603      ;
; 1.408 ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]           ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; Kamal_Clock  ; Kamal_Run   ; 0.000        ; 0.057      ; 1.579      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Kamal_Clock'                                                                                                                                                                             ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock       ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Kamal_Clock ; Rise       ; Kamal_Clock                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[14]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[15]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[16]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[17]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[18]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[19]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[20]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[21]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[22]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[23]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[24]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[25]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|q_b[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Load32bit:inst1|altsyncram:altsyncram_component|altsyncram_ujn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[10]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[11]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[12]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[13]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[14]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[15]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[16]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[17]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[18]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[19]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[20]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[21]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[22]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[23]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[24]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[25]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[26]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[27]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[28]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[29]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[30]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[31]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|q_b[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_address_reg0                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_datain_reg0                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~porta_we_reg                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_Memory:inst11|altsyncram:altsyncram_component|altsyncram_oin1:auto_generated|ram_block1a0~portb_address_reg0                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[10]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[11]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[12]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[13]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[14]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[15]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[16]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[17]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[18]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[19]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[1]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[20]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[21]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[22]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[23]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[24]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[25]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[26]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[27]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[28]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[29]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[2]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[30]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[31]                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[3]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[4]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[5]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[6]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[7]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[8]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|q_b[9]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_address_reg0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Kamal_Clock ; Rise       ; Kamal_RegisterFile:inst5|Kamal_SRAM:inst1|altsyncram:altsyncram_component|altsyncram_0uf2:auto_generated|ram_block1a0~porta_datain_reg0            ;
+--------+--------------+----------------+------------+-------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Kamal_LoadforCounter'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; -0.182 ; 0.002        ; 0.184          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                        ;
; -0.002 ; -0.002       ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                        ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|o                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|i                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|i                                                                                                  ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[0] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[1] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[2] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[3] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[4] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[5] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[6] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[7] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[8] ;
; 0.776  ; 0.992        ; 0.216          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_InstructionMemory:inst4|Kamal_Counter:inst|lpm_counter:LPM_COUNTER_component|cntr_nqh:auto_generated|counter_reg_bit[9] ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; Kamal_LoadforCounter~input|o                                                                                                  ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                        ;
; 0.998  ; 0.998        ; 0.000          ; High Pulse Width ; Kamal_LoadforCounter ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                        ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Kamal_Run'                                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Kamal_Run ; Rise       ; Kamal_Run                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.232 ; -0.048       ; 0.184          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                           ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                           ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                           ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[3]|clk                                                           ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[4]|clk                                                           ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[5]|clk                                                           ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[6]|clk                                                           ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[7]|clk                                                           ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_Run~input|o                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_Run~input|i                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Kamal_Run ; Rise       ; Kamal_Run~input|i                                                                                         ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_InstructionFetch:faheem|Kamal_InstructionRegister:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; Kamal_Run~input|o                                                                                         ;
; 1.047  ; 1.047        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[0]|clk                                                           ;
; 1.047  ; 1.047        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[1]|clk                                                           ;
; 1.047  ; 1.047        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[2]|clk                                                           ;
; 1.047  ; 1.047        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[3]|clk                                                           ;
; 1.047  ; 1.047        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[4]|clk                                                           ;
; 1.047  ; 1.047        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[5]|clk                                                           ;
; 1.047  ; 1.047        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[6]|clk                                                           ;
; 1.047  ; 1.047        ; 0.000          ; High Pulse Width ; Kamal_Run ; Rise       ; faheem|inst7|LPM_SHIFTREG_component|dffs[7]|clk                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+------------------------+-------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+-------------+-------+-------+------------+-----------------+
; Kamal_Instructions[*]  ; Kamal_Clock ; 1.289 ; 2.036 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[0] ; Kamal_Clock ; 1.204 ; 1.931 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[1] ; Kamal_Clock ; 1.126 ; 1.849 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[2] ; Kamal_Clock ; 1.207 ; 1.937 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[3] ; Kamal_Clock ; 1.289 ; 2.036 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[4] ; Kamal_Clock ; 1.101 ; 1.818 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[5] ; Kamal_Clock ; 1.188 ; 1.914 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[6] ; Kamal_Clock ; 1.257 ; 1.991 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[7] ; Kamal_Clock ; 1.214 ; 1.952 ; Rise       ; Kamal_Clock     ;
+------------------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+------------------------+-------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Instructions[*]  ; Kamal_Clock ; -0.848 ; -1.554 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[0] ; Kamal_Clock ; -0.948 ; -1.663 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[1] ; Kamal_Clock ; -0.873 ; -1.583 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[2] ; Kamal_Clock ; -0.951 ; -1.668 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[3] ; Kamal_Clock ; -1.030 ; -1.763 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[4] ; Kamal_Clock ; -0.848 ; -1.554 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[5] ; Kamal_Clock ; -0.932 ; -1.646 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[6] ; Kamal_Clock ; -0.999 ; -1.720 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[7] ; Kamal_Clock ; -0.957 ; -1.682 ; Rise       ; Kamal_Clock     ;
+------------------------+-------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-------------------------------+-------------+-------+--------+------------+-----------------+
; Data Port                     ; Clock Port  ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------------+-------------+-------+--------+------------+-----------------+
; Kamal_Result[*]               ; Kamal_Clock ; 7.751 ; 8.119  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[0]              ; Kamal_Clock ; 7.308 ; 7.645  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[1]              ; Kamal_Clock ; 6.934 ; 7.290  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[2]              ; Kamal_Clock ; 7.329 ; 7.669  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[3]              ; Kamal_Clock ; 7.410 ; 7.781  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[4]              ; Kamal_Clock ; 6.798 ; 7.047  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[5]              ; Kamal_Clock ; 6.681 ; 6.949  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[6]              ; Kamal_Clock ; 6.466 ; 6.664  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[7]              ; Kamal_Clock ; 5.987 ; 6.091  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[8]              ; Kamal_Clock ; 6.875 ; 7.234  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[9]              ; Kamal_Clock ; 6.735 ; 7.024  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[10]             ; Kamal_Clock ; 6.881 ; 7.188  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[11]             ; Kamal_Clock ; 6.607 ; 6.913  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[12]             ; Kamal_Clock ; 6.433 ; 6.735  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[13]             ; Kamal_Clock ; 6.749 ; 7.049  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[14]             ; Kamal_Clock ; 6.676 ; 6.963  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[15]             ; Kamal_Clock ; 6.641 ; 6.906  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[16]             ; Kamal_Clock ; 6.761 ; 7.063  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[17]             ; Kamal_Clock ; 6.010 ; 6.245  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[18]             ; Kamal_Clock ; 6.404 ; 6.684  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[19]             ; Kamal_Clock ; 6.939 ; 7.291  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[20]             ; Kamal_Clock ; 7.291 ; 7.669  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[21]             ; Kamal_Clock ; 6.138 ; 6.381  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[22]             ; Kamal_Clock ; 6.606 ; 6.905  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[23]             ; Kamal_Clock ; 6.210 ; 6.469  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[24]             ; Kamal_Clock ; 6.280 ; 6.566  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[25]             ; Kamal_Clock ; 6.753 ; 7.064  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[26]             ; Kamal_Clock ; 6.576 ; 6.864  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[27]             ; Kamal_Clock ; 6.396 ; 6.713  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[28]             ; Kamal_Clock ; 6.392 ; 6.692  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[29]             ; Kamal_Clock ; 7.751 ; 8.119  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[30]             ; Kamal_Clock ; 6.407 ; 6.693  ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[31]             ; Kamal_Clock ; 6.880 ; 7.206  ; Rise       ; Kamal_Clock     ;
; Kamal_SevenSegmentDisplay[*]  ; Kamal_Clock ; 9.596 ; 10.098 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[0] ; Kamal_Clock ; 8.755 ; 8.798  ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[1] ; Kamal_Clock ; 9.498 ; 9.613  ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[2] ; Kamal_Clock ; 8.174 ; 8.608  ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[3] ; Kamal_Clock ; 8.731 ; 8.892  ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[4] ; Kamal_Clock ; 9.025 ; 9.161  ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[5] ; Kamal_Clock ; 9.596 ; 10.098 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[6] ; Kamal_Clock ; 9.348 ; 9.582  ; Rise       ; Kamal_Clock     ;
+-------------------------------+-------------+-------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-------------------------------+-------------+-------+-------+------------+-----------------+
; Data Port                     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------------+-------------+-------+-------+------------+-----------------+
; Kamal_Result[*]               ; Kamal_Clock ; 4.758 ; 4.929 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[0]              ; Kamal_Clock ; 6.316 ; 6.600 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[1]              ; Kamal_Clock ; 5.968 ; 6.267 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[2]              ; Kamal_Clock ; 6.361 ; 6.779 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[3]              ; Kamal_Clock ; 6.310 ; 6.701 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[4]              ; Kamal_Clock ; 5.708 ; 6.046 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[5]              ; Kamal_Clock ; 5.760 ; 5.955 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[6]              ; Kamal_Clock ; 5.363 ; 5.630 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[7]              ; Kamal_Clock ; 5.010 ; 5.221 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[8]              ; Kamal_Clock ; 5.627 ; 5.933 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[9]              ; Kamal_Clock ; 5.653 ; 5.919 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[10]             ; Kamal_Clock ; 5.657 ; 5.916 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[11]             ; Kamal_Clock ; 5.427 ; 5.702 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[12]             ; Kamal_Clock ; 5.478 ; 5.773 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[13]             ; Kamal_Clock ; 5.742 ; 6.025 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[14]             ; Kamal_Clock ; 5.748 ; 6.031 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[15]             ; Kamal_Clock ; 5.495 ; 5.750 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[16]             ; Kamal_Clock ; 5.483 ; 5.719 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[17]             ; Kamal_Clock ; 4.758 ; 4.929 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[18]             ; Kamal_Clock ; 5.242 ; 5.475 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[19]             ; Kamal_Clock ; 5.562 ; 5.849 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[20]             ; Kamal_Clock ; 5.833 ; 6.119 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[21]             ; Kamal_Clock ; 4.867 ; 5.081 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[22]             ; Kamal_Clock ; 5.182 ; 5.420 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[23]             ; Kamal_Clock ; 4.844 ; 5.035 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[24]             ; Kamal_Clock ; 5.382 ; 5.684 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[25]             ; Kamal_Clock ; 5.423 ; 5.658 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[26]             ; Kamal_Clock ; 5.141 ; 5.344 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[27]             ; Kamal_Clock ; 5.065 ; 5.303 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[28]             ; Kamal_Clock ; 5.055 ; 5.277 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[29]             ; Kamal_Clock ; 6.358 ; 6.654 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[30]             ; Kamal_Clock ; 5.101 ; 5.325 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[31]             ; Kamal_Clock ; 5.508 ; 5.770 ; Rise       ; Kamal_Clock     ;
; Kamal_SevenSegmentDisplay[*]  ; Kamal_Clock ; 6.491 ; 6.597 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[0] ; Kamal_Clock ; 6.661 ; 6.715 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[1] ; Kamal_Clock ; 7.403 ; 7.807 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[2] ; Kamal_Clock ; 6.491 ; 6.597 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[3] ; Kamal_Clock ; 6.688 ; 6.813 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[4] ; Kamal_Clock ; 6.917 ; 7.331 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[5] ; Kamal_Clock ; 7.798 ; 7.989 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[6] ; Kamal_Clock ; 7.282 ; 7.474 ; Rise       ; Kamal_Clock     ;
+-------------------------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+---------------+------------------------------+----+-------+-------+----+
; Input Port    ; Output Port                  ; RR ; RF    ; FR    ; FF ;
+---------------+------------------------------+----+-------+-------+----+
; Kamal_Display ; Kamal_SevenSegmentDisplay[0] ;    ; 4.901 ; 5.508 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[1] ;    ; 5.710 ; 6.280 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[2] ;    ; 4.755 ; 5.377 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[3] ;    ; 4.976 ; 5.568 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[4] ;    ; 5.257 ; 5.806 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[5] ;    ; 6.164 ; 6.691 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[6] ;    ; 5.666 ; 6.184 ;    ;
+---------------+------------------------------+----+-------+-------+----+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+---------------+------------------------------+----+-------+-------+----+
; Input Port    ; Output Port                  ; RR ; RF    ; FR    ; FF ;
+---------------+------------------------------+----+-------+-------+----+
; Kamal_Display ; Kamal_SevenSegmentDisplay[0] ;    ; 4.732 ; 5.330 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[1] ;    ; 5.547 ; 6.108 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[2] ;    ; 4.592 ; 5.205 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[3] ;    ; 4.804 ; 5.388 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[4] ;    ; 5.072 ; 5.616 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[5] ;    ; 5.982 ; 6.501 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[6] ;    ; 5.466 ; 5.980 ;    ;
+---------------+------------------------------+----+-------+-------+----+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+-----------------------+----------+-------+----------+---------+---------------------+
; Clock                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack      ; -4.029   ; 0.035 ; N/A      ; N/A     ; -3.000              ;
;  Kamal_Clock          ; -4.029   ; 0.035 ; N/A      ; N/A     ; -3.000              ;
;  Kamal_LoadforCounter ; -1.192   ; 0.219 ; N/A      ; N/A     ; -3.000              ;
;  Kamal_Run            ; -3.764   ; 0.359 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS       ; -374.432 ; 0.0   ; 0.0      ; 0.0     ; -433.387            ;
;  Kamal_Clock          ; -335.572 ; 0.000 ; N/A      ; N/A     ; -404.257            ;
;  Kamal_LoadforCounter ; -8.748   ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  Kamal_Run            ; -30.112  ; 0.000 ; N/A      ; N/A     ; -13.280             ;
+-----------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+------------------------+-------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+-------------+-------+-------+------------+-----------------+
; Kamal_Instructions[*]  ; Kamal_Clock ; 2.273 ; 2.782 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[0] ; Kamal_Clock ; 2.152 ; 2.605 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[1] ; Kamal_Clock ; 1.963 ; 2.443 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[2] ; Kamal_Clock ; 2.157 ; 2.615 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[3] ; Kamal_Clock ; 2.273 ; 2.782 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[4] ; Kamal_Clock ; 1.922 ; 2.401 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[5] ; Kamal_Clock ; 2.111 ; 2.575 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[6] ; Kamal_Clock ; 2.216 ; 2.707 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[7] ; Kamal_Clock ; 2.176 ; 2.662 ; Rise       ; Kamal_Clock     ;
+------------------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+------------------------+-------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Instructions[*]  ; Kamal_Clock ; -0.848 ; -1.506 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[0] ; Kamal_Clock ; -0.948 ; -1.663 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[1] ; Kamal_Clock ; -0.873 ; -1.544 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[2] ; Kamal_Clock ; -0.951 ; -1.668 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[3] ; Kamal_Clock ; -1.030 ; -1.763 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[4] ; Kamal_Clock ; -0.848 ; -1.506 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[5] ; Kamal_Clock ; -0.932 ; -1.646 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[6] ; Kamal_Clock ; -0.999 ; -1.720 ; Rise       ; Kamal_Clock     ;
;  Kamal_Instructions[7] ; Kamal_Clock ; -0.957 ; -1.682 ; Rise       ; Kamal_Clock     ;
+------------------------+-------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Data Port                     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------------+-------------+--------+--------+------------+-----------------+
; Kamal_Result[*]               ; Kamal_Clock ; 14.967 ; 14.957 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[0]              ; Kamal_Clock ; 14.469 ; 14.250 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[1]              ; Kamal_Clock ; 13.611 ; 13.669 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[2]              ; Kamal_Clock ; 14.509 ; 14.391 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[3]              ; Kamal_Clock ; 14.678 ; 14.557 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[4]              ; Kamal_Clock ; 13.490 ; 13.379 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[5]              ; Kamal_Clock ; 13.275 ; 13.154 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[6]              ; Kamal_Clock ; 12.755 ; 12.571 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[7]              ; Kamal_Clock ; 11.817 ; 11.705 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[8]              ; Kamal_Clock ; 13.636 ; 13.631 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[9]              ; Kamal_Clock ; 13.444 ; 13.284 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[10]             ; Kamal_Clock ; 13.736 ; 13.568 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[11]             ; Kamal_Clock ; 13.142 ; 13.098 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[12]             ; Kamal_Clock ; 12.825 ; 12.777 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[13]             ; Kamal_Clock ; 13.379 ; 13.292 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[14]             ; Kamal_Clock ; 13.341 ; 13.187 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[15]             ; Kamal_Clock ; 13.279 ; 13.113 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[16]             ; Kamal_Clock ; 13.391 ; 13.277 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[17]             ; Kamal_Clock ; 11.940 ; 11.895 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[18]             ; Kamal_Clock ; 12.712 ; 12.660 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[19]             ; Kamal_Clock ; 13.784 ; 13.715 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[20]             ; Kamal_Clock ; 14.497 ; 14.372 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[21]             ; Kamal_Clock ; 12.147 ; 12.147 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[22]             ; Kamal_Clock ; 13.155 ; 13.058 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[23]             ; Kamal_Clock ; 12.390 ; 12.347 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[24]             ; Kamal_Clock ; 12.432 ; 12.527 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[25]             ; Kamal_Clock ; 13.505 ; 13.387 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[26]             ; Kamal_Clock ; 13.038 ; 12.948 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[27]             ; Kamal_Clock ; 12.722 ; 12.765 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[28]             ; Kamal_Clock ; 12.749 ; 12.752 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[29]             ; Kamal_Clock ; 14.967 ; 14.957 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[30]             ; Kamal_Clock ; 12.754 ; 12.733 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[31]             ; Kamal_Clock ; 13.700 ; 13.585 ; Rise       ; Kamal_Clock     ;
; Kamal_SevenSegmentDisplay[*]  ; Kamal_Clock ; 18.590 ; 18.616 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[0] ; Kamal_Clock ; 16.754 ; 16.661 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[1] ; Kamal_Clock ; 17.744 ; 17.843 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[2] ; Kamal_Clock ; 16.309 ; 16.246 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[3] ; Kamal_Clock ; 16.800 ; 16.733 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[4] ; Kamal_Clock ; 17.244 ; 17.322 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[5] ; Kamal_Clock ; 18.590 ; 18.616 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[6] ; Kamal_Clock ; 17.984 ; 17.970 ; Rise       ; Kamal_Clock     ;
+-------------------------------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-------------------------------+-------------+-------+-------+------------+-----------------+
; Data Port                     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------------+-------------+-------+-------+------------+-----------------+
; Kamal_Result[*]               ; Kamal_Clock ; 4.758 ; 4.929 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[0]              ; Kamal_Clock ; 6.316 ; 6.600 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[1]              ; Kamal_Clock ; 5.968 ; 6.267 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[2]              ; Kamal_Clock ; 6.361 ; 6.779 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[3]              ; Kamal_Clock ; 6.310 ; 6.701 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[4]              ; Kamal_Clock ; 5.708 ; 6.046 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[5]              ; Kamal_Clock ; 5.760 ; 5.955 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[6]              ; Kamal_Clock ; 5.363 ; 5.630 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[7]              ; Kamal_Clock ; 5.010 ; 5.221 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[8]              ; Kamal_Clock ; 5.627 ; 5.933 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[9]              ; Kamal_Clock ; 5.653 ; 5.919 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[10]             ; Kamal_Clock ; 5.657 ; 5.916 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[11]             ; Kamal_Clock ; 5.427 ; 5.702 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[12]             ; Kamal_Clock ; 5.478 ; 5.773 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[13]             ; Kamal_Clock ; 5.742 ; 6.025 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[14]             ; Kamal_Clock ; 5.748 ; 6.031 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[15]             ; Kamal_Clock ; 5.495 ; 5.750 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[16]             ; Kamal_Clock ; 5.483 ; 5.719 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[17]             ; Kamal_Clock ; 4.758 ; 4.929 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[18]             ; Kamal_Clock ; 5.242 ; 5.475 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[19]             ; Kamal_Clock ; 5.562 ; 5.849 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[20]             ; Kamal_Clock ; 5.833 ; 6.119 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[21]             ; Kamal_Clock ; 4.867 ; 5.081 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[22]             ; Kamal_Clock ; 5.182 ; 5.420 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[23]             ; Kamal_Clock ; 4.844 ; 5.035 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[24]             ; Kamal_Clock ; 5.382 ; 5.684 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[25]             ; Kamal_Clock ; 5.423 ; 5.658 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[26]             ; Kamal_Clock ; 5.141 ; 5.344 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[27]             ; Kamal_Clock ; 5.065 ; 5.303 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[28]             ; Kamal_Clock ; 5.055 ; 5.277 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[29]             ; Kamal_Clock ; 6.358 ; 6.654 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[30]             ; Kamal_Clock ; 5.101 ; 5.325 ; Rise       ; Kamal_Clock     ;
;  Kamal_Result[31]             ; Kamal_Clock ; 5.508 ; 5.770 ; Rise       ; Kamal_Clock     ;
; Kamal_SevenSegmentDisplay[*]  ; Kamal_Clock ; 6.491 ; 6.597 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[0] ; Kamal_Clock ; 6.661 ; 6.715 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[1] ; Kamal_Clock ; 7.403 ; 7.807 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[2] ; Kamal_Clock ; 6.491 ; 6.597 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[3] ; Kamal_Clock ; 6.688 ; 6.813 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[4] ; Kamal_Clock ; 6.917 ; 7.331 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[5] ; Kamal_Clock ; 7.798 ; 7.989 ; Rise       ; Kamal_Clock     ;
;  Kamal_SevenSegmentDisplay[6] ; Kamal_Clock ; 7.282 ; 7.474 ; Rise       ; Kamal_Clock     ;
+-------------------------------+-------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Progagation Delay                                                        ;
+---------------+------------------------------+----+--------+--------+----+
; Input Port    ; Output Port                  ; RR ; RF     ; FR     ; FF ;
+---------------+------------------------------+----+--------+--------+----+
; Kamal_Display ; Kamal_SevenSegmentDisplay[0] ;    ; 9.281  ; 9.793  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[1] ;    ; 10.434 ; 10.838 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[2] ;    ; 9.013  ; 9.515  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[3] ;    ; 9.390  ; 9.898  ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[4] ;    ; 9.912  ; 10.337 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[5] ;    ; 11.249 ; 11.700 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[6] ;    ; 10.621 ; 11.083 ;    ;
+---------------+------------------------------+----+--------+--------+----+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+---------------+------------------------------+----+-------+-------+----+
; Input Port    ; Output Port                  ; RR ; RF    ; FR    ; FF ;
+---------------+------------------------------+----+-------+-------+----+
; Kamal_Display ; Kamal_SevenSegmentDisplay[0] ;    ; 4.732 ; 5.330 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[1] ;    ; 5.547 ; 6.108 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[2] ;    ; 4.592 ; 5.205 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[3] ;    ; 4.804 ; 5.388 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[4] ;    ; 5.072 ; 5.616 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[5] ;    ; 5.982 ; 6.501 ;    ;
; Kamal_Display ; Kamal_SevenSegmentDisplay[6] ;    ; 5.466 ; 5.980 ;    ;
+---------------+------------------------------+----+-------+-------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Kamal_Result[31]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[30]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[29]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[28]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[27]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[26]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[25]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[24]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[23]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[22]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[21]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[20]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[19]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[18]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[17]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[16]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[15]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[14]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[13]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[12]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[11]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[10]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[9]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[8]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_Result[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_SevenSegmentDisplay[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_SevenSegmentDisplay[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_SevenSegmentDisplay[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_SevenSegmentDisplay[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_SevenSegmentDisplay[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_SevenSegmentDisplay[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kamal_SevenSegmentDisplay[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KamalDisplay3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Kamal_Display           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Clock             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Instructions[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Instructions[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Instructions[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Instructions[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Instructions[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Instructions[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Instructions[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Instructions[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_LoadforCounter    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Kamal_Run               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Kamal_Result[31]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[30]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[29]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[28]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[27]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[26]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[25]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[24]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[23]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[22]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[21]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[20]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[19]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[18]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_SevenSegmentDisplay[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Kamal_SevenSegmentDisplay[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Kamal_Result[31]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[30]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[29]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[28]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[27]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[26]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[25]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[24]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[23]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[22]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[21]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[20]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[19]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[18]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Kamal_Result[31]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[30]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[29]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Kamal_Result[28]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[27]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[26]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[25]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[24]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[23]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[22]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[21]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[20]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[19]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[18]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_Result[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kamal_Result[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kamal_SevenSegmentDisplay[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Kamal_SevenSegmentDisplay[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Kamal_SevenSegmentDisplay[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Kamal_SevenSegmentDisplay[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; KamalDisplay1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; KamalDisplay2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KamalDisplay3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; KamalDisplay3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KamalDisplay3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+----------------------+----------------------+----------+----------+----------+----------+
; From Clock           ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------------------+----------+----------+----------+----------+
; Kamal_Clock          ; Kamal_Clock          ; 2438     ; 0        ; 0        ; 0        ;
; Kamal_LoadforCounter ; Kamal_Clock          ; 10       ; 0        ; 0        ; 0        ;
; Kamal_Run            ; Kamal_Clock          ; 8        ; 0        ; 0        ; 0        ;
; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 55       ; 0        ; 0        ; 0        ;
; Kamal_Clock          ; Kamal_Run            ; 596      ; 0        ; 0        ; 0        ;
; Kamal_Run            ; Kamal_Run            ; 156      ; 0        ; 0        ; 0        ;
+----------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+----------------------+----------------------+----------+----------+----------+----------+
; From Clock           ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------------------+----------+----------+----------+----------+
; Kamal_Clock          ; Kamal_Clock          ; 2438     ; 0        ; 0        ; 0        ;
; Kamal_LoadforCounter ; Kamal_Clock          ; 10       ; 0        ; 0        ; 0        ;
; Kamal_Run            ; Kamal_Clock          ; 8        ; 0        ; 0        ; 0        ;
; Kamal_LoadforCounter ; Kamal_LoadforCounter ; 55       ; 0        ; 0        ; 0        ;
; Kamal_Clock          ; Kamal_Run            ; 596      ; 0        ; 0        ; 0        ;
; Kamal_Run            ; Kamal_Run            ; 156      ; 0        ; 0        ; 0        ;
+----------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 447   ; 447  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 13 18:49:24 2019
Info: Command: quartus_sta Kamal_Faheem_Lab5 -c Kamal_Faheem_Lab5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Kamal_Faheem_Lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Kamal_Clock Kamal_Clock
    Info (332105): create_clock -period 1.000 -name Kamal_Run Kamal_Run
    Info (332105): create_clock -period 1.000 -name Kamal_LoadforCounter Kamal_LoadforCounter
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.029
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.029      -335.572 Kamal_Clock 
    Info (332119):    -3.764       -30.112 Kamal_Run 
    Info (332119):    -1.192        -8.748 Kamal_LoadforCounter 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.170         0.000 Kamal_Clock 
    Info (332119):     0.480         0.000 Kamal_LoadforCounter 
    Info (332119):     0.766         0.000 Kamal_Run 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -404.257 Kamal_Clock 
    Info (332119):    -3.000       -15.850 Kamal_LoadforCounter 
    Info (332119):    -3.000       -13.280 Kamal_Run 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.653
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.653      -291.306 Kamal_Clock 
    Info (332119):    -3.321       -26.568 Kamal_Run 
    Info (332119):    -0.965        -6.806 Kamal_LoadforCounter 
Info (332146): Worst-case hold slack is 0.198
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.198         0.000 Kamal_Clock 
    Info (332119):     0.433         0.000 Kamal_LoadforCounter 
    Info (332119):     0.650         0.000 Kamal_Run 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -397.701 Kamal_Clock 
    Info (332119):    -3.000       -15.850 Kamal_LoadforCounter 
    Info (332119):    -3.000       -13.280 Kamal_Run 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.621
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.621       -62.220 Kamal_Clock 
    Info (332119):    -1.429       -11.432 Kamal_Run 
    Info (332119):    -0.062        -0.120 Kamal_LoadforCounter 
Info (332146): Worst-case hold slack is 0.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.035         0.000 Kamal_Clock 
    Info (332119):     0.219         0.000 Kamal_LoadforCounter 
    Info (332119):     0.359         0.000 Kamal_Run 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -186.370 Kamal_Clock 
    Info (332119):    -3.000       -14.840 Kamal_LoadforCounter 
    Info (332119):    -3.000       -13.272 Kamal_Run 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4684 megabytes
    Info: Processing ended: Mon May 13 18:49:27 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


