static void T_1 F_1 ( void )\r\n{\r\nT_2 V_1 ;\r\nunsigned int V_2 = 200 ;\r\nV_1 = F_2 ( V_3 ) ;\r\nif ( V_1 & V_4 ) {\r\nV_1 &= ~ V_4 ;\r\nF_3 ( V_1 , V_3 ) ;\r\nwhile ( ! ( F_2 ( V_5 ) & V_6 ) ) {\r\nV_2 -- ;\r\nif ( ! V_2 )\r\nbreak;\r\n}\r\nif ( ! V_2 )\r\nF_4 ( L_1 ) ;\r\nV_1 = F_5 ( V_7 ) ;\r\nV_1 &= ~ ( 1 << 7 ) ;\r\nF_6 ( V_1 , V_7 ) ;\r\nV_1 = F_5 ( V_8 ) ;\r\nV_1 &= ~ ( 1 << 8 ) ;\r\nF_6 ( V_1 , V_8 ) ;\r\n}\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nF_8 () ;\r\nF_1 () ;\r\nF_9 ( V_9 L_2 ) ;\r\n}\r\nstatic void T_1 F_10 ( void )\r\n{\r\nif ( F_2 ( V_10 ) & 0x8000 ) {\r\nF_9 ( V_11 L_3 ) ;\r\nF_3 ( 0xF5 , V_10 ) ;\r\nF_3 ( 0xA0 , V_10 ) ;\r\n}\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nunsigned int V_2 = 20 ;\r\nunsigned int V_12 = 0 ;\r\nif ( F_12 ( V_13 , L_4 ) < 0 )\r\ngoto V_14;\r\nif ( F_12 ( V_15 , L_4 ) < 0 )\r\ngoto V_16;\r\nif ( F_12 ( V_17 , L_4 ) < 0 )\r\ngoto V_18;\r\nif ( F_12 ( V_19 , L_4 ) < 0 )\r\ngoto V_20;\r\ndo {\r\nF_13 ( V_13 , 0 ) ;\r\n} while ( ( V_12 = F_14 ( V_13 ) ) == 1 &&\r\n-- V_2 );\r\nif ( V_12 == 1 )\r\nF_9 ( V_11 L_5 ) ;\r\nF_13 ( V_15 , 0 ) ;\r\nF_15 ( V_17 ) ;\r\nF_15 ( V_19 ) ;\r\ngoto V_21;\r\nV_20:\r\nF_16 ( V_17 ) ;\r\nV_18:\r\nF_16 ( V_15 ) ;\r\nV_16:\r\nF_16 ( V_13 ) ;\r\nV_14:\r\nF_9 ( V_22 L_6 ) ;\r\nV_21:\r\nF_9 ( V_9 L_7 ) ;\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nF_9 ( V_9 L_8 ) ;\r\nV_23 [ 0 ] . V_24 = F_18 ( V_25 ) ;\r\nV_23 [ 0 ] . V_26 = F_18 ( V_25 ) ;\r\nF_19 ( V_27 , F_20 ( V_27 ) ) ;\r\nF_10 () ;\r\nF_11 () ;\r\nF_21 ( & V_28 ) ;\r\nV_29 [ 0 ] . V_30 = F_18 ( V_31 ) ;\r\nF_22 ( V_29 ,\r\nF_20 ( V_29 ) ) ;\r\nF_23 ( 1 , 100 , NULL , 0 ) ;\r\n#if F_24 ( V_32 ) || F_24 ( V_33 )\r\nV_34 [ 0 ] = & V_35 ;\r\nF_25 ( V_34 , 1 ) ;\r\n#endif\r\nF_26 ( & V_36 ) ;\r\n}
