
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  8 2022 16:29:09 CET (Dec  8 2022 15:29:09 UTC)

// Verification Directory fv/edgedetector 

module edgedetector(clk, spc_clk, \edge );
  input clk, spc_clk;
  output \edge ;
  wire clk, spc_clk;
  wire \edge ;
  wire n_0, reg1;
  AN2D4BWP7T g11(.A1 (reg1), .A2 (n_0), .Z (\edge ));
  DFQD1BWP7T reg1_reg(.CP (clk), .D (spc_clk), .Q (reg1));
  CKND0BWP7T g13(.I (spc_clk), .ZN (n_0));
endmodule

