# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# File: C:\Users\jasah\Desktop\Julian_Quartus\DigitalCombinationLock\output_files\ComboLock.csv
# Generated on: Mon Apr 22 18:07:34 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
en,Input,PIN_F15,7,B7_N0,PIN_F15,3.3-V LVTTL,,,,,
led0[6],Output,PIN_C17,7,B7_N0,PIN_C17,3.3-V LVTTL,,,,,
led0[5],Output,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,,
led0[4],Output,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,,
led0[3],Output,PIN_C16,7,B7_N0,PIN_C16,3.3-V LVTTL,,,,,
led0[2],Output,PIN_C15,7,B7_N0,PIN_C15,3.3-V LVTTL,,,,,
led0[1],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,,
led0[0],Output,PIN_C14,7,B7_N0,PIN_C14,3.3-V LVTTL,,,,,
led1[6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
led1[5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
led1[4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
led1[3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
led1[2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
led1[1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
led1[0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
led2[6],Output,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,,
led2[5],Output,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,,
led2[4],Output,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,,
led2[3],Output,PIN_A21,6,B6_N0,PIN_A21,3.3-V LVTTL,,,,,
led2[2],Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,,
led2[1],Output,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,,
led2[0],Output,PIN_B20,6,B6_N0,PIN_B20,3.3-V LVTTL,,,,,
led3[6],Output,PIN_E17,6,B6_N0,PIN_E17,3.3-V LVTTL,,,,,
led3[5],Output,PIN_D19,6,B6_N0,PIN_D19,3.3-V LVTTL,,,,,
led3[4],Output,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,,
led3[3],Output,PIN_C19,7,B7_N0,PIN_C19,3.3-V LVTTL,,,,,
led3[2],Output,PIN_E21,6,B6_N0,PIN_E21,3.3-V LVTTL,,,,,
led3[1],Output,PIN_E22,6,B6_N0,PIN_E22,3.3-V LVTTL,,,,,
led3[0],Output,PIN_F21,6,B6_N0,PIN_F21,3.3-V LVTTL,,,,,
led4[6],Output,PIN_F20,6,B6_N0,PIN_F20,3.3-V LVTTL,,,,,
led4[5],Output,PIN_F19,6,B6_N0,PIN_F19,3.3-V LVTTL,,,,,
led4[4],Output,PIN_H19,6,B6_N0,PIN_H19,3.3-V LVTTL,,,,,
led4[3],Output,PIN_J18,6,B6_N0,PIN_J18,3.3-V LVTTL,,,,,
led4[2],Output,PIN_E19,6,B6_N0,PIN_E19,3.3-V LVTTL,,,,,
led4[1],Output,PIN_E20,6,B6_N0,PIN_E20,3.3-V LVTTL,,,,,
led4[0],Output,PIN_F18,6,B6_N0,PIN_F18,3.3-V LVTTL,,,,,
led5[6],Output,PIN_N20,6,B6_N0,PIN_N20,3.3-V LVTTL,,,,,
led5[5],Output,PIN_N19,6,B6_N0,PIN_N19,3.3-V LVTTL,,,,,
led5[4],Output,PIN_M20,6,B6_N0,PIN_M20,3.3-V LVTTL,,,,,
led5[3],Output,PIN_N18,6,B6_N0,PIN_N18,3.3-V LVTTL,,,,,
led5[2],Output,PIN_L18,6,B6_N0,PIN_L18,3.3-V LVTTL,,,,,
led5[1],Output,PIN_K20,6,B6_N0,PIN_K20,3.3-V LVTTL,,,,,
led5[0],Output,PIN_J20,6,B6_N0,PIN_J20,3.3-V LVTTL,,,,,
passcode_attempt[7],Input,PIN_A14,7,B7_N0,PIN_A14,3.3-V LVTTL,,,,,
passcode_attempt[6],Input,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,,
passcode_attempt[5],Input,PIN_B12,7,B7_N0,PIN_B12,3.3-V LVTTL,,,,,
passcode_attempt[4],Input,PIN_A12,7,B7_N0,PIN_A12,3.3-V LVTTL,,,,,
passcode_attempt[3],Input,PIN_C12,7,B7_N0,PIN_C12,3.3-V LVTTL,,,,,
passcode_attempt[2],Input,PIN_D12,7,B7_N0,PIN_D12,3.3-V LVTTL,,,,,
passcode_attempt[1],Input,PIN_C11,7,B7_N0,PIN_C11,3.3-V LVTTL,,,,,
passcode_attempt[0],Input,PIN_C10,7,B7_N0,PIN_C10,3.3-V LVTTL,,,,,
submit,Input,PIN_B14,7,B7_N0,PIN_B14,3.3-V LVTTL,,,,,
