// Seed: 826936633
module module_0 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3
);
  wire  id_5;
  logic id_6;
  ;
  parameter id_7 = -1'b0;
  logic id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd91,
    parameter id_7 = 32'd24
) (
    output tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply0 id_3,
    output tri id_4,
    input wand _id_5
);
  assign id_0 = 1;
  wire [id_5 : 1  <=  -1] _id_7;
  parameter id_8[-1 : ""] = 1;
  assign id_4 = 1;
  logic id_9;
  logic id_10 = 1;
  wire [-1 : id_7] id_11;
  logic id_12;
  and primCall (id_4, id_11, id_8, id_1, id_10, id_12, id_13, id_2);
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
