// Seed: 1068531051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  assign module_1.id_5 = 0;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_8 = -1;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  wor   id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
