Analysis & Synthesis report for FPGA_EP2C
Wed May 20 20:45:05 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FPGA_EP2C|SPI_OUT:inst2|current_state
 11. State Machine - |FPGA_EP2C|ADC_FIFO:inst4|current_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component
 17. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated
 18. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p
 19. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p
 20. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram
 21. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp
 22. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12
 23. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp
 24. Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15
 25. Source assignments for cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated
 26. Parameter Settings for User Entity Instance: ADC_FIFO:inst4
 27. Parameter Settings for User Entity Instance: FIFO_ADIN:inst8|dcfifo:dcfifo_component
 28. Parameter Settings for User Entity Instance: SPI_OUT:inst2
 29. Parameter Settings for User Entity Instance: cylon_1_ran:inst1|altsyncram:altsyncram_component
 30. dcfifo Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 20 20:45:05 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; FPGA_EP2C                                        ;
; Top-level Entity Name              ; FPGA_EP2C                                        ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 274                                              ;
;     Total combinational functions  ; 128                                              ;
;     Dedicated logic registers      ; 217                                              ;
; Total registers                    ; 217                                              ;
; Total pins                         ; 59                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 34,816                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; FPGA_EP2C          ; FPGA_EP2C          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; FPGA2MCU.v                       ; yes             ; User Verilog HDL File              ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/FPGA2MCU.v                ;         ;
; FPGA_EP2C.bdf                    ; yes             ; User Block Diagram/Schematic File  ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/FPGA_EP2C.bdf             ;         ;
; phase_addr.vhd                   ; yes             ; User VHDL File                     ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/phase_addr.vhd            ;         ;
; FIFO_ADIN.v                      ; yes             ; User Wizard-Generated File         ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/FIFO_ADIN.v               ;         ;
; cylon_1_ran.vhd                  ; yes             ; User Wizard-Generated File         ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/cylon_1_ran.vhd           ;         ;
; state_wrrqe.v                    ; yes             ; User Verilog HDL File              ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/state_wrrqe.v             ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                                                      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                    ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc                                               ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc                                                    ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc                                                  ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                                                     ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                               ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                             ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                  ;         ;
; db/dcfifo_cif1.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/dcfifo_cif1.tdf        ;         ;
; db/a_graycounter_6p6.tdf         ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/a_graycounter_6p6.tdf  ;         ;
; db/a_graycounter_27c.tdf         ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/a_graycounter_27c.tdf  ;         ;
; db/altsyncram_0011.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/altsyncram_0011.tdf    ;         ;
; db/alt_synch_pipe_e7d.tdf        ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/alt_synch_pipe_e7d.tdf ;         ;
; db/dffpipe_f09.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/dffpipe_f09.tdf        ;         ;
; db/alt_synch_pipe_f7d.tdf        ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/alt_synch_pipe_f7d.tdf ;         ;
; db/dffpipe_g09.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/dffpipe_g09.tdf        ;         ;
; db/cmpr_q76.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/cmpr_q76.tdf           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                      ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; g:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                      ;         ;
; db/altsyncram_6vg1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/db/altsyncram_6vg1.tdf    ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 274       ;
;                                             ;           ;
; Total combinational functions               ; 128       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 64        ;
;     -- 3 input functions                    ; 50        ;
;     -- <=2 input functions                  ; 14        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 97        ;
;     -- arithmetic mode                      ; 31        ;
;                                             ;           ;
; Total registers                             ; 217       ;
;     -- Dedicated logic registers            ; 217       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 59        ;
; Total memory bits                           ; 34816     ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 127       ;
; Total fan-out                               ; 1443      ;
; Average fan-out                             ; 2.92      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_EP2C                                ; 128 (0)           ; 217 (0)      ; 34816       ; 0            ; 0       ; 0         ; 59   ; 0            ; |FPGA_EP2C                                                                                                                     ; work         ;
;    |ADC_FIFO:inst4|                       ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|ADC_FIFO:inst4                                                                                                      ; work         ;
;    |BUFF:inst5|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|BUFF:inst5                                                                                                          ; work         ;
;    |BUFF:inst6|                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|BUFF:inst6                                                                                                          ; work         ;
;    |BUFF_SEND_DATA:inst11|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|BUFF_SEND_DATA:inst11                                                                                               ; work         ;
;    |FIFO_ADIN:inst8|                      ; 72 (0)            ; 127 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8                                                                                                     ; work         ;
;       |dcfifo:dcfifo_component|           ; 72 (0)            ; 127 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component                                                                             ; work         ;
;          |dcfifo_cif1:auto_generated|     ; 72 (5)            ; 127 (39)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated                                                  ; work         ;
;             |a_graycounter_27c:wrptr_g1p| ; 25 (25)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p                      ; work         ;
;             |a_graycounter_6p6:rdptr_g1p| ; 26 (26)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_e7d:rs_dgwp|  ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp                       ; work         ;
;                |dffpipe_f09:dffpipe12|    ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12 ; work         ;
;             |alt_synch_pipe_f7d:ws_dgrp|  ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp                       ; work         ;
;                |dffpipe_g09:dffpipe15|    ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15 ; work         ;
;             |altsyncram_0011:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram                         ; work         ;
;             |cmpr_q76:rdempty_eq_comp|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp                         ; work         ;
;             |cmpr_q76:wrfull_eq_comp|     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:wrfull_eq_comp                          ; work         ;
;    |SAVE_ADDR:inst|                       ; 0 (0)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|SAVE_ADDR:inst                                                                                                      ; work         ;
;    |SELECT_ADDR:inst14|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|SELECT_ADDR:inst14                                                                                                  ; work         ;
;    |cylon_1_ran:inst1|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|cylon_1_ran:inst1                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|cylon_1_ran:inst1|altsyncram:altsyncram_component                                                                   ; work         ;
;          |altsyncram_6vg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated                                    ; work         ;
;    |phase_acc:inst3|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_EP2C|phase_acc:inst3                                                                                                     ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File                                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |FPGA_EP2C|cylon_1_ran:inst1 ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/cylon_1_ran.vhd ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |FPGA_EP2C|FIFO_ADIN:inst8   ; E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/FIFO_ADIN.v     ;
+--------+--------------+---------+--------------+--------------+------------------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |FPGA_EP2C|SPI_OUT:inst2|current_state                                ;
+----------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.IDLE ; current_state.SEND_n ; current_state.SEND ;
+----------------------+--------------------+----------------------+--------------------+
; current_state.IDLE   ; 0                  ; 0                    ; 0                  ;
; current_state.SEND   ; 1                  ; 0                    ; 1                  ;
; current_state.SEND_n ; 1                  ; 1                    ; 0                  ;
+----------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |FPGA_EP2C|ADC_FIFO:inst4|current_state                                      ;
+-------------------------+---------------------+-------------------------+--------------------+
; Name                    ; current_state.START ; current_state.ACLK_WAIT ; current_state.IDLE ;
+-------------------------+---------------------+-------------------------+--------------------+
; current_state.IDLE      ; 0                   ; 0                       ; 0                  ;
; current_state.START     ; 1                   ; 0                       ; 1                  ;
; current_state.ACLK_WAIT ; 0                   ; 1                       ; 1                  ;
+-------------------------+---------------------+-------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------------+------------------------+
; BUFF_SEND_DATA:inst11|DATA_OUT[0]_89               ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch            ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch            ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch            ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch            ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch            ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch            ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch            ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch            ; BUFF_SEND_DATA:inst11|DATA_OUT[15] ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                    ;                        ;
+----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; SPI_OUT:inst2|counter[0..3]           ; Stuck at GND due to stuck port clock_enable ;
; SPI_OUT:inst2|sclk                    ; Stuck at GND due to stuck port clock_enable ;
; SPI_OUT:inst2|current_state.IDLE      ; Lost fanout                                 ;
; SPI_OUT:inst2|current_state.SEND      ; Lost fanout                                 ;
; SPI_OUT:inst2|current_state.SEND_n    ; Lost fanout                                 ;
; ADC_FIFO:inst4|current_state.IDLE     ; Merged with ADC_FIFO:inst4|wr_enable        ;
; Total Number of Removed Registers = 9 ;                                             ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 217   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 70    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; ADC_FIFO:inst4|wr_enable                                                                                  ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0 ; 6       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9    ; 4       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0 ; 7       ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6    ; 4       ;
; Total number of inverted registers = 5                                                                    ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_FIFO:inst4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                    ;
; START          ; 01    ; Unsigned Binary                    ;
; ACLK_WAIT      ; 11    ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_ADIN:inst8|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------+
; Parameter Name          ; Value        ; Type                                        ;
+-------------------------+--------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 8            ; Signed Integer                              ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                              ;
; LPM_WIDTHU              ; 12           ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                     ;
; USE_EAB                 ; ON           ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_cif1  ; Untyped                                     ;
+-------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_OUT:inst2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IDLE           ; 00    ; Unsigned Binary                   ;
; SEND           ; 01    ; Unsigned Binary                   ;
; SEND_n         ; 10    ; Unsigned Binary                   ;
; END            ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cylon_1_ran:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_6vg1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                         ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 1                                       ;
; Entity Instance            ; FIFO_ADIN:inst8|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 8                                       ;
;     -- LPM_NUMWORDS        ; 4096                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
+----------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; cylon_1_ran:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 8                                                 ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 20 20:44:59 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 4 design units, including 4 entities, in source file fpga2mcu.v
    Info (12023): Found entity 1: SAVE_ADDR
    Info (12023): Found entity 2: SELECT_ADDR
    Info (12023): Found entity 3: BUFF_SEND_DATA
    Info (12023): Found entity 4: BUFF
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf
    Info (12023): Found entity 1: FPGA_EP2C
Warning (12019): Can't analyze file -- file FPGA2AR9331.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ram_2port.v
    Info (12023): Found entity 1: RAM_2PORT
Info (12021): Found 2 design units, including 1 entities, in source file phase_addr.vhd
    Info (12022): Found design unit 1: phase_acc-one
    Info (12023): Found entity 1: phase_acc
Info (12021): Found 2 design units, including 1 entities, in source file fre_buffer.vhd
    Info (12022): Found design unit 1: FrewSave_16-one
    Info (12023): Found entity 1: FrewSave_16
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file fifo_adin.v
    Info (12023): Found entity 1: FIFO_ADIN
Info (12021): Found 2 design units, including 1 entities, in source file cylon_1_ran.vhd
    Info (12022): Found design unit 1: cylon_1_ran-SYN
    Info (12023): Found entity 1: cylon_1_ran
Info (12021): Found 2 design units, including 2 entities, in source file state_wrrqe.v
    Info (12023): Found entity 1: ADC_FIFO
    Info (12023): Found entity 2: SPI_OUT
Warning (10236): Verilog HDL Implicit Net warning at state_wrrqe.v(15): created implicit net for "aclk_pp"
Info (12127): Elaborating entity "FPGA_EP2C" for the top level hierarchy
Warning (275043): Pin "INT4" is missing source
Warning (275043): Pin "ADS930_DIN" is missing source
Warning (275043): Pin "rd_enable" is missing source
Info (12128): Elaborating entity "ADC_FIFO" for hierarchy "ADC_FIFO:inst4"
Info (10264): Verilog HDL Case Statement information at state_wrrqe.v(69): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "FIFO_ADIN" for hierarchy "FIFO_ADIN:inst8"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO_ADIN:inst8|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO_ADIN:inst8|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cif1.tdf
    Info (12023): Found entity 1: dcfifo_cif1
Info (12128): Elaborating entity "dcfifo_cif1" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6p6.tdf
    Info (12023): Found entity 1: a_graycounter_6p6
Info (12128): Elaborating entity "a_graycounter_6p6" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_27c.tdf
    Info (12023): Found entity 1: a_graycounter_27c
Info (12128): Elaborating entity "a_graycounter_27c" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0011.tdf
    Info (12023): Found entity 1: altsyncram_0011
Info (12128): Elaborating entity "altsyncram_0011" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e7d
Info (12128): Elaborating entity "alt_synch_pipe_e7d" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f7d
Info (12128): Elaborating entity "alt_synch_pipe_f7d" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf
    Info (12023): Found entity 1: dffpipe_g09
Info (12128): Elaborating entity "dffpipe_g09" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf
    Info (12023): Found entity 1: cmpr_q76
Info (12128): Elaborating entity "cmpr_q76" for hierarchy "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|cmpr_q76:rdempty_eq_comp"
Info (12128): Elaborating entity "SELECT_ADDR" for hierarchy "SELECT_ADDR:inst14"
Warning (10240): Verilog HDL Always Construct warning at FPGA2MCU.v(20): inferring latch(es) for variable "read_en", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "read_en" at FPGA2MCU.v(20)
Info (12128): Elaborating entity "SAVE_ADDR" for hierarchy "SAVE_ADDR:inst"
Info (12128): Elaborating entity "SPI_OUT" for hierarchy "SPI_OUT:inst2"
Warning (10230): Verilog HDL assignment warning at state_wrrqe.v(100): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at state_wrrqe.v(110): truncated value with size 32 to match size of target (16)
Warning (10235): Verilog HDL Always Construct warning at state_wrrqe.v(142): variable "counter" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at state_wrrqe.v(161): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at state_wrrqe.v(170): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "BUFF_SEND_DATA" for hierarchy "BUFF_SEND_DATA:inst11"
Warning (10240): Verilog HDL Always Construct warning at FPGA2MCU.v(73): inferring latch(es) for variable "DATA_OUT", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FPGA2MCU.v(73): inferring latch(es) for variable "FINISH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "FINISH" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[0]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[1]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[2]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[3]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[4]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[5]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[6]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[7]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[8]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[9]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[10]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[11]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[12]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[13]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[14]" at FPGA2MCU.v(73)
Info (10041): Inferred latch for "DATA_OUT[15]" at FPGA2MCU.v(73)
Info (12128): Elaborating entity "cylon_1_ran" for hierarchy "cylon_1_ran:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cylon_1_ran:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "cylon_1_ran:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "cylon_1_ran:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vg1.tdf
    Info (12023): Found entity 1: altsyncram_6vg1
Info (12128): Elaborating entity "altsyncram_6vg1" for hierarchy "cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated"
Info (12128): Elaborating entity "phase_acc" for hierarchy "phase_acc:inst3"
Info (12128): Elaborating entity "BUFF" for hierarchy "BUFF:inst5"
Warning (10036): Verilog HDL or VHDL warning at FPGA2MCU.v(90): object "en2" assigned a value but never read
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "INT4" is stuck at GND
    Warning (13410): Pin "ADS930_DIN" is stuck at GND
    Warning (13410): Pin "ADS930_SCLK" is stuck at GND
    Warning (13410): Pin "rd_enable" is stuck at GND
    Warning (13410): Pin "ADS930_SEL" is stuck at VCC
    Warning (13410): Pin "ADCOE" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/output_files/FPGA_EP2C.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 23 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 275 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 503 megabytes
    Info: Processing ended: Wed May 20 20:45:05 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP4C6E/output_files/FPGA_EP2C.map.smsg.


