# FIFO-Shift-Register-parametrised

Implemented a FIFO Shift Register in Verilog, with parametrized width and depth, as well as a testbench.



