{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695737829199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695737829199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 11:17:09 2023 " "Processing started: Tue Sep 26 11:17:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695737829199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737829199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737829199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695737829323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695737829323 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DHT11_Made_in_china.v(229) " "Verilog HDL information at DHT11_Made_in_china.v(229): always construct contains both blocking and non-blocking assignments" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 229 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695737834197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DHT11_Made_in_china.v 2 2 " "Found 2 design units, including 2 entities, in source file DHT11_Made_in_china.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_Made_in_china " "Found entity 1: DHT11_Made_in_china" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834198 ""} { "Info" "ISGN_ENTITY_NAME" "2 generate_clock_1MHZ " "Found entity 2: generate_clock_1MHZ" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834198 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "o general_MEF.v(127) " "Unrecognized synthesis attribute \"o\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "seletor general_MEF.v(127) " "Unrecognized synthesis attribute \"seletor\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "do general_MEF.v(127) " "Unrecognized synthesis attribute \"do\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "buffer general_MEF.v(127) " "Unrecognized synthesis attribute \"buffer\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "para general_MEF.v(127) " "Unrecognized synthesis attribute \"para\" at general_MEF.v(127)" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "general_MEF.v(108) " "Verilog HDL information at general_MEF.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(285) " "Verilog HDL Expression warning at general_MEF.v(285): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 285 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(292) " "Verilog HDL Expression warning at general_MEF.v(292): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 292 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(316) " "Verilog HDL Expression warning at general_MEF.v(316): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 316 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(322) " "Verilog HDL Expression warning at general_MEF.v(322): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(343) " "Verilog HDL Expression warning at general_MEF.v(343): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 343 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(349) " "Verilog HDL Expression warning at general_MEF.v(349): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 349 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(371) " "Verilog HDL Expression warning at general_MEF.v(371): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 371 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(400) " "Verilog HDL Expression warning at general_MEF.v(400): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 400 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(446) " "Verilog HDL Expression warning at general_MEF.v(446): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 446 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(463) " "Verilog HDL Expression warning at general_MEF.v(463): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 463 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(497) " "Verilog HDL Expression warning at general_MEF.v(497): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 497 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834200 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(523) " "Verilog HDL Expression warning at general_MEF.v(523): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 523 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834200 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(611) " "Verilog HDL Expression warning at general_MEF.v(611): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 611 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695737834200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "general_MEF.v(216) " "Verilog HDL information at general_MEF.v(216): always construct contains both blocking and non-blocking assignments" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695737834200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_MEF.v 1 1 " "Found 1 design units, including 1 entities, in source file general_MEF.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_MEF " "Found entity 1: general_MEF" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor_01_MEF.v(84) " "Verilog HDL information at sensor_01_MEF.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "sensor_01_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695737834200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor_01_MEF.v(229) " "Verilog HDL information at sensor_01_MEF.v(229): always construct contains both blocking and non-blocking assignments" {  } { { "sensor_01_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 229 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695737834200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_01_MEF.v 2 2 " "Found 2 design units, including 2 entities, in source file sensor_01_MEF.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_01_MEF " "Found entity 1: sensor_01_MEF" {  } { { "sensor_01_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834200 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer_pulso_reset " "Found entity 2: timer_pulso_reset" {  } { { "sensor_01_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer_continuous.v(10) " "Verilog HDL information at timer_continuous.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "timer_continuous.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/timer_continuous.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695737834201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_continuous.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_continuous.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_continuous " "Found entity 1: timer_continuous" {  } { { "timer_continuous.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/timer_continuous.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834201 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer_pulso_mudar_estado.v(8) " "Verilog HDL information at timer_pulso_mudar_estado.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "timer_pulso_mudar_estado.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/timer_pulso_mudar_estado.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695737834201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_pulso_mudar_estado.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_pulso_mudar_estado.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_pulso_mudar_estado " "Found entity 1: timer_pulso_mudar_estado" {  } { { "timer_pulso_mudar_estado.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/timer_pulso_mudar_estado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834202 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(26) " "Verilog HDL information at uart_tx.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/uart_tx.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695737834202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695737834202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737834202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "general_MEF " "Elaborating entity \"general_MEF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695737834239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter general_MEF.v(65) " "Verilog HDL or VHDL warning at general_MEF.v(65): object \"counter\" assigned a value but never read" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695737834240 "|general_MEF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt general_MEF.v(66) " "Verilog HDL or VHDL warning at general_MEF.v(66): object \"cnt\" assigned a value but never read" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695737834240 "|general_MEF"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_continuous general_MEF.v(67) " "Verilog HDL or VHDL warning at general_MEF.v(67): object \"counter_continuous\" assigned a value but never read" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695737834240 "|general_MEF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:receiver_uart " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:receiver_uart\"" {  } { { "general_MEF.v" "receiver_uart" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737834259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmiter_data " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmiter_data\"" {  } { { "general_MEF.v" "transmiter_data" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737834261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_pulso_mudar_estado timer_pulso_mudar_estado:temp_mandar_info " "Elaborating entity \"timer_pulso_mudar_estado\" for hierarchy \"timer_pulso_mudar_estado:temp_mandar_info\"" {  } { { "general_MEF.v" "temp_mandar_info" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737834262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_continuous timer_continuous:contador_continuo " "Elaborating entity \"timer_continuous\" for hierarchy \"timer_continuous:contador_continuo\"" {  } { { "general_MEF.v" "contador_continuo" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737834262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_01_MEF sensor_01_MEF:sensor01 " "Elaborating entity \"sensor_01_MEF\" for hierarchy \"sensor_01_MEF:sensor01\"" {  } { { "general_MEF.v" "sensor01" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737834263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_pulso_reset sensor_01_MEF:sensor01\|timer_pulso_reset:reset_pulse_timer " "Elaborating entity \"timer_pulso_reset\" for hierarchy \"sensor_01_MEF:sensor01\|timer_pulso_reset:reset_pulse_timer\"" {  } { { "sensor_01_MEF.v" "reset_pulse_timer" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737834263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_Made_in_china sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor " "Elaborating entity \"DHT11_Made_in_china\" for hierarchy \"sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\"" {  } { { "sensor_01_MEF.v" "dht11_sensor" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/sensor_01_MEF.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737834264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11_Made_in_china.v(170) " "Verilog HDL assignment warning at DHT11_Made_in_china.v(170): truncated value with size 41 to match size of target (40)" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695737834265 "|general_MEF|sensor_01_MEF:sensor01|DHT11_Made_in_china:dht11_sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11_Made_in_china.v(173) " "Verilog HDL assignment warning at DHT11_Made_in_china.v(173): truncated value with size 41 to match size of target (40)" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695737834265 "|general_MEF|sensor_01_MEF:sensor01|DHT11_Made_in_china:dht11_sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_clock_1MHZ sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz " "Elaborating entity \"generate_clock_1MHZ\" for hierarchy \"sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\"" {  } { { "DHT11_Made_in_china.v" "clock_1MHz" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737834266 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 20 -1 0 } } { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695737834881 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695737834881 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[1\] GND " "Pin \"seven_segmentos0\[1\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|seven_segmentos0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[2\] GND " "Pin \"seven_segmentos0\[2\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|seven_segmentos0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[6\] GND " "Pin \"seven_segmentos0\[6\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|seven_segmentos0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[1\] GND " "Pin \"seven_segmentos1\[1\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|seven_segmentos1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[2\] GND " "Pin \"seven_segmentos1\[2\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|seven_segmentos1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[0\] GND " "Pin \"coluna\[0\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|coluna[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[1\] GND " "Pin \"coluna\[1\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|coluna[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[2\] GND " "Pin \"coluna\[2\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|coluna[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[3\] GND " "Pin \"coluna\[3\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|coluna[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coluna\[4\] GND " "Pin \"coluna\[4\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695737835023 "|general_MEF|coluna[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695737835023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695737835119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695737835730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/rp1/depois_do corrompido/output_files/problema1.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/rp1/depois_do corrompido/output_files/problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737835751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695737835821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695737835821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695737835872 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695737835872 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695737835872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "649 " "Implemented 649 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695737835872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695737835872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695737835878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 11:17:15 2023 " "Processing ended: Tue Sep 26 11:17:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695737835878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695737835878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695737835878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695737835878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695737836461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695737836461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 11:17:16 2023 " "Processing started: Tue Sep 26 11:17:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695737836461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695737836461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off problema1 -c problema1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695737836461 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695737836486 ""}
{ "Info" "0" "" "Project  = problema1" {  } {  } 0 0 "Project  = problema1" 0 0 "Fitter" 0 0 1695737836487 ""}
{ "Info" "0" "" "Revision = problema1" {  } {  } 0 0 "Revision = problema1" 0 0 "Fitter" 0 0 1695737836487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695737836533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695737836534 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "problema1 EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"problema1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695737836538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695737836603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695737836603 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695737836754 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695737836757 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695737836793 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695737836793 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695737836796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695737836796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695737836796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695737836796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695737836796 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695737836796 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695737836797 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 34 " "No exact pin location assignment(s) for 7 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695737837185 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema1.sdc " "Synopsys Design Constraints File file not found: 'problema1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695737837377 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695737837377 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695737837384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695737837384 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695737837384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clock~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695737837451 ""}  } { { "general_MEF.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/general_MEF.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695737837451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "Automatically promoted node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695737837451 ""}  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695737837451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "Automatically promoted node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695737837451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector10~6 " "Destination node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector10~6" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695737837451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector3~5 " "Destination node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector3~5" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695737837451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector0~1 " "Destination node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector0~1" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695737837451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector1~0 " "Destination node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector1~0" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695737837451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|cnt\[6\]~54 " "Destination node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|cnt\[6\]~54" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695737837451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector3~7 " "Destination node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector3~7" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695737837451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector3~9 " "Destination node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector3~9" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695737837451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector2~2 " "Destination node sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|Selector2~2" {  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695737837451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695737837451 ""}  } { { "DHT11_Made_in_china.v" "" { Text "/home/aluno/Downloads/rp1/depois_do corrompido/DHT11_Made_in_china.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695737837451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695737837625 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695737837626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695737837626 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695737837628 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695737837629 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695737837631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695737837631 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695737837632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695737837663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695737837664 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695737837664 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695737837667 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695737837667 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695737837667 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 9 26 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695737837667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 34 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695737837667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695737837667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 42 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695737837667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695737837667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695737837667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695737837667 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 33 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695737837667 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695737837667 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695737837667 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695737837726 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695737837729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695737838362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695737838510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695737838529 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695737840264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695737840264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695737840483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "/home/aluno/Downloads/rp1/depois_do corrompido/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695737841663 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695737841663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695737842476 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695737842476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695737842478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695737842568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695737842576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695737842745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695737842746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695737842938 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695737843311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/rp1/depois_do corrompido/output_files/problema1.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/rp1/depois_do corrompido/output_files/problema1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695737843652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1154 " "Peak virtual memory: 1154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695737843886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 11:17:23 2023 " "Processing ended: Tue Sep 26 11:17:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695737843886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695737843886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695737843886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695737843886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695737844534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695737844534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 11:17:24 2023 " "Processing started: Tue Sep 26 11:17:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695737844534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695737844534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off problema1 -c problema1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695737844534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695737844686 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695737845343 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695737845372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695737845463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 11:17:25 2023 " "Processing ended: Tue Sep 26 11:17:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695737845463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695737845463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695737845463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695737845463 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695737845540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695737846023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695737846023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 11:17:25 2023 " "Processing started: Tue Sep 26 11:17:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695737846023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta problema1 -c problema1 " "Command: quartus_sta problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846023 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695737846053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695737846111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695737846111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846174 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema1.sdc " "Synopsys Design Constraints File file not found: 'problema1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695737846405 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846406 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695737846408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " "create_clock -period 1.000 -name sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695737846408 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " "create_clock -period 1.000 -name sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695737846408 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846408 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846412 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695737846412 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695737846415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695737846436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695737846436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.695 " "Worst-case setup slack is -4.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.695            -222.536 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -4.695            -222.536 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.389            -630.590 clock  " "   -4.389            -630.590 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -5.631 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "   -0.488              -5.631 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clock  " "    0.393               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "    0.400               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "    0.576               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.369 " "Worst-case recovery slack is -1.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369            -141.145 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -1.369            -141.145 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.229 " "Worst-case removal slack is 1.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "    1.229               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -316.540 clock  " "   -3.000            -316.540 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -150.345 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -1.285            -150.345 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "   -1.285             -20.560 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846441 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695737846477 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846477 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695737846480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695737846498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695737846738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695737846811 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695737846811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.221 " "Worst-case setup slack is -4.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221            -194.318 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -4.221            -194.318 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.860            -557.083 clock  " "   -3.860            -557.083 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -3.343 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "   -0.345              -3.343 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clock  " "    0.345               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "    0.362               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "    0.470               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.184 " "Worst-case recovery slack is -1.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184            -120.695 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -1.184            -120.695 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.154 " "Worst-case removal slack is 1.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "    1.154               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -316.540 clock  " "   -3.000            -316.540 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -150.345 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -1.285            -150.345 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "   -1.285             -20.560 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846821 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695737846864 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846864 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695737846867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695737846954 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695737846956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695737846956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.848 " "Worst-case setup slack is -1.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848             -54.499 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -1.848             -54.499 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614            -184.338 clock  " "   -1.614            -184.338 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "    0.212               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "    0.129               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "    0.198               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.250 " "Worst-case recovery slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250             -18.193 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -0.250             -18.193 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.585 " "Worst-case removal slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "    0.585               0.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -261.436 clock  " "   -3.000            -261.436 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -117.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk  " "   -1.000            -117.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10  " "   -1.000             -16.000 sensor_01_MEF:sensor01\|DHT11_Made_in_china:dht11_sensor\|state.s10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695737846972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695737846972 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695737847019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695737847019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695737847291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695737847292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695737847331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 11:17:27 2023 " "Processing ended: Tue Sep 26 11:17:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695737847331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695737847331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695737847331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695737847331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695737847987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695737847988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 11:17:27 2023 " "Processing started: Tue Sep 26 11:17:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695737847988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695737847988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off problema1 -c problema1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695737847988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695737848182 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema1.vo /home/aluno/Downloads/rp1/depois_do corrompido/simulation/modelsim/ simulation " "Generated file problema1.vo in folder \"/home/aluno/Downloads/rp1/depois_do corrompido/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695737848273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695737848286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 11:17:28 2023 " "Processing ended: Tue Sep 26 11:17:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695737848286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695737848286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695737848286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695737848286 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695737848382 ""}
