

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_GRAD'
================================================================
* Date:           Sun Jun 16 06:03:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.879 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1031|     1031|  5.155 us|  5.155 us|  1031|  1031|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- GRAD    |     1029|     1029|         7|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      63|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      163|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      163|     131|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_102_p2  |         +|   0|  0|  18|          11|           1|
    |add_ln36_fu_112_p2  |         +|   0|  0|  24|          17|          17|
    |icmp_ln35_fu_96_p2  |      icmp|   0|  0|  19|          11|          12|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  63|          40|          32|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   11|         22|
    |i_1_fu_42                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |data_load_reg_162                 |  32|   0|   32|          0|
    |i_1_fu_42                         |  11|   0|   11|          0|
    |i_reg_148                         |  11|   0|   11|          0|
    |mul_i8_reg_172                    |  32|   0|   32|          0|
    |i_reg_148                         |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 163|  32|  110|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|grp_fu_305_p_din0   |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|grp_fu_305_p_din1   |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|grp_fu_305_p_dout0  |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|grp_fu_305_p_ce     |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_GRAD|  return value|
|shl_ln              |   in|   17|     ap_none|               shl_ln|        scalar|
|data_address0       |  out|   17|   ap_memory|                 data|         array|
|data_ce0            |  out|    1|   ap_memory|                 data|         array|
|data_q0             |   in|   32|   ap_memory|                 data|         array|
|scale_assign        |   in|   32|     ap_none|         scale_assign|        scalar|
|gradient_address0   |  out|   10|   ap_memory|             gradient|         array|
|gradient_ce0        |  out|    1|   ap_memory|             gradient|         array|
|gradient_we0        |  out|    1|   ap_memory|             gradient|         array|
|gradient_d0         |  out|   32|   ap_memory|             gradient|         array|
+--------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 10 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%scale_assign_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale_assign"   --->   Operation 12 'read' 'scale_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %shl_ln"   --->   Operation 13 'read' 'shl_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln35 = store i11 0, i11 %i_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 14 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i12"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i11 %i_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.96ns)   --->   "%icmp_ln35 = icmp_eq  i11 %i, i11 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 17 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.96ns)   --->   "%add_ln35 = add i11 %i, i11 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 18 'add' 'add_ln35' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.i12.split, void %for.inc.i20.preheader.exitStub" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 19 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 20 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.12ns)   --->   "%add_ln36 = add i17 %zext_ln35_1, i17 %shl_ln_read" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 21 'add' 'add_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i17 %add_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 22 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 23 'getelementptr' 'data_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.29ns)   --->   "%data_load = load i17 %data_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 24 'load' 'data_load' <Predicate = (!icmp_ln35)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81920> <RAM>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln35 = store i11 %add_ln35, i11 %i_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 25 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 26 [1/2] (1.29ns)   --->   "%data_load = load i17 %data_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 26 'load' 'data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81920> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %data_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 27 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [4/4] (2.78ns)   --->   "%mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 28 'fmul' 'mul_i8' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 29 [3/4] (2.78ns)   --->   "%mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 29 'fmul' 'mul_i8' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 30 [2/4] (2.78ns)   --->   "%mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 30 'fmul' 'mul_i8' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 31 [1/4] (2.78ns)   --->   "%mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 31 'fmul' 'mul_i8' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 33 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 35 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%gradient_addr = getelementptr i32 %gradient, i64 0, i64 %zext_ln35" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 36 'getelementptr' 'gradient_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %mul_i8, i10 %gradient_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 37 'store' 'store_ln36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc.i12" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 38 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ shl_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gradient]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 01000000]
specinterface_ln0      (specinterface    ) [ 00000000]
scale_assign_read      (read             ) [ 01111110]
shl_ln_read            (read             ) [ 00000000]
store_ln35             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
i                      (load             ) [ 01111111]
icmp_ln35              (icmp             ) [ 01111110]
add_ln35               (add              ) [ 00000000]
br_ln35                (br               ) [ 00000000]
zext_ln35_1            (zext             ) [ 00000000]
add_ln36               (add              ) [ 00000000]
zext_ln36              (zext             ) [ 00000000]
data_addr              (getelementptr    ) [ 01100000]
store_ln35             (store            ) [ 00000000]
data_load              (load             ) [ 01010000]
bitcast_ln36           (bitcast          ) [ 01001110]
mul_i8                 (fmul             ) [ 01000001]
zext_ln35              (zext             ) [ 00000000]
specpipeline_ln35      (specpipeline     ) [ 00000000]
speclooptripcount_ln35 (speclooptripcount) [ 00000000]
specloopname_ln35      (specloopname     ) [ 00000000]
gradient_addr          (getelementptr    ) [ 00000000]
store_ln36             (store            ) [ 00000000]
br_ln35                (br               ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="shl_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scale_assign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_assign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gradient">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="scale_assign_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_assign_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="shl_ln_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="17" slack="0"/>
<pin id="54" dir="0" index="1" bw="17" slack="0"/>
<pin id="55" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="17" slack="0"/>
<pin id="62" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="17" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="gradient_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="11" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradient_addr/7 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln36_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i8/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln35_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln35_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln35_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln35_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln36_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="17" slack="0"/>
<pin id="115" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln36_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="17" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln35_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bitcast_ln36_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln35_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="6"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="scale_assign_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2"/>
<pin id="145" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="scale_assign_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="6"/>
<pin id="150" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="153" class="1005" name="icmp_ln35_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="5"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="157" class="1005" name="data_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="1"/>
<pin id="159" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="data_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="167" class="1005" name="bitcast_ln36_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36 "/>
</bind>
</comp>

<comp id="172" class="1005" name="mul_i8_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="52" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="127"><net_src comp="102" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="139"><net_src comp="42" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="146"><net_src comp="46" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="151"><net_src comp="93" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="156"><net_src comp="96" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="58" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="165"><net_src comp="65" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="170"><net_src comp="128" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="175"><net_src comp="84" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {}
	Port: gradient | {7 }
 - Input state : 
	Port: SgdLR_Pipeline_GRAD : shl_ln | {1 }
	Port: SgdLR_Pipeline_GRAD : data | {1 2 }
	Port: SgdLR_Pipeline_GRAD : scale_assign | {1 }
  - Chain level:
	State 1
		store_ln35 : 1
		i : 1
		icmp_ln35 : 2
		add_ln35 : 2
		br_ln35 : 3
		zext_ln35_1 : 2
		add_ln36 : 3
		zext_ln36 : 4
		data_addr : 5
		data_load : 6
		store_ln35 : 3
	State 2
	State 3
		mul_i8 : 1
	State 4
	State 5
	State 6
	State 7
		gradient_addr : 1
		store_ln36 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_84          |    3    |   143   |    78   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln35_fu_102       |    0    |    0    |    18   |
|          |        add_ln36_fu_112       |    0    |    0    |    24   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln35_fu_96       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|   read   | scale_assign_read_read_fu_46 |    0    |    0    |    0    |
|          |    shl_ln_read_read_fu_52    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln35_1_fu_108      |    0    |    0    |    0    |
|   zext   |       zext_ln36_fu_118       |    0    |    0    |    0    |
|          |       zext_ln35_fu_132       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   143   |   138   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   bitcast_ln36_reg_167  |   32   |
|    data_addr_reg_157    |   17   |
|    data_load_reg_162    |   32   |
|       i_1_reg_136       |   11   |
|        i_reg_148        |   11   |
|    icmp_ln35_reg_153    |    1   |
|      mul_i8_reg_172     |   32   |
|scale_assign_read_reg_143|   32   |
+-------------------------+--------+
|          Total          |   168  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_84    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   98   ||   0.92  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   138  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   311  |   156  |
+-----------+--------+--------+--------+--------+
