

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Oct 14 02:52:18 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution4_block
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 9.279 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 3.440 us | 3.440 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |      256|      256|         2|          1|          1|   256|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|      0|        0|      575|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       72|    -|
|Register             |        -|      -|       35|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      8|       35|      647|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U2  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U3  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U4  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U5  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U6  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U7  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulbkb_U8  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_818_p2            |     *    |      0|  0|  40|           8|           8|
    |grp_fu_827_p2            |     *    |      0|  0|  40|           8|           8|
    |grp_fu_836_p2            |     *    |      0|  0|  40|           8|           8|
    |grp_fu_845_p2            |     *    |      0|  0|  40|           8|           8|
    |grp_fu_854_p2            |     *    |      0|  0|  40|           8|           8|
    |grp_fu_863_p2            |     *    |      0|  0|  40|           8|           8|
    |grp_fu_872_p2            |     *    |      0|  0|  40|           8|           8|
    |grp_fu_881_p2            |     *    |      0|  0|  40|           8|           8|
    |add_ln54_fu_198_p2       |     +    |      0|  0|  16|           9|           1|
    |add_ln57_fu_300_p2       |     +    |      0|  0|  17|          10|          10|
    |add_ln60_12_fu_801_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln60_13_fu_805_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln60_15_fu_269_p2    |     +    |      0|  0|  15|           5|           6|
    |add_ln60_2_fu_783_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln60_5_fu_787_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln60_6_fu_791_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln60_9_fu_797_p2     |     +    |      0|  0|  23|          16|          16|
    |i_fu_204_p2              |     +    |      0|  0|  15|           1|           5|
    |j_fu_280_p2              |     +    |      0|  0|  15|           1|           5|
    |res_d0                   |     +    |      0|  0|  16|          16|          16|
    |icmp_ln54_fu_192_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln56_fu_210_p2      |   icmp   |      0|  0|  11|           5|           6|
    |or_ln60_fu_245_p2        |    or    |      0|  0|   6|           6|           1|
    |select_ln57_1_fu_224_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln57_fu_216_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 575|         227|         229|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_174_p4  |   9|          2|    5|         10|
    |i_0_reg_170                   |   9|          2|    5|         10|
    |indvar_flatten_reg_159        |   9|          2|    9|         18|
    |j_0_reg_181                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         15|   26|         55|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_0_reg_170              |  5|   0|    5|          0|
    |icmp_ln54_reg_890        |  1|   0|    1|          0|
    |indvar_flatten_reg_159   |  9|   0|    9|          0|
    |j_0_reg_181              |  5|   0|    5|          0|
    |select_ln57_1_reg_904    |  5|   0|    5|          0|
    |select_ln57_reg_899      |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 35|   0|   35|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    5|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   64|  ap_memory |       a      |     array    |
|a_address1    | out |    5|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   64|  ap_memory |       a      |     array    |
|b_address0    | out |    5|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   64|  ap_memory |       b      |     array    |
|b_address1    | out |    5|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |   64|  ap_memory |       b      |     array    |
|res_address0  | out |    8|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

