INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shire/OneDrive/Desktop/TechSoc/End_eval/End_eval.srcs/sources_1/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-311] analyzing module mux8x1
INFO: [VRFC 10-311] analyzing module mux32x8
INFO: [VRFC 10-311] analyzing module mux64x8
INFO: [VRFC 10-311] analyzing module mux64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shire/OneDrive/Desktop/TechSoc/End_eval/End_eval.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'd_flip_flop' [../../../../End_eval.srcs/sources_1/new/source.v:3]
INFO: [VRFC 10-311] analyzing module register_8bit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register_8bit' [../../../../End_eval.srcs/sources_1/new/source.v:20]
INFO: [VRFC 10-311] analyzing module mux4x1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux4x1' [../../../../End_eval.srcs/sources_1/new/source.v:42]
INFO: [VRFC 10-311] analyzing module mux8x1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux8x1' [../../../../End_eval.srcs/sources_1/new/source.v:65]
INFO: [VRFC 10-311] analyzing module mux32x8
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux32x8' [../../../../End_eval.srcs/sources_1/new/source.v:89]
INFO: [VRFC 10-311] analyzing module mux64x8
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux64x8' [../../../../End_eval.srcs/sources_1/new/source.v:108]
INFO: [VRFC 10-311] analyzing module mux64x16
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux64x16' [../../../../End_eval.srcs/sources_1/new/source.v:126]
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module cla4
INFO: [VRFC 10-311] analyzing module adder_subtractor_8bit
INFO: [VRFC 10-311] analyzing module adder_8bit
INFO: [VRFC 10-311] analyzing module sub_8bit
INFO: [VRFC 10-311] analyzing module incrementer_8bit
INFO: [VRFC 10-311] analyzing module decrementer_8bit
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-311] analyzing module eq
INFO: [VRFC 10-311] analyzing module and_op
INFO: [VRFC 10-311] analyzing module or_op
INFO: [VRFC 10-311] analyzing module not_op
INFO: [VRFC 10-311] analyzing module logical_left_shift
INFO: [VRFC 10-311] analyzing module logical_right_shift
INFO: [VRFC 10-311] analyzing module arithmetic_left_shift
INFO: [VRFC 10-311] analyzing module arithmetic_right_shift
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-311] analyzing module mux8x1
INFO: [VRFC 10-311] analyzing module mux32x8
INFO: [VRFC 10-311] analyzing module mux64x8
INFO: [VRFC 10-311] analyzing module mux64x16
INFO: [VRFC 10-311] analyzing module dec1x17
INFO: [VRFC 10-311] analyzing module functionselector_8bit
INFO: [VRFC 10-311] analyzing module and_8bit
INFO: [VRFC 10-311] analyzing module final_out
INFO: [VRFC 10-311] analyzing module alu_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shire/OneDrive/Desktop/TechSoc/End_eval/End_eval.srcs/sources_1/new/LSU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-311] analyzing module mux8x1
INFO: [VRFC 10-311] analyzing module mux32x8
INFO: [VRFC 10-311] analyzing module mux64x8
INFO: [VRFC 10-311] analyzing module mux64x16
INFO: [VRFC 10-311] analyzing module conditional_jump
INFO: [VRFC 10-311] analyzing module unconditional_jump
INFO: [VRFC 10-311] analyzing module memory_to_wr
INFO: [VRFC 10-311] analyzing module dr_to_memory
