Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: pop_cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pop_cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pop_cpu"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : pop_cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/thujiyuan/pop_cpu/recordDefs.vhd" in Library work.
Architecture recorddefs of Entity recorddefs is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/shumaDecoder.vhd" in Library work.
Architecture behavioral of Entity shumadecoder is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/PC.vhd" in Library work.
Architecture pcbehavioral of Entity pc is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/InsFetcher.vhd" in Library work.
Architecture behavioral of Entity insfetcher is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/PCAdder.vhd" in Library work.
Architecture pcadderbehavioral of Entity pcadder is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/PCSelector.vhd" in Library work.
Architecture pcselectorbehavioral of Entity pcselector is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/IF_IDRegs.vhd" in Library work.
Architecture behavioral of Entity if_idregs is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/Registers.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/bypasser.vhd" in Library work.
Architecture behavioral of Entity bypasser is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/Control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/extender.vhd" in Library work.
Architecture extenderbehavioral of Entity extender is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/AddressAdder.vhd" in Library work.
Architecture behavioral of Entity addressadder is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/ID_EXERegs.vhd" in Library work.
Architecture behavioral of Entity id_exeregs is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/ALUSrc0MUX.vhd" in Library work.
Architecture behavioral of Entity alusrc0mux is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/ALUSrc1MUX.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALUSrc1MUX.vhd" Line 51. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALUSrc1MUX.vhd" Line 53. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALUSrc1MUX.vhd" Line 55. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALUSrc1MUX.vhd" Line 57. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALUSrc1MUX.vhd" Line 59. Choice . is not a locally static expression.
Architecture behavioral of Entity alusrc1mux is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/ALU.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALU.vhd" Line 49. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALU.vhd" Line 51. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALU.vhd" Line 53. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALU.vhd" Line 55. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALU.vhd" Line 57. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALU.vhd" Line 59. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALU.vhd" Line 61. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/ALU.vhd" Line 63. Choice . is not a locally static expression.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/ReadWritePauser.vhd" in Library work.
Architecture behavioral of Entity readwritepauser is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/EXE_MEMRegs.vhd" in Library work.
Architecture behavioral of Entity exe_memregs is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/MEMSrcMUX.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/MEMSrcMUX.vhd" Line 47. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/MEMSrcMUX.vhd" Line 49. Choice . is not a locally static expression.
WARNING:HDLParsers:817 - "F:/thujiyuan/pop_cpu/MEMSrcMUX.vhd" Line 51. Choice . is not a locally static expression.
Architecture behavioral of Entity memsrcmux is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/MEMAccess.vhd" in Library work.
Entity <memaccess> compiled.
Entity <memaccess> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/thujiyuan/pop_cpu/MEM_WBRegs.vhd" in Library work.
Architecture behavioral of Entity mem_wbregs is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/WBSrcMUX.vhd" in Library work.
Architecture behavioral of Entity wbsrcmux is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/clockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "F:/thujiyuan/pop_cpu/pop_cpu.vhd" in Library work.
Architecture behavioral of Entity pop_cpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pop_cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shumaDecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <pcbehavioral>).

Analyzing hierarchy for entity <InsFetcher> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCAdder> in library <work> (architecture <pcadderbehavioral>).

Analyzing hierarchy for entity <PCSelector> in library <work> (architecture <pcselectorbehavioral>).

Analyzing hierarchy for entity <IF_IDRegs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bypasser> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Extender> in library <work> (architecture <extenderbehavioral>).

Analyzing hierarchy for entity <AddressAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ID_EXERegs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUSrc0MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUSrc1MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ReadWritePauser> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXE_MEMRegs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMSrcMUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMAccess> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEM_WBRegs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <WBSrcMUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clockDivider> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pop_cpu> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/thujiyuan/pop_cpu/pop_cpu.vhd" line 647: Unconnected output port 'RA' of component 'Registers'.
Entity <pop_cpu> analyzed. Unit <pop_cpu> generated.

Analyzing Entity <shumaDecoder> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/thujiyuan/pop_cpu/shumaDecoder.vhd" line 74: Mux is complete : default of case is discarded
Entity <shumaDecoder> analyzed. Unit <shumaDecoder> generated.

Analyzing Entity <PC> in library <work> (Architecture <pcbehavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <InsFetcher> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/thujiyuan/pop_cpu/InsFetcher.vhd" line 86: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MEMRead>, <MEMWrite>, <MEMAddr>
INFO:Xst:2679 - Register <Ram2EN> in unit <InsFetcher> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <InsFetcher> analyzed. Unit <InsFetcher> generated.

Analyzing Entity <PCAdder> in library <work> (Architecture <pcadderbehavioral>).
Entity <PCAdder> analyzed. Unit <PCAdder> generated.

Analyzing Entity <PCSelector> in library <work> (Architecture <pcselectorbehavioral>).
Entity <PCSelector> analyzed. Unit <PCSelector> generated.

Analyzing Entity <IF_IDRegs> in library <work> (Architecture <behavioral>).
Entity <IF_IDRegs> analyzed. Unit <IF_IDRegs> generated.

Analyzing Entity <Registers> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/thujiyuan/pop_cpu/Registers.vhd" line 53: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r000>, <r001>, <r010>, <r011>, <r100>, <r101>, <r110>, <r111>, <rT>, <rIH>, <rSP>, <rRA>
Entity <Registers> analyzed. Unit <Registers> generated.

Analyzing Entity <bypasser> in library <work> (Architecture <behavioral>).
Entity <bypasser> analyzed. Unit <bypasser> generated.

Analyzing Entity <Control> in library <work> (Architecture <behavioral>).
Entity <Control> analyzed. Unit <Control> generated.

Analyzing Entity <Extender> in library <work> (Architecture <extenderbehavioral>).
Entity <Extender> analyzed. Unit <Extender> generated.

Analyzing Entity <AddressAdder> in library <work> (Architecture <behavioral>).
Entity <AddressAdder> analyzed. Unit <AddressAdder> generated.

Analyzing Entity <ID_EXERegs> in library <work> (Architecture <behavioral>).
Entity <ID_EXERegs> analyzed. Unit <ID_EXERegs> generated.

Analyzing Entity <ALUSrc0MUX> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/thujiyuan/pop_cpu/ALUSrc0MUX.vhd" line 57: Mux is complete : default of case is discarded
Entity <ALUSrc0MUX> analyzed. Unit <ALUSrc0MUX> generated.

Analyzing Entity <ALUSrc1MUX> in library <work> (Architecture <behavioral>).
Entity <ALUSrc1MUX> analyzed. Unit <ALUSrc1MUX> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/thujiyuan/pop_cpu/ALU.vhd" line 67: Mux is complete : default of case is discarded
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ReadWritePauser> in library <work> (Architecture <behavioral>).
Entity <ReadWritePauser> analyzed. Unit <ReadWritePauser> generated.

Analyzing Entity <EXE_MEMRegs> in library <work> (Architecture <behavioral>).
Entity <EXE_MEMRegs> analyzed. Unit <EXE_MEMRegs> generated.

Analyzing Entity <MEMSrcMUX> in library <work> (Architecture <behavioral>).
Entity <MEMSrcMUX> analyzed. Unit <MEMSrcMUX> generated.

Analyzing Entity <MEMAccess> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/thujiyuan/pop_cpu/MEMAccess.vhd" line 96: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
Entity <MEMAccess> analyzed. Unit <MEMAccess> generated.

Analyzing Entity <MEM_WBRegs> in library <work> (Architecture <behavioral>).
Entity <MEM_WBRegs> analyzed. Unit <MEM_WBRegs> generated.

Analyzing Entity <WBSrcMUX> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/thujiyuan/pop_cpu/WBSrcMUX.vhd" line 49: Mux is complete : default of case is discarded
Entity <WBSrcMUX> analyzed. Unit <WBSrcMUX> generated.

Analyzing Entity <clockDivider> in library <work> (Architecture <behavioral>).
Entity <clockDivider> analyzed. Unit <clockDivider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <shumaDecoder>.
    Related source file is "F:/thujiyuan/pop_cpu/shumaDecoder.vhd".
    Found 16x7-bit ROM for signal <decode>.
    Summary:
	inferred   1 ROM(s).
Unit <shumaDecoder> synthesized.


Synthesizing Unit <PC>.
    Related source file is "F:/thujiyuan/pop_cpu/PC.vhd".
    Found 16-bit register for signal <PCout>.
    Found 1-bit register for signal <init>.
    Found 16-bit register for signal <lastPC>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <InsFetcher>.
    Related source file is "F:/thujiyuan/pop_cpu/InsFetcher.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <MEMReadData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 18-bit register for signal <Ram2Addr>.
    Found 1-bit register for signal <Ram2WE>.
    Found 1-bit register for signal <Ram2OE>.
    Found 16-bit tristate buffer for signal <Ram2Data>.
    Found 18-bit comparator less for signal <ins$cmp_lt0000> created at line 89.
    Found 16-bit register for signal <Mtridata_Ram2Data> created at line 62.
    Found 18-bit comparator greatequal for signal <Ram2OE$cmp_ge0000> created at line 68.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Tristate(s).
Unit <InsFetcher> synthesized.


Synthesizing Unit <PCAdder>.
    Related source file is "F:/thujiyuan/pop_cpu/PCAdder.vhd".
    Found 16-bit adder for signal <PCout>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCAdder> synthesized.


Synthesizing Unit <PCSelector>.
    Related source file is "F:/thujiyuan/pop_cpu/PCSelector.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <PCout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 3-to-1 multiplexer for signal <PCout$mux0002>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <PCSelector> synthesized.


Synthesizing Unit <IF_IDRegs>.
    Related source file is "F:/thujiyuan/pop_cpu/IF_IDRegs.vhd".
    Found 16-bit register for signal <outInst>.
    Found 3-bit register for signal <outRyNum>.
    Found 16-bit register for signal <outPC>.
    Found 3-bit register for signal <outRxNum>.
    Found 16-bit register for signal <tempInst>.
    Found 16-bit register for signal <tempPC>.
    Found 3-bit register for signal <tempRxNum>.
    Found 3-bit register for signal <tempRyNum>.
    Summary:
	inferred  76 D-type flip-flop(s).
Unit <IF_IDRegs> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "F:/thujiyuan/pop_cpu/Registers.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <rx>.
    Found 16-bit 8-to-1 multiplexer for signal <ry>.
    Found 16-bit register for signal <r000>.
    Found 16-bit register for signal <r001>.
    Found 16-bit register for signal <r010>.
    Found 16-bit register for signal <r011>.
    Found 16-bit register for signal <r100>.
    Found 16-bit register for signal <r101>.
    Found 16-bit register for signal <r110>.
    Found 16-bit register for signal <r111>.
    Found 16-bit register for signal <rIH>.
    Found 16-bit register for signal <rRA>.
    Found 16-bit register for signal <rSP>.
    Found 16-bit register for signal <rT>.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <bypasser>.
    Related source file is "F:/thujiyuan/pop_cpu/bypasser.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <outrx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <outry>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit comparator equal for signal <dataPause$cmp_eq0012> created at line 116.
    Found 4-bit comparator equal for signal <dataPause$cmp_eq0013> created at line 77.
    Found 4-bit comparator equal for signal <dataPause$cmp_eq0021> created at line 166.
    Found 4-bit comparator equal for signal <dataPause$cmp_eq0022> created at line 202.
    Found 4-bit comparator equal for signal <outrx$cmp_eq0000> created at line 157.
    Found 4-bit comparator not equal for signal <outrx$cmp_ne0002> created at line 77.
    Found 4-bit comparator equal for signal <outry$cmp_eq0000> created at line 240.
    Found 4-bit comparator not equal for signal <outry$cmp_ne0001> created at line 166.
    Summary:
	inferred   8 Comparator(s).
Unit <bypasser> synthesized.


Synthesizing Unit <Control>.
    Related source file is "F:/thujiyuan/pop_cpu/Control.vhd".
    Found 4x7-bit ROM for signal <instruction_1_0$rom0000>.
    Found 4x3-bit ROM for signal <immSel$mux0000> created at line 235.
    Summary:
	inferred   2 ROM(s).
Unit <Control> synthesized.


Synthesizing Unit <Extender>.
    Related source file is "F:/thujiyuan/pop_cpu/extender.vhd".
WARNING:Xst:647 - Input <ins<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <immResult>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 6-to-1 multiplexer for signal <immResult$mux0010>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Extender> synthesized.


Synthesizing Unit <AddressAdder>.
    Related source file is "F:/thujiyuan/pop_cpu/AddressAdder.vhd".
    Found 16-bit adder for signal <result>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AddressAdder> synthesized.


Synthesizing Unit <ID_EXERegs>.
    Related source file is "F:/thujiyuan/pop_cpu/ID_EXERegs.vhd".
    Found 16-bit register for signal <outIH>.
    Found 3-bit register for signal <outALUFunc>.
    Found 16-bit register for signal <outPC>.
    Found 16-bit register for signal <outRA>.
    Found 16-bit register for signal <outSP>.
    Found 2-bit register for signal <outMEMSrc>.
    Found 16-bit register for signal <outRx>.
    Found 16-bit register for signal <outRy>.
    Found 1-bit register for signal <outRegWrite>.
    Found 1-bit register for signal <outMEMRead>.
    Found 2-bit register for signal <outALUSrc0>.
    Found 1-bit register for signal <outMEMWrite>.
    Found 3-bit register for signal <outALUSrc1>.
    Found 4-bit register for signal <outWBDes>.
    Found 1-bit register for signal <outWBSrc>.
    Found 16-bit register for signal <outExtend>.
    Found 3-bit register for signal <tempALUFunc>.
    Found 2-bit register for signal <tempALUSrc0>.
    Found 3-bit register for signal <tempALUSrc1>.
    Found 16-bit register for signal <tempExtend>.
    Found 16-bit register for signal <tempIH>.
    Found 1-bit register for signal <tempMEMRead>.
    Found 2-bit register for signal <tempMEMSrc>.
    Found 1-bit register for signal <tempMEMWrite>.
    Found 16-bit register for signal <tempPC>.
    Found 16-bit register for signal <tempRA>.
    Found 1-bit register for signal <tempRegWrite>.
    Found 16-bit register for signal <tempRx>.
    Found 16-bit register for signal <tempRy>.
    Found 16-bit register for signal <tempSP>.
    Found 4-bit register for signal <tempWBDes>.
    Found 1-bit register for signal <tempWBSrc>.
    Summary:
	inferred 260 D-type flip-flop(s).
Unit <ID_EXERegs> synthesized.


Synthesizing Unit <ALUSrc0MUX>.
    Related source file is "F:/thujiyuan/pop_cpu/ALUSrc0MUX.vhd".
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Found 16-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <ALUSrc0MUX> synthesized.


Synthesizing Unit <ALUSrc1MUX>.
    Related source file is "F:/thujiyuan/pop_cpu/ALUSrc1MUX.vhd".
Unit <ALUSrc1MUX> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "F:/thujiyuan/pop_cpu/ALU.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <rst>.
    Found 16-bit addsub for signal <rst$addsub0000>.
    Found 16-bit comparator equal for signal <rst$cmp_eq0001> created at line 64.
    Found 16-bit shifter logical left for signal <rst$shift0006> created at line 50.
    Found 16-bit shifter logical right for signal <rst$shift0007> created at line 52.
    Found 16-bit shifter arithmetic right for signal <rst$shift0008> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <ReadWritePauser>.
    Related source file is "F:/thujiyuan/pop_cpu/ReadWritePauser.vhd".
    Found 16-bit comparator less for signal <readWritePause$cmp_lt0000> created at line 47.
    Summary:
	inferred   1 Comparator(s).
Unit <ReadWritePauser> synthesized.


Synthesizing Unit <EXE_MEMRegs>.
    Related source file is "F:/thujiyuan/pop_cpu/EXE_MEMRegs.vhd".
    Found 16-bit register for signal <outRst>.
    Found 16-bit register for signal <outRA>.
    Found 2-bit register for signal <outMEMSrc>.
    Found 16-bit register for signal <outRx>.
    Found 16-bit register for signal <outRy>.
    Found 1-bit register for signal <outRegWrite>.
    Found 1-bit register for signal <outMEMRead>.
    Found 1-bit register for signal <outMEMWrite>.
    Found 4-bit register for signal <outWBDes>.
    Found 1-bit register for signal <outWBSrc>.
    Found 1-bit register for signal <tempMEMRead>.
    Found 2-bit register for signal <tempMEMSrc>.
    Found 1-bit register for signal <tempMEMWrite>.
    Found 16-bit register for signal <tempRA>.
    Found 1-bit register for signal <tempRegWrite>.
    Found 16-bit register for signal <tempRst>.
    Found 16-bit register for signal <tempRx>.
    Found 16-bit register for signal <tempRy>.
    Found 4-bit register for signal <tempWBDes>.
    Found 1-bit register for signal <tempWBSrc>.
    Summary:
	inferred 148 D-type flip-flop(s).
Unit <EXE_MEMRegs> synthesized.


Synthesizing Unit <MEMSrcMUX>.
    Related source file is "F:/thujiyuan/pop_cpu/MEMSrcMUX.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <MEMSrcMUX> synthesized.


Synthesizing Unit <MEMAccess>.
    Related source file is "F:/thujiyuan/pop_cpu/MEMAccess.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <rdn> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_RAM1data> created at line 71. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 18-bit latch for signal <RAM1addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <RAM1WE>.
    Found 1-bit register for signal <RAM1EN>.
    Found 16-bit tristate buffer for signal <RAM1data>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <wrn>.
    Found 1-bit register for signal <RAM1OE>.
    Found 16-bit register for signal <Mtridata_RAM1data> created at line 71.
    Found 16-bit comparator less for signal <RAMbuffer$cmp_lt0000> created at line 132.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <MEMAccess> synthesized.


Synthesizing Unit <MEM_WBRegs>.
    Related source file is "F:/thujiyuan/pop_cpu/MEM_WBRegs.vhd".
    Found 16-bit register for signal <outRst>.
    Found 1-bit register for signal <outRegWrite>.
    Found 16-bit register for signal <outBuffer>.
    Found 4-bit register for signal <outWBDes>.
    Found 1-bit register for signal <outWBSrc>.
    Found 16-bit register for signal <tempBuffer>.
    Found 1-bit register for signal <tempRegWrite>.
    Found 16-bit register for signal <tempRst>.
    Found 4-bit register for signal <tempWBDes>.
    Found 1-bit register for signal <tempWBSrc>.
    Summary:
	inferred  76 D-type flip-flop(s).
Unit <MEM_WBRegs> synthesized.


Synthesizing Unit <WBSrcMUX>.
    Related source file is "F:/thujiyuan/pop_cpu/WBSrcMUX.vhd".
Unit <WBSrcMUX> synthesized.


Synthesizing Unit <clockDivider>.
    Related source file is "F:/thujiyuan/pop_cpu/clockDivider.vhd".
    Found 1-bit register for signal <outclk>.
    Found 1-bit register for signal <clk>.
    Found 17-bit up counter for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <clockDivider> synthesized.


Synthesizing Unit <pop_cpu>.
    Related source file is "F:/thujiyuan/pop_cpu/pop_cpu.vhd".
WARNING:Xst:653 - Signal <Registers_IDEXERegs_RA> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <pop_cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 2
 4x3-bit ROM                                           : 1
 4x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 83
 1-bit register                                        : 38
 16-bit register                                       : 33
 2-bit register                                        : 3
 3-bit register                                        : 6
 4-bit register                                        : 3
# Latches                                              : 7
 1-bit latch                                           : 1
 16-bit latch                                          : 5
 18-bit latch                                          : 1
# Comparators                                          : 13
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 2
 18-bit comparator greatequal                          : 1
 18-bit comparator less                                : 1
 4-bit comparator equal                                : 6
 4-bit comparator not equal                            : 2
# Multiplexers                                         : 7
 16-bit 3-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 6-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 3
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch init hinder the constant cleaning in the block p.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <outRA_0> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_1> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_2> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_3> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_4> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_5> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_6> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_7> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_8> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_9> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_10> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_11> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_12> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_13> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_14> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_15> (without init value) has a constant value of 0 in block <exemr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram2Addr_17> (without init value) has a constant value of 0 in block <insf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram2Addr_16> (without init value) has a constant value of 0 in block <insf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_0> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_1> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_2> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_3> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_4> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_5> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_6> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_7> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_8> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_9> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_10> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_11> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_12> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_13> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_14> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_15> (without init value) has a constant value of 0 in block <idexe>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 2
 4x3-bit ROM                                           : 1
 4x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 602
 Flip-Flops                                            : 602
# Latches                                              : 7
 1-bit latch                                           : 1
 16-bit latch                                          : 5
 18-bit latch                                          : 1
# Comparators                                          : 13
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 2
 18-bit comparator greatequal                          : 1
 18-bit comparator less                                : 1
 4-bit comparator equal                                : 6
 4-bit comparator not equal                            : 2
# Multiplexers                                         : 37
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 3-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 6-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch init hinder the constant cleaning in the block PC.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <17> in Unit <LPM_LATCH_7> is equivalent to the following FF/Latch, which will be removed : <16> 
INFO:Xst:2261 - The FF/Latch <outRA_0> in Unit <ID_EXERegs> is equivalent to the following 15 FFs/Latches, which will be removed : <outRA_1> <outRA_2> <outRA_3> <outRA_4> <outRA_5> <outRA_6> <outRA_7> <outRA_8> <outRA_9> <outRA_10> <outRA_11> <outRA_12> <outRA_13> <outRA_14> <outRA_15> 
WARNING:Xst:1710 - FF/Latch <17> (without init value) has a constant value of 0 in block <LPM_LATCH_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outRA_0> (without init value) has a constant value of 0 in block <ID_EXERegs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <insf/Ram2Addr_16> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <insf/Ram2Addr_17> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <immResult_10> in Unit <Extender> is equivalent to the following 5 FFs/Latches, which will be removed : <immResult_11> <immResult_12> <immResult_13> <immResult_14> <immResult_15> 
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: rst_shift0005<15>.

Optimizing unit <pop_cpu> ...

Optimizing unit <PC> ...

Optimizing unit <IF_IDRegs> ...

Optimizing unit <Registers> ...

Optimizing unit <Control> ...

Optimizing unit <ID_EXERegs> ...

Optimizing unit <ALU> ...

Optimizing unit <EXE_MEMRegs> ...

Optimizing unit <MEM_WBRegs> ...

Optimizing unit <clockDivider> ...

Optimizing unit <bypasser> ...

Optimizing unit <Extender> ...
WARNING:Xst:1710 - FF/Latch <exemr/outRA_15> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_14> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_13> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_12> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_11> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_10> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_9> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_8> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_7> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_6> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_5> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_4> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_3> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_2> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_1> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exemr/outRA_0> (without init value) has a constant value of 0 in block <pop_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <regis/rRA_15> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_14> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_13> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_12> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_11> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_10> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_9> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_8> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_7> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_6> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_5> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_4> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_3> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_2> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_1> of sequential type is unconnected in block <pop_cpu>.
WARNING:Xst:2677 - Node <regis/rRA_0> of sequential type is unconnected in block <pop_cpu>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <idexe/outMEMRead> in Unit <pop_cpu> is equivalent to the following FF/Latch, which will be removed : <idexe/outWBSrc> 
INFO:Xst:2261 - The FF/Latch <idexe/outExtend_15> in Unit <pop_cpu> is equivalent to the following 5 FFs/Latches, which will be removed : <idexe/outExtend_14> <idexe/outExtend_13> <idexe/outExtend_12> <idexe/outExtend_11> <idexe/outExtend_10> 
INFO:Xst:2261 - The FF/Latch <exemr/outMEMRead> in Unit <pop_cpu> is equivalent to the following FF/Latch, which will be removed : <exemr/outWBSrc> 
Found area constraint ratio of 100 (+ 5) on block pop_cpu, actual ratio is 8.
FlipFlop idexe/outALUSrc0_0 has been replicated 1 time(s)
FlipFlop idexe/outALUSrc1_1 has been replicated 3 time(s)
FlipFlop idexe/outALUSrc1_2 has been replicated 3 time(s)
Latch memac/Mtrien_RAM1data has been replicated 15 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 569
 Flip-Flops                                            : 569

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pop_cpu.ngr
Top Level Output File Name         : pop_cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 109

Cell Usage :
# BELS                             : 1664
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 31
#      LUT2                        : 86
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 375
#      LUT3_D                      : 16
#      LUT3_L                      : 19
#      LUT4                        : 679
#      LUT4_D                      : 15
#      LUT4_L                      : 30
#      MUXCY                       : 69
#      MUXF5                       : 206
#      MUXF6                       : 48
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 676
#      FD                          : 111
#      FD_1                        : 16
#      FDC_1                       : 1
#      FDCP_1                      : 16
#      FDCPE                       : 3
#      FDE                         : 19
#      FDE_1                       : 192
#      FDP_1                       : 1
#      FDPE_1                      : 2
#      FDR                         : 121
#      FDRE                        : 38
#      FDRS                        : 49
#      LD                          : 75
#      LD_1                        : 16
#      LDE                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 108
#      IBUF                        : 2
#      IOBUF                       : 32
#      OBUF                        : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      687  out of   8672     7%  
 Number of Slice Flip Flops:            610  out of  17344     3%  
 Number of 4 input LUTs:               1274  out of  17344     7%  
 Number of IOs:                         109
 Number of bonded IOBs:                 109  out of    250    43%  
    IOB Flip Flops:                      66
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-----------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)       | Load  |
-----------------------------------------------------+-----------------------------+-------+
pcs/PCout_cmp_eq0000(pcs/PCout_cmp_eq00001:O)        | NONE(*)(pcs/PCout_0)        | 16    |
insf/MEMReadData_not0001(insf/MEMReadData_not00011:O)| NONE(*)(insf/MEMReadData_15)| 32    |
inclk                                                | BUFGP                       | 53    |
memac/RAM1addr_not0001(memac/RAM1addr_not00011:O)    | NONE(*)(memac/RAM1addr_15)  | 16    |
clockd/outclk1                                       | BUFG                        | 516   |
bypas/outrx_not0001(bypas/outrx_not0001139:O)        | NONE(*)(bypas/outrx_15)     | 16    |
bypas/outry_not0001(bypas/outry_not0001_f5:O)        | NONE(*)(bypas/outry_15)     | 16    |
exten/immResult_or0000(exten/immResult_or00001:O)    | NONE(*)(exten/immResult_10) | 11    |
-----------------------------------------------------+-----------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------+------------------------+-------+
Control Signal                                                      | Buffer(FF name)        | Load  |
--------------------------------------------------------------------+------------------------+-------+
insf/Ram2Data_Mtridata_Ram2Data_not0000_inv(insf/Mtrien_Ram2Data1:O)| NONE(insf/Ram2OE)      | 2     |
memac/RAM1EN__and0000(memac/RAM1addr_not000111:O)                   | NONE(memac/RAM1EN)     | 2     |
memac/RAM1EN__and0001(memac/RAM1EN_mux000211:O)                     | NONE(memac/RAM1EN)     | 2     |
exemr/outMEMRead(exemr/outMEMRead:Q)                                | NONE(memac/RAM1WE)     | 1     |
insf/Ram2Addr_0_and0000(insf/Ram2Addr_0_and00001:O)                 | NONE(insf/Ram2Addr_0)  | 1     |
insf/Ram2Addr_0_and0001(insf/Ram2Addr_0_and00011:O)                 | NONE(insf/Ram2Addr_0)  | 1     |
insf/Ram2Addr_10_and0000(insf/Ram2Addr_10_and00001:O)               | NONE(insf/Ram2Addr_10) | 1     |
insf/Ram2Addr_10_and0001(insf/Ram2Addr_10_and00011:O)               | NONE(insf/Ram2Addr_10) | 1     |
insf/Ram2Addr_11_and0000(insf/Ram2Addr_11_and00001:O)               | NONE(insf/Ram2Addr_11) | 1     |
insf/Ram2Addr_11_and0001(insf/Ram2Addr_11_and00011:O)               | NONE(insf/Ram2Addr_11) | 1     |
insf/Ram2Addr_12_and0000(insf/Ram2Addr_12_and00001:O)               | NONE(insf/Ram2Addr_12) | 1     |
insf/Ram2Addr_12_and0001(insf/Ram2Addr_12_and00011:O)               | NONE(insf/Ram2Addr_12) | 1     |
insf/Ram2Addr_13_and0000(insf/Ram2Addr_13_and00001:O)               | NONE(insf/Ram2Addr_13) | 1     |
insf/Ram2Addr_13_and0001(insf/Ram2Addr_13_and00011:O)               | NONE(insf/Ram2Addr_13) | 1     |
insf/Ram2Addr_14_and0000(insf/Ram2Addr_14_and00001:O)               | NONE(insf/Ram2Addr_14) | 1     |
insf/Ram2Addr_14_and0001(insf/Ram2Addr_14_and00011:O)               | NONE(insf/Ram2Addr_14) | 1     |
insf/Ram2Addr_15_and0000(insf/Ram2Addr_15_and00001:O)               | NONE(insf/Ram2Addr_15) | 1     |
insf/Ram2Addr_15_and0001(insf/Ram2Addr_15_and00011:O)               | NONE(insf/Ram2Addr_15) | 1     |
insf/Ram2Addr_1_and0000(insf/Ram2Addr_1_and00001:O)                 | NONE(insf/Ram2Addr_1)  | 1     |
insf/Ram2Addr_1_and0001(insf/Ram2Addr_1_and00011:O)                 | NONE(insf/Ram2Addr_1)  | 1     |
insf/Ram2Addr_2_and0000(insf/Ram2Addr_2_and00001:O)                 | NONE(insf/Ram2Addr_2)  | 1     |
insf/Ram2Addr_2_and0001(insf/Ram2Addr_2_and00011:O)                 | NONE(insf/Ram2Addr_2)  | 1     |
insf/Ram2Addr_3_and0000(insf/Ram2Addr_3_and00001:O)                 | NONE(insf/Ram2Addr_3)  | 1     |
insf/Ram2Addr_3_and0001(insf/Ram2Addr_3_and00011:O)                 | NONE(insf/Ram2Addr_3)  | 1     |
insf/Ram2Addr_4_and0000(insf/Ram2Addr_4_and00001:O)                 | NONE(insf/Ram2Addr_4)  | 1     |
insf/Ram2Addr_4_and0001(insf/Ram2Addr_4_and00011:O)                 | NONE(insf/Ram2Addr_4)  | 1     |
insf/Ram2Addr_5_and0000(insf/Ram2Addr_5_and00001:O)                 | NONE(insf/Ram2Addr_5)  | 1     |
insf/Ram2Addr_5_and0001(insf/Ram2Addr_5_and00011:O)                 | NONE(insf/Ram2Addr_5)  | 1     |
insf/Ram2Addr_6_and0000(insf/Ram2Addr_6_and00001:O)                 | NONE(insf/Ram2Addr_6)  | 1     |
insf/Ram2Addr_6_and0001(insf/Ram2Addr_6_and00011:O)                 | NONE(insf/Ram2Addr_6)  | 1     |
insf/Ram2Addr_7_and0000(insf/Ram2Addr_7_and00001:O)                 | NONE(insf/Ram2Addr_7)  | 1     |
insf/Ram2Addr_7_and0001(insf/Ram2Addr_7_and00011:O)                 | NONE(insf/Ram2Addr_7)  | 1     |
insf/Ram2Addr_8_and0000(insf/Ram2Addr_8_and00001:O)                 | NONE(insf/Ram2Addr_8)  | 1     |
insf/Ram2Addr_8_and0001(insf/Ram2Addr_8_and00011:O)                 | NONE(insf/Ram2Addr_8)  | 1     |
insf/Ram2Addr_9_and0000(insf/Ram2Addr_9_and00001:O)                 | NONE(insf/Ram2Addr_9)  | 1     |
insf/Ram2Addr_9_and0001(insf/Ram2Addr_9_and00011:O)                 | NONE(insf/Ram2Addr_9)  | 1     |
memac/rdn__and0000(memac/rdn__and00001:O)                           | NONE(memac/rdn)        | 1     |
memac/rdn__or0000(memac/rdn__or00001:O)                             | NONE(memac/rdn)        | 1     |
memac/wrn_or0000(memac/wrn_or00001:O)                               | NONE(memac/wrn)        | 1     |
--------------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.127ns (Maximum Frequency: 52.282MHz)
   Minimum input arrival time before clock: 5.810ns
   Maximum output required time after clock: 16.471ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockd/outclk1'
  Clock period: 19.127ns (frequency: 52.282MHz)
  Total number of paths / destination ports: 2636559 / 947
-------------------------------------------------------------------------
Delay:               19.127ns (Levels of Logic = 14)
  Source:            idexe/outALUSrc1_1_1 (FF)
  Destination:       ifidr/outRyNum_2 (FF)
  Source Clock:      clockd/outclk1 rising
  Destination Clock: clockd/outclk1 rising

  Data Path: idexe/outALUSrc1_1_1 to ifidr/outRyNum_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            19   0.591   1.164  idexe/outALUSrc1_1_1 (idexe/outALUSrc1_11)
     LUT3:I1->O            1   0.704   0.424  alus1m/output<13>2 (alus1m/output<13>2)
     LUT4:I3->O            5   0.704   0.808  alus1m/output<13>59 (ALUSrc1MUX_ALU_ALUSrc1<13>)
     LUT4_D:I0->O          3   0.704   0.706  al/rst_or00014 (al/rst_or00014)
     LUT3_L:I0->LO         1   0.704   0.275  al/rst_or000123_1 (al/rst_or000123)
     LUT2:I0->O           19   0.704   1.120  al/rst_shift0005<0>11 (al/N6)
     LUT3:I2->O            1   0.704   0.424  al/rst_shift0005<4>31_SW0 (N385)
     LUT4:I3->O            1   0.704   0.000  al/Mmux_rst_521 (al/Mmux_rst_521)
     MUXF5:I1->O           1   0.321   0.000  al/Mmux_rst_4_f5_9 (al/Mmux_rst_4_f510)
     MUXF6:I0->O           6   0.521   0.704  al/Mmux_rst_2_f6_9 (al/rst<4>1)
     LUT4_L:I2->LO         1   0.704   0.104  conrt/PCSelCtr<0>215_SW0 (N359)
     LUT4:I3->O            1   0.704   0.424  conrt/PCSelCtr<0>215 (conrt/PCSelCtr<0>215)
     LUT4:I3->O            1   0.704   0.420  conrt/PCSelCtr<0>230 (conrt/PCSelCtr<0>230)
     MUXF5:S->O            2   0.739   0.451  conrt/PCSelCtr<0>1008_SW1 (N362)
     LUT4:I3->O           76   0.704   1.276  Control_IFIDRegs_clear1 (Control_IFIDRegs_clear)
     FDR:R                     0.911          ifidr/outRxNum_0
    ----------------------------------------
    Total                     19.127ns (10.827ns logic, 8.300ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inclk'
  Clock period: 6.571ns (frequency: 152.184MHz)
  Total number of paths / destination ports: 607 / 39
-------------------------------------------------------------------------
Delay:               6.571ns (Levels of Logic = 3)
  Source:            clockd/state_3 (FF)
  Destination:       clockd/state_16 (FF)
  Source Clock:      inclk rising
  Destination Clock: inclk rising

  Data Path: clockd/state_3 to clockd/state_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clockd/state_3 (clockd/state_3)
     LUT4:I0->O            1   0.704   0.595  clockd/clk_cmp_eq0000137 (clockd/clk_cmp_eq0000137)
     LUT4:I0->O            3   0.704   0.706  clockd/clk_cmp_eq0000139 (clockd/N11)
     LUT3:I0->O           16   0.704   1.034  clockd/Mcount_state_val1 (clockd/Mcount_state_val)
     FDR:R                     0.911          clockd/state_1
    ----------------------------------------
    Total                      6.571ns (3.614ns logic, 2.957ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'insf/MEMReadData_not0001'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            outRam2Data<15> (PAD)
  Destination:       insf/MEMReadData_15 (LATCH)
  Destination Clock: insf/MEMReadData_not0001 falling

  Data Path: outRam2Data<15> to insf/MEMReadData_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.447  outRam2Data_15_IOBUF (N311)
     LDE:D                     0.308          insf/MEMReadData_15
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clockd/outclk1'
  Total number of paths / destination ports: 113 / 60
-------------------------------------------------------------------------
Offset:              5.810ns (Levels of Logic = 4)
  Source:            outRam2Data<14> (PAD)
  Destination:       ifidr/tempRxNum_2 (FF)
  Destination Clock: clockd/outclk1 rising

  Data Path: outRam2Data<14> to ifidr/tempRxNum_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.622  outRam2Data_14_IOBUF (N312)
     LUT4:I0->O            3   0.704   0.706  insf/ins<14>1 (InsFetcher_IFIDRegs_instruction<14>)
     LUT4:I0->O            6   0.704   0.844  ifidr/tempRyNum_cmp_eq000010 (ifidr/tempRyNum_cmp_eq000010)
     LUT3:I0->O            1   0.704   0.000  ifidr/tempRyNum_mux0001<2>1 (ifidr/tempRyNum_mux0001<2>)
     FDRE:D                    0.308          ifidr/tempRyNum_0
    ----------------------------------------
    Total                      5.810ns (3.638ns logic, 2.172ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inclk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            insf/Ram2OE (FF)
  Destination:       outRam2OE (PAD)
  Source Clock:      inclk falling

  Data Path: insf/Ram2OE to outRam2OE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.420  insf/Ram2OE (insf/Ram2OE)
     OBUF:I->O                 3.272          outRam2OE_OBUF (outRam2OE)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockd/outclk1'
  Total number of paths / destination ports: 28206 / 67
-------------------------------------------------------------------------
Offset:              16.471ns (Levels of Logic = 11)
  Source:            idexe/outALUSrc1_1_1 (FF)
  Destination:       ins<15> (PAD)
  Source Clock:      clockd/outclk1 rising

  Data Path: idexe/outALUSrc1_1_1 to ins<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            19   0.591   1.164  idexe/outALUSrc1_1_1 (idexe/outALUSrc1_11)
     LUT3:I1->O            1   0.704   0.424  alus1m/output<13>2 (alus1m/output<13>2)
     LUT4:I3->O            5   0.704   0.808  alus1m/output<13>59 (ALUSrc1MUX_ALU_ALUSrc1<13>)
     LUT4_D:I0->O          3   0.704   0.706  al/rst_or00014 (al/rst_or00014)
     LUT3_L:I0->LO         1   0.704   0.275  al/rst_or000123_1 (al/rst_or000123)
     LUT2:I0->O           19   0.704   1.120  al/rst_shift0005<0>11 (al/N6)
     LUT3:I2->O            2   0.704   0.482  al/rst_shift0005<15>1 (al/rst_shift0005<15>)
     LUT3:I2->O            1   0.704   0.000  al/Mmux_rst_513 (al/Mmux_rst_513)
     MUXF5:I1->O           1   0.321   0.000  al/Mmux_rst_4_f5_5 (al/Mmux_rst_4_f56)
     MUXF6:I0->O           7   0.521   0.708  al/Mmux_rst_2_f6_5 (al/rst<15>1)
     INV:I->O              2   0.704   0.447  al/rst<15>_inv1_INV_0 (ins_15_OBUF)
     OBUF:I->O                 3.272          ins_15_OBUF (ins<15>)
    ----------------------------------------
    Total                     16.471ns (10.337ns logic, 6.134ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'insf/MEMReadData_not0001'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            memac/Mtrien_RAM1data_1 (LATCH)
  Destination:       RAM1data<15> (PAD)
  Source Clock:      insf/MEMReadData_not0001 falling

  Data Path: memac/Mtrien_RAM1data_1 to RAM1data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  memac/Mtrien_RAM1data_1 (memac/Mtrien_RAM1data_1)
     IOBUF:T->IO               3.272          RAM1data_15_IOBUF (RAM1data<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'memac/RAM1addr_not0001'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            memac/RAM1addr_15 (LATCH)
  Destination:       RAM1addr<15> (PAD)
  Source Clock:      memac/RAM1addr_not0001 falling

  Data Path: memac/RAM1addr_15 to RAM1addr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  memac/RAM1addr_15 (memac/RAM1addr_15)
     OBUF:I->O                 3.272          RAM1addr_15_OBUF (RAM1addr<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.73 secs
 
--> 

Total memory usage is 304780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  105 (   0 filtered)
Number of infos    :   20 (   0 filtered)

