Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/MyProgramme/0arch/PCPU/Ttop_isim_beh.exe" -prj "F:/MyProgramme/0arch/PCPU/Ttop_beh.prj" "Ttop" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/UNICLK.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/CAM_unit.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/res_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/inner_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/half_adder_sub.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/half_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Decoder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/CAM_16.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Wired.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/TLB_16.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Status.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Random.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/text_vga_rom.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/text_vga_ram.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/graph_vga_ram.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Index.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/full_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Epc.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/EntryLo.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/EntryHi.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Count.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Compare.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Cause.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/anti_jitter.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/adder64.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/adder32_Sklansky.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_text.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_port.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_graph.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_cursor.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/uart.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/stall_control.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/santi_jitter.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Reg_HiLo.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/regs.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/PC.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MUL_ID_EXE.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MUL_EXE_EWB.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MUL_control.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/mul_adder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/mul32_s.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MMU.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MEM_WB_REG.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/led_parallel2serial_io.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/jump_control.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/IF_ID_Reg.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ID_EXE_REG.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/forward_reg.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/forward_mem.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/EXE_MEM_REG.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Exception_handler.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/CP0.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/control.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/btn_scan.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/branch_judge.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/alu.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/vga_controller.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/uart_controller.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/PCPU_v.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Multi_8CH32.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/led_controller.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/keyboard_controller.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/Text_Section.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/Inst_ROM.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/DMA_RAM.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/ipcore_dir/Data_Section.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/input_switch_btn.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Display_IO.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/clk_gen.v" into library work
WARNING:HDLCompiler:751 - "F:/MyProgramme/0arch/PCPU/clk_gen.v" Line 30: Redeclaration of ansi port Div is not allowed
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/bus_interface.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/addr_decoder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/top.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Ttop.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "F:/MyProgramme/0arch/PCPU/Ttop.v" Line 50: Port clk_uart is not connected to this instance
WARNING:HDLCompiler:189 - "F:/MyProgramme/0arch/PCPU/top.v" Line 369: Size mismatch in connection of port <addrb>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/MyProgramme/0arch/PCPU/top.v" Line 378: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 30-bit.
Completed static elaboration
Compiling module btn_scan
Compiling module anti_jitter
Compiling module santi_jitter
Compiling module anti_jitter(WIDTH=27,INIT=0)
Compiling module input_switch_btn
Compiling module addr_decoder
Compiling module bus_interface
Compiling module Display
Compiling module Multi_8CH32
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module text_vga_ram
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module text_vga_rom
Compiling module vga_text
Compiling module vga_cursor
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module graph_vga_ram
Compiling module vga_graph
Compiling module vga_port
Compiling module vga_controller
Compiling module keyboard_controller
Compiling module led_parallel2serial
Compiling module led_controller
Compiling module Wired
Compiling module Random
Compiling module Index
Compiling module EntryLo
Compiling module EntryHi
Compiling module Count
Compiling module Compare
Compiling module Status
Compiling module Cause
Compiling module Epc
Compiling module CP0
Compiling module CAM_unit(DATA_SIZE=19)
Compiling module CAM_16
Compiling module CAM_unit(DATA_SIZE=8)
Compiling module CAM_16(DATA_SIZE=8)
Compiling module Decoder
Compiling module TLB_16
Compiling module MMU
Compiling module jump_control
Compiling module REG32
Compiling module IF_ID_Reg
Compiling module control
Compiling module Regs
Compiling module forward_reg
Compiling module half_adder_sub
Compiling module half_adder
Compiling module inner_adder
Compiling module res_adder
Compiling module adder32_Sklansky
Compiling module branch_judge
Compiling module MUL_control
Compiling module MUL_ID_EXE
Compiling module ID_EXE_REG
Compiling module alu
Compiling module full_adder
Compiling module mul32_s
Compiling module MUL_EXE_EWB
Compiling module EXE_MEM_REG
Compiling module forward_mem
Compiling module adder64
Compiling module mul_adder
Compiling module Reg_HiLo
Compiling module Exception_handler
Compiling module MEM_WB_REG
Compiling module stall_control
Compiling module PCPU_v
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module Inst_ROM
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module Text_Section
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module Data_Section
Compiling module uart
Compiling module uart_controller
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module DMA_RAM
Compiling module top
Compiling module Ttop
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 22 sub-compilation(s) to finish...
Compiled 99 Verilog Units
Built simulation executable F:/MyProgramme/0arch/PCPU/Ttop_isim_beh.exe
Fuse Memory Usage: 218368 KB
Fuse CPU Usage: 5226 ms
