# Floating Point Multiplier â€“ SystemVerilog Design and Verification

## ğŸ“š Course
**Digital Hardware Systems at Low Logic Levels II**  
Aristotle University of Thessaloniki (AUTH)  
Department of Electrical and Computer Engineering

---
## ğŸ” Overview

This project involves the design and verification of a **pipelined single-precision IEEE 754 floating-point multiplier**, written in **SystemVerilog**. The goal is to develop, simulate, and validate each component of the multiplier using a testbench and **SystemVerilog Assertions (SVA)**.

---
