Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 25 18:44:39 2023
| Host         : Benjamin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_SCPU_timing_summary_routed.rpt -pb top_SCPU_timing_summary_routed.pb -rpx top_SCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : top_SCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1427 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1427 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1427 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.831        0.000                      0                   32        0.315        0.000                      0                   32       49.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.831        0.000                      0                   32        0.315        0.000                      0                   32       49.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.831ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 2.026ns (38.905%)  route 3.182ns (61.095%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.426 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.426    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502   104.925    U8_clk_div/clk
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.148    
    SLICE_X46Y79         FDCE (Setup_fdce_C_D)        0.109   105.257    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.257    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                 94.831    

Slack (MET) :             94.839ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.018ns (38.811%)  route 3.182ns (61.189%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.418 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.418    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502   104.925    U8_clk_div/clk
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.148    
    SLICE_X46Y79         FDCE (Setup_fdce_C_D)        0.109   105.257    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.257    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 94.839    

Slack (MET) :             94.915ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.942ns (37.903%)  route 3.182ns (62.097%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.342 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.342    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502   104.925    U8_clk_div/clk
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.148    
    SLICE_X46Y79         FDCE (Setup_fdce_C_D)        0.109   105.257    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.257    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                 94.915    

Slack (MET) :             94.935ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.922ns (37.660%)  route 3.182ns (62.340%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.322 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.322    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502   104.925    U8_clk_div/clk
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.148    
    SLICE_X46Y79         FDCE (Setup_fdce_C_D)        0.109   105.257    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.257    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                 94.935    

Slack (MET) :             94.947ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.909ns (37.501%)  route 3.182ns (62.499%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.309 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.309    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501   104.924    U8_clk_div/clk
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.147    
    SLICE_X46Y78         FDCE (Setup_fdce_C_D)        0.109   105.256    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.256    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                 94.947    

Slack (MET) :             94.955ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.901ns (37.402%)  route 3.182ns (62.598%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.301 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.301    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501   104.924    U8_clk_div/clk
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.147    
    SLICE_X46Y78         FDCE (Setup_fdce_C_D)        0.109   105.256    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.256    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 94.955    

Slack (MET) :             95.031ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.825ns (36.452%)  route 3.182ns (63.548%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.225    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501   104.924    U8_clk_div/clk
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.147    
    SLICE_X46Y78         FDCE (Setup_fdce_C_D)        0.109   105.256    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.256    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 95.031    

Slack (MET) :             95.051ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.805ns (36.197%)  route 3.182ns (63.803%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.205 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.205    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501   104.924    U8_clk_div/clk
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.147    
    SLICE_X46Y78         FDCE (Setup_fdce_C_D)        0.109   105.256    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.256    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                 95.051    

Slack (MET) :             95.062ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.792ns (36.030%)  route 3.182ns (63.970%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.192 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.192    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X46Y77         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499   104.922    U8_clk_div/clk
    SLICE_X46Y77         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.145    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.109   105.254    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.254    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                 95.062    

Slack (MET) :             95.070ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.784ns (35.927%)  route 3.182ns (64.073%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.616     5.219    U8_clk_div/clk
    SLICE_X46Y73         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.518     5.737 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.400     7.137    point_in[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.233 r  point_in_BUFG[6]_inst/O
                         net (fo=37, routed)          1.772     9.005    U8_clk_div/S[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.509 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.626 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.635    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.184 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.184    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X46Y77         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499   104.922    U8_clk_div/clk
    SLICE_X46Y77         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.145    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.109   105.254    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.254    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                 95.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.473    U8_clk_div/clk
    SLICE_X46Y76         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=2, routed)           0.176     1.813    U8_clk_div/point_in[18]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.922 r  U8_clk_div/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    U8_clk_div/clkdiv_reg[16]_i_1_n_6
    SLICE_X46Y76         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.987    U8_clk_div/clk
    SLICE_X46Y76         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X46Y76         FDCE (Hold_fdce_C_D)         0.134     1.607    U8_clk_div/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.475    U8_clk_div/clk
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  U8_clk_div/clkdiv_reg[0]/Q
                         net (fo=2, routed)           0.175     1.815    U8_clk_div/point_in[0]
    SLICE_X46Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  U8_clk_div/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.860    U8_clk_div/clkdiv[0]_i_2_n_2
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.930 r  U8_clk_div/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    U8_clk_div/clkdiv_reg[0]_i_1_n_9
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.989    U8_clk_div/clk
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.134     1.609    U8_clk_div/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.472    U8_clk_div/clk
    SLICE_X46Y74         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=2, routed)           0.185     1.821    U8_clk_div/point_in[10]
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.930 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    U8_clk_div/clkdiv_reg[8]_i_1_n_6
    SLICE_X46Y74         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.986    U8_clk_div/clk
    SLICE_X46Y74         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X46Y74         FDCE (Hold_fdce_C_D)         0.134     1.606    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.472    U8_clk_div/clk
    SLICE_X46Y75         FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U8_clk_div/clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.185     1.821    U8_clk_div/point_in[14]
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.930 r  U8_clk_div/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    U8_clk_div/clkdiv_reg[12]_i_1_n_6
    SLICE_X46Y75         FDCE                                         r  U8_clk_div/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.986    U8_clk_div/clk
    SLICE_X46Y75         FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X46Y75         FDCE (Hold_fdce_C_D)         0.134     1.606    U8_clk_div/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.475    U8_clk_div/clk
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U8_clk_div/clkdiv_reg[3]/Q
                         net (fo=4, routed)           0.185     1.824    U8_clk_div/point_in[3]
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.933 r  U8_clk_div/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    U8_clk_div/clkdiv_reg[0]_i_1_n_6
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.989    U8_clk_div/clk
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.134     1.609    U8_clk_div/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.279ns (60.602%)  route 0.181ns (39.398%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.475    U8_clk_div/clk
    SLICE_X46Y77         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U8_clk_div/clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.181     1.821    U8_clk_div/point_in[19]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.936 r  U8_clk_div/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    U8_clk_div/clkdiv_reg[20]_i_1_n_9
    SLICE_X46Y77         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.989    U8_clk_div/clk
    SLICE_X46Y77         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X46Y77         FDCE (Hold_fdce_C_D)         0.134     1.609    U8_clk_div/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.583%)  route 0.182ns (39.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.472    U8_clk_div/clk
    SLICE_X46Y75         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U8_clk_div/clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.182     1.818    U8_clk_div/point_in[11]
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  U8_clk_div/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    U8_clk_div/clkdiv_reg[12]_i_1_n_9
    SLICE_X46Y75         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.986    U8_clk_div/clk
    SLICE_X46Y75         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X46Y75         FDCE (Hold_fdce_C_D)         0.134     1.606    U8_clk_div/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.476    U8_clk_div/clk
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=2, routed)           0.183     1.823    U8_clk_div/point_in[27]
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.938 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.991    U8_clk_div/clk
    SLICE_X46Y79         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X46Y79         FDCE (Hold_fdce_C_D)         0.134     1.610    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.342%)  route 0.199ns (41.658%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.475    U8_clk_div/clk
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U8_clk_div/clkdiv_reg[24]/Q
                         net (fo=4, routed)           0.199     1.839    U8_clk_div/point_in[23]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.990    U8_clk_div/clk
    SLICE_X46Y78         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X46Y78         FDCE (Hold_fdce_C_D)         0.134     1.609    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.173%)  route 0.175ns (35.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.475    U8_clk_div/clk
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  U8_clk_div/clkdiv_reg[0]/Q
                         net (fo=2, routed)           0.175     1.815    U8_clk_div/point_in[0]
    SLICE_X46Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  U8_clk_div/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.860    U8_clk_div/clkdiv[0]_i_2_n_2
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.965 r  U8_clk_div/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    U8_clk_div/clkdiv_reg[0]_i_1_n_8
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.989    U8_clk_div/clk
    SLICE_X46Y72         FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.134     1.609    U8_clk_div/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  U6_SSeg7/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X46Y72    U8_clk_div/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X46Y74    U8_clk_div/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X46Y74    U8_clk_div/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X46Y75    U8_clk_div/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X46Y75    U8_clk_div/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X46Y75    U8_clk_div/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y76    U8_clk_div/clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y76    U8_clk_div/clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y76    U8_clk_div/clkdiv_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y76    U8_clk_div/clkdiv_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y73    U8_clk_div/clkdiv_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y73    U8_clk_div/clkdiv_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y73    U8_clk_div/clkdiv_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y73    U8_clk_div/clkdiv_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y73    U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y73    U6_SSeg7/LES_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y79    U8_clk_div/clkdiv_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y79    U8_clk_div/clkdiv_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y79    U8_clk_div/clkdiv_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y79    U8_clk_div/clkdiv_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y72    U8_clk_div/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y74    U8_clk_div/clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y74    U8_clk_div/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y74    U8_clk_div/clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y74    U8_clk_div/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y75    U8_clk_div/clkdiv_reg[12]/C



