

================================================================
== Vivado HLS Report for 'int_div5'
================================================================
* Date:           Mon Jul 23 16:31:35 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.846|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_70  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_77  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    3276|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     130|
|Register         |        -|      -|      66|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      66|    3406|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+---+------+
    |         Instance         |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +--------------------------+----------------+---------+-------+---+------+
    |grp_lut_div5_chunk_fu_70  |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_77  |lut_div5_chunk  |        0|      0|  0|  1638|
    +--------------------------+----------------+---------+-------+---+------+
    |Total                     |                |        0|      0|  0|  3276|
    +--------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  38|          7|    1|          7|
    |grp_lut_div5_chunk_fu_70_d_V     |  38|          7|    3|         21|
    |grp_lut_div5_chunk_fu_70_r_in_V  |  21|          4|    3|         12|
    |grp_lut_div5_chunk_fu_77_d_V     |  33|          6|    3|         18|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 130|         24|   10|         58|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  6|   0|    6|          0|
    |p_Result_14_1_reg_242     |  3|   0|    3|          0|
    |p_Result_14_2_reg_247     |  3|   0|    3|          0|
    |p_Result_14_3_reg_252     |  3|   0|    3|          0|
    |p_Result_14_4_reg_257     |  3|   0|    3|          0|
    |p_Result_14_5_reg_262     |  3|   0|    3|          0|
    |p_Result_14_6_reg_267     |  3|   0|    3|          0|
    |p_Result_14_7_reg_272     |  3|   0|    3|          0|
    |p_Result_14_8_reg_277     |  3|   0|    3|          0|
    |p_Result_s_4_reg_237      |  3|   0|    3|          0|
    |q_chunk_V_ret7_1_reg_292  |  3|   0|    3|          0|
    |q_chunk_V_ret7_2_reg_297  |  3|   0|    3|          0|
    |q_chunk_V_ret7_3_reg_302  |  3|   0|    3|          0|
    |q_chunk_V_ret7_4_reg_307  |  3|   0|    3|          0|
    |q_chunk_V_ret7_5_reg_312  |  3|   0|    3|          0|
    |q_chunk_V_ret7_6_reg_317  |  3|   0|    3|          0|
    |q_chunk_V_ret7_7_reg_322  |  3|   0|    3|          0|
    |q_chunk_V_ret7_reg_287    |  3|   0|    3|          0|
    |r_V_reg_232               |  3|   0|    3|          0|
    |reg_100                   |  3|   0|    3|          0|
    |tmp_reg_282               |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 66|   0|   66|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   int_div5   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   int_div5   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   int_div5   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   int_div5   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   int_div5   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   int_div5   | return value |
|ap_return  | out |   32| ap_ctrl_hs |   int_div5   | return value |
|in_r       |  in |   32|   ap_none  |     in_r     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

