// Seed: 2125775450
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = id_1 == id_5;
endmodule
module module_1 #(
    parameter id_9 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  inout wire _id_9;
  output wire id_8;
  inout wire id_7;
  inout tri1 id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
  ;
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_8,
      id_5,
      id_3,
      id_6
  );
  logic [id_9 : id_9  +  1 'h0] id_11;
  ;
  assign id_5 = id_2;
endmodule
