<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='plasma.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: plasma
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Jun  1, 2015
    <br/>
    SVN Updated: Aug 30, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: Others
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The Plasma CPU is a small synthesizable 32-bit RISC microprocessor.  It is currently running a live web server with an interrupt controller, UART, SRAM or DDR SDRAM controller, and Ethernet controller.  The Plasma CPU executes all MIPS I(TM) user mode instructions except unaligned load and store operations (see "Avoiding Limitations" below).
     <br/>
     This "clean room" CPU core is implemented in VHDL with either a two or three-stage pipeline.  It is running at 25 MHz on a Xilinx FPGA and also verified on an Altera FPGA.
    </p>
   </div>
   <div id="d_Success Stories">
    <h2>
     
     
     Success Stories
    </h2>
    <p id="p_Success Stories">
     The Plasma CPU along with the Plasma RTOS and TCP/IP protocol stack are now running a live
     
      Web Server
     
     on a Xilinx FPGA.
     <br/>
     
      <img src="usercontent,img,1238032303" alt="Plasma_web"/>
     
     &#160;&#160;
     
      <img width="160" height="150" src="usercontent,img,1238869310" alt="spartan_3e"/>
     
     &#160;&#160;
     
      <img src="usercontent,img,1238032507" alt="Board_image"/>
     
    </p>
   </div>
   <div id="d_Block diagram">
    <h2>
     
     
     Block diagram
    </h2>
    <p id="p_Block diagram">
     <img src="usercontent,img,1238001458" alt="CPU_diagram"/>
    </p>
   </div>
   <div id="d_IMAGE: cpu.gif">
    <h2>
     
     
     IMAGE: cpu.gif
    </h2>
    <p id="p_IMAGE: cpu.gif">
     FILE: cpu.gif
     <br/>
     DESCRIPTION:
     <br/>
    </p>
   </div>
   <div id="d_Example Instruction">
    <h2>
     
     
     Example Instruction
    </h2>
    <p id="p_Example Instruction">
     The CPU is implemented with a two or three stage pipeline with an additional optional stage for memory read and writes.  (Using the three stage pipeline enables "pipeline.vhd" which delays some control signals into the next stage.)

An ADD instruction would take the following steps:
     <br/>
     Stage #0:
     <ul>
      1.  The "pc_next" entity passes the program counter (PC) to the "mem_ctrl" entity which fetches the opcode from memory.
     </ul>
     Stage #1:
     <ul>
      2.  The memory returns the opcode.
     </ul>
     Stage #2:
     <ul>
      3.  "Mem_ctrl" passes the opcode to the "control" entity.
      <br/>
      4.  "Control" converts the 32-bit opcode to a 60-bit VLWI opcode and sends control signals to the other entities.
      <br/>
      5.  Based on the rs_index and rt_index control signals, "reg_bank" sends the 32-bit reg_source and reg_target to "bus_mux".
     </ul>
     Stage #3 (part of stage #2 if using two stage pipeline):
     <ul>
      6.  Based on the a_source and b_source control signals, "bus_mux" multiplexes reg_source onto a_bus and reg_target onto b_bus.
      <br/>
      7.  Based on the alu_func control signals, "alu" adds the values from a_bus and b_bus and places the result on c_bus.
      <br/>
      8.  Based on the c_source control signals, "bus_mux" multiplexes c_bus onto reg_dest.
      <br/>
      9.  Based on the rd_index control signal, "reg_bank" saves reg_dest into the correct register.
     </ul>
     Stage #4 (part of stage #3 if using two stage pipeline):
     <ul>
      10.  Read or write memory if needed.
     </ul>
    </p>
   </div>
   <div id="d_Plasma Version 3 Features">
    <h2>
     
     
     Plasma Version 3 Features
    </h2>
    <p id="p_Plasma Version 3 Features">
     The Plasma Version 3 core now contains a bidirectional serial port, interrupt controller, and hardware timer.  Version 3.5 added a DDR SDRAM controller, Ethernet MAC, and Flash interface.  There is C and assembly code for the Plasma Real-Time Operating System -- a fully preemptive
     <b>
      RTOS
     </b>
     supporting threads, semaphores, mutexes, message queues, timers, heaps, an interrupt manager, ANSI C library, single precision floating point library, TCP/IP protocol stack, and Web server.
    </p>
   </div>
   <div id="d_List of Files">
    <h2>
     
     
     List of Files
    </h2>
    <p id="p_List of Files">
     <ul>
      <table border="1" cellspacing="0">
       <tr>
        <td>
         <u>
          FILE
         </u>
        </td>
        <td>
         <u>
          PURPOSE (Directory: vhdl)
         </u>
        </td>
       </tr>
       <tr>
        <td>
         code.txt
        </td>
        <td>
         Input opcodes for the test bench -- test.axf "converted"
        </td>
       </tr>
       <tr>
        <td>
         mlite_pack.vhd
        </td>
        <td>
         Constants and Functions Package
        </td>
       </tr>
       <tr>
        <td>
         tbench.vhd
        </td>
        <td>
         Test Bench that uses plasma.vhd
        </td>
       </tr>
       <tr>
        <td>
         plasma_if.vhd
        </td>
        <td>
         Top level interface to Xilinx or Altera FPGA
        </td>
       </tr>
       <tr>
        <td>
         plasma_3e.vhd
        </td>
        <td>
         Top level interface to Xilinx Spartan-3E with DDR
        </td>
       </tr>
       <tr>
        <td>
         -ddr_ctrl.vhd
        </td>
        <td>
         DDR controller
        </td>
       </tr>
       <tr>
        <td>
         -plasma.vhd
        </td>
        <td>
         CPU core with RAM and UART
        </td>
       </tr>
       <tr>
        <td>
         --cache.vhd
        </td>
        <td>
         Optional 4KB cache
        </td>
       </tr>
       <tr>
        <td>
         --ram.vhd
        </td>
        <td>
         Internal RAM for Altera FPGA
        </td>
       </tr>
       <tr>
        <td>
         --ram_xilinx.vhd
        </td>
        <td>
         Internal RAM for Xilinx FPGA
        </td>
       </tr>
       <tr>
        <td>
         --uart.vhd
        </td>
        <td>
         UART (can pause CPU if needed)
        </td>
       </tr>
       <tr>
        <td>
         --eth_dma.vhd
        </td>
        <td>
         Ethernet MAC with DMA
        </td>
       </tr>
       <tr>
        <td>
         --mlite_cpu.vhd
        </td>
        <td>
         Top Level VHDL for CPU core
        </td>
       </tr>
       <tr>
        <td>
         ---alu.vhd
        </td>
        <td>
         Arithmetic Logic Unit
        </td>
       </tr>
       <tr>
        <td>
         ---bus_mux.vhd
        </td>
        <td>
         BUS Multiplex Unit
        </td>
       </tr>
       <tr>
        <td>
         ---control.vhd
        </td>
        <td>
         Opcode Decoder
        </td>
       </tr>
       <tr>
        <td>
         ---mem_ctrl.vhd
        </td>
        <td>
         Memory Controller
        </td>
       </tr>
       <tr>
        <td>
         ---mult.vhd
        </td>
        <td>
         Multiplication and Division Unit
        </td>
       </tr>
       <tr>
        <td>
         ---pc_next.vhd
        </td>
        <td>
         Program Counter Unit
        </td>
       </tr>
       <tr>
        <td>
         ---reg_bank.vhd
        </td>
        <td>
         Register Bank for 32, 32-bit Registers
        </td>
       </tr>
       <tr>
        <td>
         ---shifter.vhd
        </td>
        <td>
         Shifter Unit
        </td>
       </tr>
      </table>
      <table border="1" cellspacing="0">
       <tr>
        <td>
         <u>
          FILE
         </u>
        </td>
        <td>
         <u>
          PURPOSE (Directory: tools)
         </u>
        </td>
       </tr>
       <tr>
        <td>
         makefile
        </td>
        <td>
         Makefile for the PC for creating "code.txt"
        </td>
       </tr>
       <tr>
        <td>
         plasma.h
        </td>
        <td>
         Plasma header file for register addresses
        </td>
       </tr>
       <tr>
        <td>
         boot.asm
        </td>
        <td>
         Initializes $gp and $sp, clears .bss
        </td>
       </tr>
       <tr>
        <td>
         opcodes.asm
        </td>
        <td>
         Tests all the MIPS I(tm) opcodes
        </td>
       </tr>
       <tr>
        <td>
         convert.c
        </td>
        <td>
         Converts test.axf to code.txt
        </td>
       </tr>
       <tr>
        <td>
         ram_image.c
        </td>
        <td>
         Creates Xilinx RAM file ram_image.vhd from ram_xilinx.vhd and code.txt
        </td>
       </tr>
       <tr>
        <td>
         bootldr.c
        </td>
        <td>
         Serial port boot loader that can download another program
        </td>
       </tr>
       <tr>
       </tr>
       <tr>
        <td>
         etermip.c
        </td>
        <td>
         Terminal program to download code and transfer Ethernet packets
        </td>
       </tr>
       <td>
        mlite.c
       </td>
       <td>
        Simulates the CPU in software
       </td>
       <tr>
        <td>
         bintohex.c
        </td>
        <td>
         Converts test.exe to code[0-3].hex for lpm_ram for Altera FPGA
        </td>
       </tr>
       <tr>
        <td>
         test.c
        </td>
        <td>
         Test program (opcodes) for the CPU core
        </td>
       </tr>
       <tr>
        <td>
         pi.c
        </td>
        <td>
         Calculates the first 16 digits of PI
        </td>
       </tr>
       <tr>
        <td>
         count.c
        </td>
        <td>
         Test program that counts using words
        </td>
       </tr>
       <tr>
        <td>
         ddr_init.c
        </td>
        <td>
         Initialize the DDR chip
        </td>
       </tr>
       <tr>
        <td>
         cpu.gif
        </td>
        <td>
         Block Diagram
        </td>
       </tr>
      </table>
      <table border="1" cellspacing="0">
       <tr>
        <td>
         <u>
          FILE
         </u>
        </td>
        <td>
         <u>
          PURPOSE (Directory: kernel)
         </u>
        </td>
       </tr>
       <tr>
        <td>
         makefile
        </td>
        <td>
         Makefile for Plasma RTOS
        </td>
       </tr>
       <tr>
        <td>
         rtos.h
        </td>
        <td>
         Header file for Plasma RTOS
        </td>
       </tr>
       <tr>
        <td>
         rtos.c
        </td>
        <td>
         Plasma pre-emptive Real-Time Operating System
        </td>
       </tr>
       <tr>
        <td>
         libc.c
        </td>
        <td>
         ANSI C library subset
        </td>
       </tr>
       <tr>
        <td>
         math.c
        </td>
        <td>
         Single precision floating point library
        </td>
       </tr>
       <tr>
        <td>
         uart.c
        </td>
        <td>
         Serial port driver
        </td>
       </tr>
       <tr>
        <td>
         rtos_test.c
        </td>
        <td>
         Test the RTOS functions
        </td>
       </tr>
       <tr>
        <td>
         tcpip.h
        </td>
        <td>
         TCP/IP header file
        </td>
       </tr>
       <tr>
        <td>
         tcpip.c
        </td>
        <td>
         TCP/IP protocol stack
        </td>
       </tr>
       <tr>
        <td>
         ethernet.c
        </td>
        <td>
         Ethernet MAC
        </td>
       </tr>
       <tr>
        <td>
         http.c
        </td>
        <td>
         Web server
        </td>
       </tr>
       <tr>
        <td>
         filesys.c
        </td>
        <td>
         File system
        </td>
       </tr>
       <tr>
        <td>
         flash.c
        </td>
        <td>
         Flash access
        </td>
       </tr>
       <tr>
        <td>
         netutil.c
        </td>
        <td>
         FTP server/client and telnet server
        </td>
       </tr>
      </table>
     </ul>
    </p>
   </div>
   <div id="d_Downloads">
    <h2>
     
     
     Downloads
    </h2>
    <p id="p_Downloads">
     
     
     The Opencores Subversion web page can create the 130KB
     
      plasma_latest.tar.gz
     
     file containing all the latest code.
    </p>
   </div>
   <div id="d_Tools">
    <h2>
     
     
     Tools
    </h2>
    <p id="p_Tools">
     
     
     The MIPS(tm) GCC ELF compiler for Windows is available
     
      gccmips_elf.zip
     
     (2.4MB).  The OpenCores server wouldn't let me save zip files so I had to rename it with an '.odt' extention.  Rename the file from gccmips_elf.odt to gccmips_elf.zip before unzipping the files into the trunk\gccmips_elf directory.  Add this directory to your executable PATH environment:  set path=%PATH%;YOUR_DIR\trunk\gccmips_elf
     <br/>
     If you use Windows and don't have a Microsoft C compiler for Windows, you will need pre-compiled versions of the
     
      tools
     
     (rename as tools.zip) which should be placed in the tools directory.
     <br/>
     You may also need a Windows version of
     
      gmake
     
     .  Rename the file gmake_zip.odt to gmake.zip before unzipping.
    </p>
   </div>
   <div id="d_Supporting Documentation">
    <h2>
     
     
     Supporting Documentation
    </h2>
    <p id="p_Supporting Documentation">
     See the tabs at the top for additional build instructions:
     <ul>
      <li>
       The Plasma CPU instruction set
      </li>
      <li>
       Building the tools
      </li>
      <li>
       Additional Linux GNU MIPS tools
      </li>
      <li>
       Building the Plasma RTOS
      </li>
      <li>
       Building the Plasma TCP/IP stack
      </li>
     </ul>
     The implementation is based on information found in:
     <ul>
      <li>
       "MIPS RISC Architecture" by Gerry Kane and Joe Heinrich
      </li>
      <li>
       "The Designer's Guide to VHDL" by Peter J. Ashenden
      </li>
     </ul>
     The MIPS I(TM) instruction set can be found by:
     <ul>
      <li>
       Go to the MIPS Technologies, Inc. Web site http://www.mips.com/.
      </li>
      <li>
       Under the Products menu, click on Resource Library.
      </li>
      <li>
       Click on Product Materials in the submenu on the left.
      </li>
      <li>
       Click on MIPS Architecture from the next menu on the left.
      </li>
      <li>
       Finally, click on the link for "MIPS32&#174; Architecture for Programmers Volume II: The MIPS32&#174; Instruction Set (.pdf)".
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Big/Little Endian">
    <h2>
     
     
     Big/Little Endian
    </h2>
    <p id="p_Big/Little Endian">
     The CPU core operates in Big Endian mode by default. To operate in Little Endian mode, change "little_endian" from "00" to "11" in the file mem_ctrl.vhd.
    </p>
   </div>
   <div id="d_Bus Interface">
    <h2>
     
     
     Bus Interface
    </h2>
    <p id="p_Bus Interface">
     All signals are active high.  Here are the signals for writing a character to address 0xffff when using a two stage pipeline:
     <pre>
      <br/>
      entity mlite_cpu is
      <br/>
      port(clk          : in std_logic;
      <br/>
      reset_in     : in std_logic;
      <br/>
      intr_in      : in std_logic;
      <br/>
      address_next : out std_logic_vector(31 downto 2); --for synch ram
      <br/>
      byte_we_next : out std_logic_vector(3 downto 0);
      <br/>
      address      : out std_logic_vector(31 downto 2);
      <br/>
      byte_we      : out std_logic_vector(3 downto 0);
      <br/>
      data_w       : out std_logic_vector(31 downto 0);
      <br/>
      data_r       : in std_logic_vector(31 downto 0);
      <br/>
      mem_pause    : in std_logic);
      <br/>
      end; --entity mlite_cpu
      <br/>
      Program:
      <br/>
      addr     value  opcode
      <br/>
      =============================
      <br/>
      3c: 00000000  nop
      <br/>
      40: 34040041  li $a0,0x41
      <br/>
      44: 3405ffff  li $a1,0xffff
      <br/>
      48: a0a40000  sb $a0,0($a1)
      <br/>
      4c: 00000000  nop
      <br/>
      50: 00000000  nop
      <br/>
      intr_in                             mem_pause
      <br/>
      reset_in                               byte_we     Stages
      <br/>
      ns         address     data_w     data_r        40 44 48 4c 50
      <br/>
      3600  0  0  00000040   00000000   34040041  0  0   1
      <br/>
      3700  0  0  00000044   00000000   3405FFFF  0  0   2  1
      <br/>
      3800  0  0  00000048   00000000   A0A40000  0  0      2  1
      <br/>
      3900  0  0  0000004C   41414141   00000000  0  0         2  1
      <br/>
      4000  0  0  0000FFFC   41414141   XXXXXX41  1  0         3  2
      <br/>
      4100  0  0  00000050   00000000   00000000  0  0               1
      <br/>
     </pre>
    </p>
   </div>
   <div id="d_Synthesis">
    <h2>
     
     
     Synthesis
    </h2>
    <p id="p_Synthesis">
     The CPU core was synthesized for several different FPGAs:
     <ul>
      <li>
       Xilinx Spartan-3E Starter Kit Board with a XC3S500 used 2021 of 4656 slices (43 percent).  Image includes DDR and Ethernet controllers.
      </li>
      <li>
       Removing the multiplication unit reduces the size by 558 slices.
      </li>
      <li>
       
        Xilinx Spartan-3 Starter Kit Board
       
       with an Xilinx XC3S200 Spartan-3 FPGA.
      </li>
      <li>
       Altera EP20K200EFC484-2X FPGA.
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     <ul>
      <li>
       All MIPS I(TM) instructions are implemented and tested (except the unsupported previously patented unaligned load and store opcodes).
      </li>
      <li>
       Currently running on an Altera EP20K200EFC484-2X FPGA and a Xilinx XC3S500 and XC3S200 FPGA.
      </li>
      <li>
       Also running on a Xilinx Spartan-3E starter kit with DDR SDRAM, Ethernet MAC, and Flash Controller.
      </li>
      <li>
       Running at 50 MHz on newer Xilinx FPGAs with three stage pipeline.
      </li>
      <li>
       See "opcodes.asm" for regression test.
      </li>
      <li>
       Supports Interrupts.
      </li>
      <li>
       Includes several C test programs:  Calculating PI; Prime Numbers; Showing Numbers Using Words; the
       <b>
        Plasma RTOS
       </b>
       ; and single precision floating point library.
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Disclaimer">
    <h2>
     
     
     Disclaimer
    </h2>
    <p id="p_Disclaimer">
     MIPS(R) is a registered trademark and MIPS I(TM) is a trademark of MIPS Technologies, Inc. in the United States and other countries.  MIPS Technologies, Inc. does not endorse and is not associated with this project.  OpenCores and Steve Rhoads are not affiliated in any way with MIPS Technologies, Inc.
    </p>
   </div>
   <div id="d_Legal Notice">
    <h2>
     
     
     Legal Notice
    </h2>
    <p id="p_Legal Notice">
     The Plasma CPU project has been placed into the public domain by its original author and is free for commercial and non-commercial use.
     <br/>
     This software is provided "as is" and any express or implied warranties, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose are disclaimed.
    </p>
   </div>
   <div id="d_Avoiding Limitations">
    <h2>
     
     
     Avoiding Limitations
    </h2>
    <p id="p_Avoiding Limitations">
     This section describes how to avoid the two main limitations of the Plasma CPU core.  The first limitation is that unaligned load and store operations are not supported since they were patented.  This means that when loading or storing 32-bit values the memory address must be on a 32-bit aligned address.  [The
     
      patent
     
     for the unaligned memory access instructions expired Dec 23, 2006.]
     <br/>
     Most RISC CPUs have limited support for unaligned memory accesses.  The GCC MIPS compiler does not normally generate unaligned memory accesses.  Try compiling a C program and then look in the listing file if any of these MIPS instructions are used:  LWL, LWR, SWL, or SWR.  If needed, there is a GCC patch to never generate unaligned memory accesses at
     
      ultra-embedded
     
     -&gt;GCC Modifications.
     <br/>
     The second main limitation of the Plasma CPU is that exceptions (BREAK and SYSCALL opcodes) must not be placed immediately after a branch instruction (in the branch delay slot).  The main uses for exceptions are software interrupts for debugger support and calling operating system calls.
    </p>
   </div>
   <div id="d_Plasma CPU Web Articles">
    <h2>
     
     
     Plasma CPU Web Articles
    </h2>
    <p id="p_Plasma CPU Web Articles">
     Several groups have published how they have used the Plasma CPU.
     <ul>
      <li>
       Book:
       
        System-level Test and Validation of Hardware/software Systems
       
      </li>
      <li>
       IEEE:
       
        Low-Cost Software-Based Self-Testing of RISC Processor Cores
       
      </li>
      <li>
       IEEE:
       
        A Cryptographic Coarse Grain Reconfigurable Architecture Robust Against DPA
       
      </li>
      <li>
       IEEE:
       
        Application and Analysis of RT-Level Software-Based Self-Testing for Embedded Processor Cores
       
      </li>
      <li>
       IEEE:
       
        Software-Based Self-Testing of Embedded Processors
       
      </li>
      <li>
       IEEE:
       
        Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors
       
      </li>
      <li>
       IEEE:
       
        Floating Point Hardware for Embedded Processors in FPGAs
       
      </li>
      <li>
       Research:
       
        Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report
       
      </li>
      <li>
       
        Achieving Composability in NoC-Based MPSoCs 
Through QoS Management at Software Level
       
      </li>
      <li>
       
        Predictive Dynamic Frequency Scaling for
Multi-Processor Systems-on-Chip
       
      </li>
      <li>
       
        Providing Better Multi-Processor Systems-on-Chip Resources Utilization by Means
of Using a Control-Loop Feedback Mechanism
       
      </li>
      <li>
       
        A Self-adaptive communication protocol allowing
fine tuning between flexibility and performance in
Homogeneous MPSoC systems
       
      </li>
      <li>
       
        Evaluating the Impact of Task Migration in Multi-Processor
Systems-on-Chip
       
      </li>
      <li>
       
        Exploration of task migration techniques for
distributed memory MultiProcessor Systems on Chips
       
      </li>
      <li>
       Thesis:
       
        Efficient Verification of Bit-Level Pipelined Machines Using Refinement
       
      </li>
      <li>
       Thesis:
       
        Characterizing the Activity Factor in NBTI Aging Models for Embedded Cores
       
      </li>
      <li>
       Spanish:
       
        Design, Evaluation and Implementation of a Multicore Processor
       
      </li>
      <li>
       Portuguese:
       
        Harvard Architecture?
       
      </li>
      <li>
       Portuguese:
       
        Report of the Draft Amendment of the Organization of Interface
       
      </li>
      <li>
       Usage:
       
        Plasma soft processor on the Spartan board
       
      </li>
      <li>
       Verilog:
       
        Veritak VHDL to Verilog Translator
       
      </li>
      <li>
       Verilog:
       
        YF32 - A simple 32-bit CPU SOC Platform
       
       [
       
        original Chinese
       
       ]
      </li>
     </ul>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
