v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# Power & Ground Pins
C {iopin.sym} 100 -550 0 0 {name=p_vdd lab=vdd}
C {lab_wire.sym} 100 -550 0 0 {name=l_vdd lab=vdd}
C {iopin.sym} 100 -520 0 0 {name=p_vss lab=vss}
C {lab_wire.sym} 100 -520 0 0 {name=l_vss lab=vss}

# Inputs
C {ipin.sym} 100 -460 0 0 {name=p_vin lab=vin}
C {lab_wire.sym} 170 -460 0 0 {name=l_vin lab=vin}
C {ipin.sym} 100 -490 0 0 {name=p_start lab=start}
C {lab_wire.sym} 690 -440 0 0 {name=l_start lab=start}
C {ipin.sym} 300 -270 0 0 {name=p_vref lab=vref}
C {lab_wire.sym} 400 -270 0 0 {name=l_vref lab=vref}

# Outputs
C {opin.sym} 950 -420 0 0 {name=p_dout lab=dout[7:0]}
C {lab_wire.sym} 880 -420 2 0 {name=l_dout lab=dout[7:0]}
C {opin.sym} 950 -320 0 0 {name=p_done lab=done}
C {lab_wire.sym} 880 -320 2 0 {name=l_done lab=done}

# Block 3: Sample & Hold (190, -410)
C {sar_adc/blocks/sample_hold/sample_hold.sym} 190 -410 0 0 {name=x3}
C {lab_wire.sym} 170 -430 0 0 {name=l_sh_se lab=sample_en}
C {lab_wire.sym} 290 -460 2 0 {name=l_sh_vdd lab=vdd}
C {lab_wire.sym} 290 -440 2 0 {name=l_sh_vh lab=vhold}
C {lab_wire.sym} 290 -420 2 0 {name=l_sh_vss lab=vss}

# Block 2: CDAC 8-bit (420, -220)
C {sar_adc/blocks/cdac/cdac_8bit.sym} 420 -220 0 0 {name=x2}
C {lab_wire.sym} 400 -240 0 0 {name=l_cdac_in lab=dac_in[7:0]}
C {lab_wire.sym} 530 -270 2 0 {name=l_cdac_vdd lab=vdd}
C {lab_wire.sym} 530 -250 2 0 {name=l_cdac_vo lab=vdac}
C {lab_wire.sym} 530 -230 2 0 {name=l_cdac_vss lab=vss}

# Block 1: StrongArm Comparator (400, -350)
C {sar_adc/blocks/comparator/strongarm_comp.sym} 400 -350 0 0 {name=x1}
C {lab_wire.sym} 380 -440 0 0 {name=l_cmp_vip lab=vhold}
C {lab_wire.sym} 380 -420 0 0 {name=l_cmp_vin lab=vdac}
C {lab_wire.sym} 380 -400 0 0 {name=l_cmp_rst lab=rst_latch}
C {lab_wire.sym} 560 -440 2 0 {name=l_cmp_vdd lab=vdd}
C {lab_wire.sym} 560 -420 2 0 {name=l_cmp_op lab=comp_out_p}
C {lab_wire.sym} 560 -400 2 0 {name=l_cmp_on lab=comp_out_n}
C {lab_wire.sym} 560 -380 2 0 {name=l_cmp_cd lab=comp_done}
C {lab_wire.sym} 560 -360 2 0 {name=l_cmp_vss lab=vss}

# Block 4: Asynchronous SAR Controller (710, -310)
C {sar_adc/blocks/async_sar/async_sar.sym} 710 -310 0 0 {name=x4}
C {lab_wire.sym} 690 -420 0 0 {name=l_sar_op lab=comp_out_p}
C {lab_wire.sym} 690 -400 0 0 {name=l_sar_on lab=comp_out_n}
C {lab_wire.sym} 690 -380 0 0 {name=l_sar_cd lab=comp_done}
C {lab_wire.sym} 880 -440 2 0 {name=l_sar_vdd lab=vdd}
C {lab_wire.sym} 880 -400 2 0 {name=l_sar_din lab=dac_in[7:0]}
C {lab_wire.sym} 880 -380 2 0 {name=l_sar_se lab=sample_en}
C {lab_wire.sym} 880 -360 2 0 {name=l_sar_rst lab=rst_latch}
C {lab_wire.sym} 880 -340 2 0 {name=l_sar_vss lab=vss}
