// Seed: 2019396916
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    input  wand id_2,
    output wand id_3,
    input  tri0 id_4
);
  assign id_3 = id_2;
  logic [-1 : 1  ==  1 'b0] id_6;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  wand  id_4
    , id_8,
    input  wire  id_5,
    output tri   id_6
);
  wire id_9;
  generate
    wire id_10;
  endgenerate
  supply1 id_11;
  assign id_11 = 1 || -1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_6,
      id_3
  );
  wire id_12;
  ;
endmodule
