#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 11 20:10:09 2018
# Process ID: 14300
# Current directory: W:/snake/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log snake_hw_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source snake_hw_wrapper.tcl -notrace
# Log file: W:/snake/project_1/project_1.runs/impl_1/snake_hw_wrapper.vdi
# Journal file: W:/snake/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source snake_hw_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 273.813 ; gain = 47.477
Command: link_design -top snake_hw_wrapper -part xc7k70tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_VGA_transmitter_0_1/snake_hw_VGA_transmitter_0_1.dcp' for cell 'snake_hw_i/VGA_transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_gpio_0_0/snake_hw_axi_gpio_0_0.dcp' for cell 'snake_hw_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_uartlite_0_1/snake_hw_axi_uartlite_0_1.dcp' for cell 'snake_hw_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_c_counter_binary_0_0/snake_hw_c_counter_binary_0_0.dcp' for cell 'snake_hw_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_clk_wiz_1_1/snake_hw_clk_wiz_1_1.dcp' for cell 'snake_hw_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_mdm_1_1/snake_hw_mdm_1_1.dcp' for cell 'snake_hw_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_0/snake_hw_microblaze_0_0.dcp' for cell 'snake_hw_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_axi_intc_0/snake_hw_microblaze_0_axi_intc_0.dcp' for cell 'snake_hw_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_xlconcat_0/snake_hw_microblaze_0_xlconcat_0.dcp' for cell 'snake_hw_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_rst_clk_wiz_1_100M_1/snake_hw_rst_clk_wiz_1_100M_1.dcp' for cell 'snake_hw_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_xbar_0/snake_hw_xbar_0.dcp' for cell 'snake_hw_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_dlmb_bram_if_cntlr_1/snake_hw_dlmb_bram_if_cntlr_1.dcp' for cell 'snake_hw_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_dlmb_v10_1/snake_hw_dlmb_v10_1.dcp' for cell 'snake_hw_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_ilmb_bram_if_cntlr_1/snake_hw_ilmb_bram_if_cntlr_1.dcp' for cell 'snake_hw_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_ilmb_v10_1/snake_hw_ilmb_v10_1.dcp' for cell 'snake_hw_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_lmb_bram_1/snake_hw_lmb_bram_1.dcp' for cell 'snake_hw_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_0/snake_hw_microblaze_0_0.xdc] for cell 'snake_hw_i/microblaze_0/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_0/snake_hw_microblaze_0_0.xdc] for cell 'snake_hw_i/microblaze_0/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_axi_intc_0/snake_hw_microblaze_0_axi_intc_0.xdc] for cell 'snake_hw_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_axi_intc_0/snake_hw_microblaze_0_axi_intc_0.xdc] for cell 'snake_hw_i/microblaze_0_axi_intc/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_mdm_1_1/snake_hw_mdm_1_1.xdc] for cell 'snake_hw_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_mdm_1_1/snake_hw_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.969 ; gain = 524.711
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_mdm_1_1/snake_hw_mdm_1_1.xdc] for cell 'snake_hw_i/mdm_1/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_clk_wiz_1_1/snake_hw_clk_wiz_1_1_board.xdc] for cell 'snake_hw_i/clk_wiz_1/inst'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_clk_wiz_1_1/snake_hw_clk_wiz_1_1_board.xdc] for cell 'snake_hw_i/clk_wiz_1/inst'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_clk_wiz_1_1/snake_hw_clk_wiz_1_1.xdc] for cell 'snake_hw_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_clk_wiz_1_1/snake_hw_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_clk_wiz_1_1/snake_hw_clk_wiz_1_1.xdc] for cell 'snake_hw_i/clk_wiz_1/inst'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_rst_clk_wiz_1_100M_1/snake_hw_rst_clk_wiz_1_100M_1_board.xdc] for cell 'snake_hw_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_rst_clk_wiz_1_100M_1/snake_hw_rst_clk_wiz_1_100M_1_board.xdc] for cell 'snake_hw_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_rst_clk_wiz_1_100M_1/snake_hw_rst_clk_wiz_1_100M_1.xdc] for cell 'snake_hw_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_rst_clk_wiz_1_100M_1/snake_hw_rst_clk_wiz_1_100M_1.xdc] for cell 'snake_hw_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_uartlite_0_1/snake_hw_axi_uartlite_0_1_board.xdc] for cell 'snake_hw_i/axi_uartlite_0/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_uartlite_0_1/snake_hw_axi_uartlite_0_1_board.xdc] for cell 'snake_hw_i/axi_uartlite_0/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_uartlite_0_1/snake_hw_axi_uartlite_0_1.xdc] for cell 'snake_hw_i/axi_uartlite_0/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_uartlite_0_1/snake_hw_axi_uartlite_0_1.xdc] for cell 'snake_hw_i/axi_uartlite_0/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_gpio_0_0/snake_hw_axi_gpio_0_0_board.xdc] for cell 'snake_hw_i/axi_gpio_0/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_gpio_0_0/snake_hw_axi_gpio_0_0_board.xdc] for cell 'snake_hw_i/axi_gpio_0/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_gpio_0_0/snake_hw_axi_gpio_0_0.xdc] for cell 'snake_hw_i/axi_gpio_0/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_axi_gpio_0_0/snake_hw_axi_gpio_0_0.xdc] for cell 'snake_hw_i/axi_gpio_0/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_dlmb_v10_1/snake_hw_dlmb_v10_1.xdc] for cell 'snake_hw_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_dlmb_v10_1/snake_hw_dlmb_v10_1.xdc] for cell 'snake_hw_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_ilmb_v10_1/snake_hw_ilmb_v10_1.xdc] for cell 'snake_hw_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_ilmb_v10_1/snake_hw_ilmb_v10_1.xdc] for cell 'snake_hw_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[7]'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[6]'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[5]'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[4]'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[3]'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[2]'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[1]'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[0]'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:75]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:76]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc:77]
Finished Parsing XDC File [W:/snake/project_1/project_1.srcs/constrs_1/new/snake_upd.xdc]
Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_axi_intc_0/snake_hw_microblaze_0_axi_intc_0_clocks.xdc] for cell 'snake_hw_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_axi_intc_0/snake_hw_microblaze_0_axi_intc_0_clocks.xdc] for cell 'snake_hw_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'snake_hw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: w:/snake/project_1/project_1.srcs/sources_1/bd/snake_hw/ip/snake_hw_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

29 Infos, 9 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1183.969 ; gain = 910.156
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.900 . Memory (MB): peak = 1183.969 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11461dd5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1196.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 110 cells and removed 180 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 114ff9c09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1196.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 53 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19443980c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1196.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 28 cells and removed 653 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19443980c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1196.176 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19443980c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1196.176 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1196.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11bbf9257

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1196.176 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.024 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1ac35f201

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1369.492 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ac35f201

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1369.492 ; gain = 173.316
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 9 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.492 ; gain = 185.523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1369.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/snake/project_1/project_1.runs/impl_1/snake_hw_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file snake_hw_wrapper_drc_opted.rpt -pb snake_hw_wrapper_drc_opted.pb -rpx snake_hw_wrapper_drc_opted.rpx
Command: report_drc -file snake_hw_wrapper_drc_opted.rpt -pb snake_hw_wrapper_drc_opted.pb -rpx snake_hw_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file W:/snake/project_1/project_1.runs/impl_1/snake_hw_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1369.492 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1789b9483

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1369.492 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9c3a0bfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f47ea33a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f47ea33a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1369.492 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f47ea33a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f8bbc051

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f8bbc051

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1453f6dd8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18eb3cac4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16797cfaf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10a338c2a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1255dd245

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1255dd245

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1369.492 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1255dd245

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e46afc9c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e46afc9c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.492 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.884. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 121a7bde2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.492 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 121a7bde2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 121a7bde2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 121a7bde2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.492 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10e8a4304

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.492 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10e8a4304

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.492 ; gain = 0.000
Ending Placer Task | Checksum: 5dcf3e2b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1369.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 9 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1369.492 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1369.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/snake/project_1/project_1.runs/impl_1/snake_hw_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file snake_hw_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1369.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file snake_hw_wrapper_utilization_placed.rpt -pb snake_hw_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1369.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file snake_hw_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1369.492 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 48b8fe72 ConstDB: 0 ShapeSum: 15163fb9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ea4de5bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1370.871 ; gain = 1.379
Post Restoration Checksum: NetGraph: 6d37b133 NumContArr: 7d16348c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ea4de5bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1370.871 ; gain = 1.379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ea4de5bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1370.871 ; gain = 1.379

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ea4de5bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1370.871 ; gain = 1.379
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 113b6d2c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1387.391 ; gain = 17.898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.961  | TNS=0.000  | WHS=-0.207 | THS=-65.060|

Phase 2 Router Initialization | Checksum: 1730b772e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1687ea04f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 413
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.529  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20dffa0b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762
Phase 4 Rip-up And Reroute | Checksum: 20dffa0b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e713978e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.529  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e713978e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e713978e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762
Phase 5 Delay and Skew Optimization | Checksum: 1e713978e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24cb1d420

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.529  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fe6bc794

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762
Phase 6 Post Hold Fix | Checksum: 1fe6bc794

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.13466 %
  Global Horizontal Routing Utilization  = 1.26646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 206586721

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 206586721

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d74148c0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1417.254 ; gain = 47.762

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.529  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d74148c0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1417.254 ; gain = 47.762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1417.254 ; gain = 47.762

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 9 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1417.254 ; gain = 47.762
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.622 . Memory (MB): peak = 1417.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'W:/snake/project_1/project_1.runs/impl_1/snake_hw_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file snake_hw_wrapper_drc_routed.rpt -pb snake_hw_wrapper_drc_routed.pb -rpx snake_hw_wrapper_drc_routed.rpx
Command: report_drc -file snake_hw_wrapper_drc_routed.rpt -pb snake_hw_wrapper_drc_routed.pb -rpx snake_hw_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file W:/snake/project_1/project_1.runs/impl_1/snake_hw_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file snake_hw_wrapper_methodology_drc_routed.rpt -pb snake_hw_wrapper_methodology_drc_routed.pb -rpx snake_hw_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file snake_hw_wrapper_methodology_drc_routed.rpt -pb snake_hw_wrapper_methodology_drc_routed.pb -rpx snake_hw_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file W:/snake/project_1/project_1.runs/impl_1/snake_hw_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file snake_hw_wrapper_power_routed.rpt -pb snake_hw_wrapper_power_summary_routed.pb -rpx snake_hw_wrapper_power_routed.rpx
Command: report_power -file snake_hw_wrapper_power_routed.rpt -pb snake_hw_wrapper_power_summary_routed.pb -rpx snake_hw_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 10 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file snake_hw_wrapper_route_status.rpt -pb snake_hw_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file snake_hw_wrapper_timing_summary_routed.rpt -rpx snake_hw_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file snake_hw_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file snake_hw_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Oct 11 20:11:43 2018...
