Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 19 19:04:21 2026
| Host         : LAPTOP-RFCDB03I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.671        0.000                      0                  710        0.204        0.000                      0                  710        8.870        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.671        0.000                      0                  667        0.204        0.000                      0                  667        8.870        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             15.434        0.000                      0                   43        0.888        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[14][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 3.476ns (31.322%)  route 7.622ns (68.678%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.277    14.283    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.126    14.409 r  u_uart_mmio/fifo_mem[14][7]_i_2/O
                         net (fo=2, routed)           0.554    14.963    u_uart_mmio/fifo_mem[14][7]_i_2_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.267    15.230 r  u_uart_mmio/fifo_mem[14][7]_i_1/O
                         net (fo=8, routed)           0.489    15.720    u_uart_mmio/fifo_mem[14][7]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.314    24.355    u_uart_mmio/CLK
    SLICE_X59Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][1]/C
                         clock pessimism              0.239    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X59Y52         FDRE (Setup_fdre_C_CE)      -0.168    24.391    u_uart_mmio/fifo_mem_reg[14][1]
  -------------------------------------------------------------------
                         required time                         24.391    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 3.476ns (31.322%)  route 7.622ns (68.678%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.277    14.283    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.126    14.409 r  u_uart_mmio/fifo_mem[14][7]_i_2/O
                         net (fo=2, routed)           0.554    14.963    u_uart_mmio/fifo_mem[14][7]_i_2_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.267    15.230 r  u_uart_mmio/fifo_mem[14][7]_i_1/O
                         net (fo=8, routed)           0.489    15.720    u_uart_mmio/fifo_mem[14][7]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.314    24.355    u_uart_mmio/CLK
    SLICE_X59Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][2]/C
                         clock pessimism              0.239    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X59Y52         FDRE (Setup_fdre_C_CE)      -0.168    24.391    u_uart_mmio/fifo_mem_reg[14][2]
  -------------------------------------------------------------------
                         required time                         24.391    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[14][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 3.476ns (31.322%)  route 7.622ns (68.678%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.277    14.283    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.126    14.409 r  u_uart_mmio/fifo_mem[14][7]_i_2/O
                         net (fo=2, routed)           0.554    14.963    u_uart_mmio/fifo_mem[14][7]_i_2_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.267    15.230 r  u_uart_mmio/fifo_mem[14][7]_i_1/O
                         net (fo=8, routed)           0.489    15.720    u_uart_mmio/fifo_mem[14][7]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.314    24.355    u_uart_mmio/CLK
    SLICE_X59Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][3]/C
                         clock pessimism              0.239    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X59Y52         FDRE (Setup_fdre_C_CE)      -0.168    24.391    u_uart_mmio/fifo_mem_reg[14][3]
  -------------------------------------------------------------------
                         required time                         24.391    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[14][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 3.476ns (31.322%)  route 7.622ns (68.678%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.277    14.283    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.126    14.409 r  u_uart_mmio/fifo_mem[14][7]_i_2/O
                         net (fo=2, routed)           0.554    14.963    u_uart_mmio/fifo_mem[14][7]_i_2_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.267    15.230 r  u_uart_mmio/fifo_mem[14][7]_i_1/O
                         net (fo=8, routed)           0.489    15.720    u_uart_mmio/fifo_mem[14][7]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.314    24.355    u_uart_mmio/CLK
    SLICE_X59Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][5]/C
                         clock pessimism              0.239    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X59Y52         FDRE (Setup_fdre_C_CE)      -0.168    24.391    u_uart_mmio/fifo_mem_reg[14][5]
  -------------------------------------------------------------------
                         required time                         24.391    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.027ns  (logic 3.476ns (31.521%)  route 7.551ns (68.479%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.250    14.256    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.126    14.382 r  u_uart_mmio/fifo_mem[8][7]_i_2/O
                         net (fo=2, routed)           0.474    14.856    u_uart_mmio/fifo_mem[8][7]_i_2_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.267    15.123 r  u_uart_mmio/fifo_mem[8][7]_i_1/O
                         net (fo=8, routed)           0.527    15.649    u_uart_mmio/fifo_mem[8][7]_i_1_n_0
    SLICE_X58Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.314    24.355    u_uart_mmio/CLK
    SLICE_X58Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[8][1]/C
                         clock pessimism              0.239    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X58Y52         FDRE (Setup_fdre_C_CE)      -0.168    24.391    u_uart_mmio/fifo_mem_reg[8][1]
  -------------------------------------------------------------------
                         required time                         24.391    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.027ns  (logic 3.476ns (31.521%)  route 7.551ns (68.479%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.250    14.256    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.126    14.382 r  u_uart_mmio/fifo_mem[8][7]_i_2/O
                         net (fo=2, routed)           0.474    14.856    u_uart_mmio/fifo_mem[8][7]_i_2_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.267    15.123 r  u_uart_mmio/fifo_mem[8][7]_i_1/O
                         net (fo=8, routed)           0.527    15.649    u_uart_mmio/fifo_mem[8][7]_i_1_n_0
    SLICE_X58Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.314    24.355    u_uart_mmio/CLK
    SLICE_X58Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[8][3]/C
                         clock pessimism              0.239    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X58Y52         FDRE (Setup_fdre_C_CE)      -0.168    24.391    u_uart_mmio/fifo_mem_reg[8][3]
  -------------------------------------------------------------------
                         required time                         24.391    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.027ns  (logic 3.476ns (31.521%)  route 7.551ns (68.479%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.250    14.256    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.126    14.382 r  u_uart_mmio/fifo_mem[8][7]_i_2/O
                         net (fo=2, routed)           0.474    14.856    u_uart_mmio/fifo_mem[8][7]_i_2_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.267    15.123 r  u_uart_mmio/fifo_mem[8][7]_i_1/O
                         net (fo=8, routed)           0.527    15.649    u_uart_mmio/fifo_mem[8][7]_i_1_n_0
    SLICE_X58Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.314    24.355    u_uart_mmio/CLK
    SLICE_X58Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[8][5]/C
                         clock pessimism              0.239    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X58Y52         FDRE (Setup_fdre_C_CE)      -0.168    24.391    u_uart_mmio/fifo_mem_reg[8][5]
  -------------------------------------------------------------------
                         required time                         24.391    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[14][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.989ns  (logic 3.476ns (31.632%)  route 7.513ns (68.368%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.277    14.283    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.126    14.409 r  u_uart_mmio/fifo_mem[14][7]_i_2/O
                         net (fo=2, routed)           0.554    14.963    u_uart_mmio/fifo_mem[14][7]_i_2_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.267    15.230 r  u_uart_mmio/fifo_mem[14][7]_i_1/O
                         net (fo=8, routed)           0.380    15.611    u_uart_mmio/fifo_mem[14][7]_i_1_n_0
    SLICE_X58Y53         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.314    24.355    u_uart_mmio/CLK
    SLICE_X58Y53         FDRE                                         r  u_uart_mmio/fifo_mem_reg[14][7]/C
                         clock pessimism              0.239    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X58Y53         FDRE (Setup_fdre_C_CE)      -0.168    24.391    u_uart_mmio/fifo_mem_reg[14][7]
  -------------------------------------------------------------------
                         required time                         24.391    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.997ns  (logic 3.474ns (31.590%)  route 7.523ns (68.410%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.445    14.451    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.575 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=2, routed)           0.233    14.807    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.267    15.074 r  u_uart_mmio/fifo_mem[7][7]_i_1/O
                         net (fo=8, routed)           0.545    15.619    u_uart_mmio/fifo_mem[7][7]_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_mmio/CLK
    SLICE_X64Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[7][6]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X64Y52         FDRE (Setup_fdre_C_CE)      -0.136    24.409    u_uart_mmio/fifo_mem_reg[7][6]
  -------------------------------------------------------------------
                         required time                         24.409    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/fifo_mem_reg[7][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.997ns  (logic 3.474ns (31.590%)  route 7.523ns (68.410%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.422     4.622    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y55         FDCE                                         r  u_pc_reg/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.379     5.001 r  u_pc_reg/pc_reg[3]/Q
                         net (fo=29, routed)          0.961     5.962    u_pc_reg/pc_wire[3]
    SLICE_X60Y54         LUT5 (Prop_lut5_I3_O)        0.105     6.067 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_8/O
                         net (fo=134, routed)         1.080     7.147    u_regfile/regs_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     7.262 r  u_regfile/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=8, routed)           0.707     7.969    u_pc_reg/rs1_data_o0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.278     8.247 r  u_pc_reg/result_o0_carry_i_4/O
                         net (fo=2, routed)           0.525     8.772    u_pc_reg/rs1_data[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.275     9.047 r  u_pc_reg/result_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.047    u_alu/S[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.487 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.487    u_alu/result_o0_carry_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.585 r  u_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.585    u_alu/result_o0_carry__0_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.683 r  u_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.683    u_alu/result_o0_carry__1_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.781 r  u_alu/result_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.781    u_alu/result_o0_carry__2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.879 r  u_alu/result_o0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.879    u_alu/result_o0_carry__3_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.977 r  u_alu/result_o0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.977    u_alu/result_o0_carry__4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.075 r  u_alu/result_o0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.075    u_alu/result_o0_carry__5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.335 f  u_alu/result_o0_carry__6/O[3]
                         net (fo=5, routed)           1.063    11.398    u_alu/data0[31]
    SLICE_X62Y60         LUT5 (Prop_lut5_I3_O)        0.271    11.669 r  u_alu/count[2]_i_5/O
                         net (fo=2, routed)           0.745    12.415    u_alu/bus_wen_d_reg
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.267    12.682 r  u_alu/fifo_mem[15][7]_i_6/O
                         net (fo=1, routed)           0.220    12.901    u_pc_reg/fifo_mem[15][7]_i_4
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.105    13.006 r  u_pc_reg/fifo_mem[15][7]_i_5/O
                         net (fo=10, routed)          1.445    14.451    u_uart_mmio/fifo_mem_reg[8][0]_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.575 r  u_uart_mmio/fifo_mem[15][7]_i_3/O
                         net (fo=2, routed)           0.233    14.807    u_uart_mmio/fifo_mem[15][7]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.267    15.074 r  u_uart_mmio/fifo_mem[7][7]_i_1/O
                         net (fo=8, routed)           0.545    15.619    u_uart_mmio/fifo_mem[7][7]_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_mmio/CLK
    SLICE_X64Y52         FDRE                                         r  u_uart_mmio/fifo_mem_reg[7][7]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X64Y52         FDRE (Setup_fdre_C_CE)      -0.136    24.409    u_uart_mmio/fifo_mem_reg[7][7]
  -------------------------------------------------------------------
                         required time                         24.409    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                  8.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.267%)  route 0.135ns (41.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[2]/Q
                         net (fo=8, routed)           0.135     1.780    rst_cnt_reg[2]
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.048     1.828 r  rst_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    p_0_in__3[4]
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.849     2.017    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.107     1.623    rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_uart_mmio/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_pin_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.067%)  route 0.129ns (40.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.591     1.513    u_uart_mmio/CLK
    SLICE_X62Y55         FDCE                                         r  u_uart_mmio/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  u_uart_mmio/count_reg[3]/Q
                         net (fo=11, routed)          0.129     1.783    u_uart_mmio/bus_uart_rdata[11]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  u_uart_mmio/tx_pin_i_2/O
                         net (fo=1, routed)           0.000     1.828    u_uart_tx/tx_pin_reg_0
    SLICE_X63Y55         FDPE                                         r  u_uart_tx/tx_pin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.861     2.030    u_uart_tx/CLK
    SLICE_X63Y55         FDPE                                         r  u_uart_tx/tx_pin_reg/C
                         clock pessimism             -0.503     1.526    
    SLICE_X63Y55         FDPE (Hold_fdpe_C_D)         0.092     1.618    u_uart_tx/tx_pin_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.877%)  route 0.135ns (42.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[2]/Q
                         net (fo=8, routed)           0.135     1.780    rst_cnt_reg[2]
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  rst_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    p_0_in__3[3]
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.849     2.017    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[3]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.091     1.607    rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.089%)  route 0.140ns (42.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[2]/Q
                         net (fo=8, routed)           0.140     1.784    rst_cnt_reg[2]
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  rst_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.829    p_0_in__3[6]
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.849     2.017    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[6]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.092     1.608    rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.051%)  route 0.152ns (44.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.589     1.511    u_uart_tx/CLK
    SLICE_X65Y60         FDCE                                         r  u_uart_tx/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  u_uart_tx/cnt_reg[0]/Q
                         net (fo=12, routed)          0.152     1.804    u_uart_tx/cnt[0]
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  u_uart_tx/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    u_uart_tx/p_1_in[4]
    SLICE_X63Y60         FDCE                                         r  u_uart_tx/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.028    u_uart_tx/CLK
    SLICE_X63Y60         FDCE                                         r  u_uart_tx/cnt_reg[4]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X63Y60         FDCE (Hold_fdce_C_D)         0.091     1.618    u_uart_tx/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.227ns (68.739%)  route 0.103ns (31.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.589     1.511    u_uart_tx/CLK
    SLICE_X65Y60         FDCE                                         r  u_uart_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.128     1.639 r  u_uart_tx/cnt_reg[8]/Q
                         net (fo=6, routed)           0.103     1.743    u_uart_tx/cnt[8]
    SLICE_X65Y60         LUT6 (Prop_lut6_I3_O)        0.099     1.842 r  u_uart_tx/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.842    u_uart_tx/p_1_in[7]
    SLICE_X65Y60         FDCE                                         r  u_uart_tx/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.028    u_uart_tx/CLK
    SLICE_X65Y60         FDCE                                         r  u_uart_tx/cnt_reg[7]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y60         FDCE (Hold_fdce_C_D)         0.091     1.602    u_uart_tx/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_uart_tx/bit_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.120%)  route 0.169ns (47.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.590     1.512    u_uart_tx/CLK
    SLICE_X65Y58         FDCE                                         r  u_uart_tx/bit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_uart_tx/bit_idx_reg[0]/Q
                         net (fo=6, routed)           0.169     1.822    u_uart_tx/bit_idx_reg[0]
    SLICE_X65Y58         LUT5 (Prop_lut5_I2_O)        0.043     1.865 r  u_uart_tx/bit_idx[3]_i_2/O
                         net (fo=1, routed)           0.000     1.865    u_uart_tx/bit_idx[3]_i_2_n_0
    SLICE_X65Y58         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.029    u_uart_tx/CLK
    SLICE_X65Y58         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X65Y58         FDCE (Hold_fdce_C_D)         0.107     1.619    u_uart_tx/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.623%)  route 0.160ns (41.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.589     1.511    u_uart_tx/CLK
    SLICE_X65Y60         FDCE                                         r  u_uart_tx/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.128     1.639 r  u_uart_tx/cnt_reg[8]/Q
                         net (fo=6, routed)           0.160     1.800    u_uart_tx/cnt[8]
    SLICE_X64Y59         LUT5 (Prop_lut5_I2_O)        0.099     1.899 r  u_uart_tx/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    u_uart_tx/p_1_in[1]
    SLICE_X64Y59         FDCE                                         r  u_uart_tx/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.029    u_uart_tx/CLK
    SLICE_X64Y59         FDCE                                         r  u_uart_tx/cnt_reg[1]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X64Y59         FDCE (Hold_fdce_C_D)         0.120     1.648    u_uart_tx/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.590     1.512    u_uart_tx/CLK
    SLICE_X62Y59         FDCE                                         r  u_uart_tx/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_uart_tx/cnt_reg[2]/Q
                         net (fo=9, routed)           0.178     1.831    u_uart_tx/cnt[2]
    SLICE_X62Y59         LUT5 (Prop_lut5_I1_O)        0.042     1.873 r  u_uart_tx/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_uart_tx/p_1_in[3]
    SLICE_X62Y59         FDCE                                         r  u_uart_tx/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.029    u_uart_tx/CLK
    SLICE_X62Y59         FDCE                                         r  u_uart_tx/cnt_reg[3]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X62Y59         FDCE (Hold_fdce_C_D)         0.107     1.619    u_uart_tx/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.607%)  route 0.179ns (49.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.578     1.500    sys_clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  rst_cnt_reg[0]/Q
                         net (fo=10, routed)          0.179     1.820    rst_cnt_reg[0]
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.042     1.862 r  rst_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    p_0_in__3[1]
    SLICE_X61Y76         FDRE                                         r  rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.845     2.013    sys_clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  rst_cnt_reg[1]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.107     1.607    rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y60     led_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y62     led_cnt_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y62     led_cnt_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X60Y56    u_regfile/regs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.434ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.716ns (17.892%)  route 3.286ns (82.108%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.140     8.610    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y51         FDCE                                         f  u_uart_tx/shifter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y51         FDCE                                         r  u_uart_tx/shifter_reg[1]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y51         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 15.434    

Slack (MET) :             15.434ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.716ns (17.892%)  route 3.286ns (82.108%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.140     8.610    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y51         FDCE                                         f  u_uart_tx/shifter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y51         FDCE                                         r  u_uart_tx/shifter_reg[2]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y51         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 15.434    

Slack (MET) :             15.434ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.716ns (17.892%)  route 3.286ns (82.108%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.140     8.610    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y51         FDCE                                         f  u_uart_tx/shifter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y51         FDCE                                         r  u_uart_tx/shifter_reg[3]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y51         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 15.434    

Slack (MET) :             15.434ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.716ns (17.892%)  route 3.286ns (82.108%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.140     8.610    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y51         FDCE                                         f  u_uart_tx/shifter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y51         FDCE                                         r  u_uart_tx/shifter_reg[5]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y51         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 15.434    

Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.716ns (18.393%)  route 3.177ns (81.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.031     8.501    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y52         FDCE                                         f  u_uart_tx/shifter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y52         FDCE                                         r  u_uart_tx/shifter_reg[0]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y52         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                 15.543    

Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.716ns (18.393%)  route 3.177ns (81.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.031     8.501    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y52         FDCE                                         f  u_uart_tx/shifter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y52         FDCE                                         r  u_uart_tx/shifter_reg[4]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y52         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                 15.543    

Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.716ns (18.393%)  route 3.177ns (81.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.031     8.501    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y52         FDCE                                         f  u_uart_tx/shifter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y52         FDCE                                         r  u_uart_tx/shifter_reg[6]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y52         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                 15.543    

Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.716ns (18.393%)  route 3.177ns (81.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.031     8.501    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y52         FDCE                                         f  u_uart_tx/shifter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y52         FDCE                                         r  u_uart_tx/shifter_reg[7]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y52         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                 15.543    

Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.716ns (18.393%)  route 3.177ns (81.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          2.031     8.501    u_uart_tx/rst_cnt_reg[6]
    SLICE_X65Y52         FDCE                                         f  u_uart_tx/shifter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X65Y52         FDCE                                         r  u_uart_tx/shifter_reg[8]/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X65Y52         FDCE (Recov_fdce_C_CLR)     -0.501    24.044    u_uart_tx/shifter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                 15.543    

Slack (MET) :             15.830ns  (required time - arrival time)
  Source:                 rst_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_pin_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.716ns (19.646%)  route 2.929ns (80.354%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.408     4.608    sys_clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  rst_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.348     4.956 r  rst_cnt_reg[4]/Q
                         net (fo=6, routed)           0.684     5.640    u_uart_tx/Q[4]
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.242     5.882 r  u_uart_tx/bus_wen_d_i_4/O
                         net (fo=2, routed)           0.462     6.344    u_uart_tx/rst_cnt_reg[4]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.126     6.470 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          1.782     8.253    u_uart_tx/rst_cnt_reg[6]
    SLICE_X63Y55         FDPE                                         f  u_uart_tx/tx_pin_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.315    24.356    u_uart_tx/CLK
    SLICE_X63Y55         FDPE                                         r  u_uart_tx/tx_pin_reg/C
                         clock pessimism              0.224    24.580    
                         clock uncertainty           -0.035    24.545    
    SLICE_X63Y55         FDPE (Recov_fdpe_C_PRE)     -0.462    24.083    u_uart_tx/tx_pin_reg
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 15.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.371%)  route 0.684ns (78.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_mmio/count_reg[4]_3[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.866 f  u_uart_mmio/count[4]_i_3/O
                         net (fo=30, routed)          0.506     2.372    u_uart_mmio/rst_cnt_reg[6][0]
    SLICE_X64Y56         FDCE                                         f  u_uart_mmio/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.861     2.030    u_uart_mmio/CLK
    SLICE_X64Y56         FDCE                                         r  u_uart_mmio/count_reg[4]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.483    u_uart_mmio/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.184ns (21.983%)  route 0.653ns (78.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_tx/Q[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.043     1.864 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          0.475     2.338    u_uart_tx/rst_cnt_reg[6]
    SLICE_X63Y60         FDCE                                         f  u_uart_tx/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.028    u_uart_tx/CLK
    SLICE_X63Y60         FDCE                                         r  u_uart_tx/cnt_reg[4]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X63Y60         FDCE (Remov_fdce_C_CLR)     -0.159     1.389    u_uart_tx/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/bus_wen_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.184ns (21.885%)  route 0.657ns (78.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_tx/Q[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.043     1.864 f  u_uart_tx/bus_wen_d_i_2/O
                         net (fo=21, routed)          0.479     2.342    u_uart_mmio/bus_wen_d_reg_0
    SLICE_X62Y60         FDCE                                         f  u_uart_mmio/bus_wen_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.028    u_uart_mmio/CLK
    SLICE_X62Y60         FDCE                                         r  u_uart_mmio/bus_wen_d_reg/C
                         clock pessimism             -0.479     1.548    
    SLICE_X62Y60         FDCE (Remov_fdce_C_CLR)     -0.159     1.389    u_uart_mmio/bus_wen_d_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.628%)  route 0.762ns (80.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_mmio/count_reg[4]_3[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.866 f  u_uart_mmio/count[4]_i_3/O
                         net (fo=30, routed)          0.583     2.449    u_uart_mmio/rst_cnt_reg[6][0]
    SLICE_X64Y54         FDCE                                         f  u_uart_mmio/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.861     2.030    u_uart_mmio/CLK
    SLICE_X64Y54         FDCE                                         r  u_uart_mmio/wr_ptr_reg[0]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X64Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.483    u_uart_mmio/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.628%)  route 0.762ns (80.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_mmio/count_reg[4]_3[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.866 f  u_uart_mmio/count[4]_i_3/O
                         net (fo=30, routed)          0.583     2.449    u_uart_mmio/rst_cnt_reg[6][0]
    SLICE_X64Y54         FDCE                                         f  u_uart_mmio/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.861     2.030    u_uart_mmio/CLK
    SLICE_X64Y54         FDCE                                         r  u_uart_mmio/wr_ptr_reg[1]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X64Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.483    u_uart_mmio/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.628%)  route 0.762ns (80.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_mmio/count_reg[4]_3[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.866 f  u_uart_mmio/count[4]_i_3/O
                         net (fo=30, routed)          0.583     2.449    u_uart_mmio/rst_cnt_reg[6][0]
    SLICE_X64Y54         FDCE                                         f  u_uart_mmio/wr_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.861     2.030    u_uart_mmio/CLK
    SLICE_X64Y54         FDCE                                         r  u_uart_mmio/wr_ptr_reg[2]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X64Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.483    u_uart_mmio/wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.628%)  route 0.762ns (80.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_mmio/count_reg[4]_3[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.866 f  u_uart_mmio/count[4]_i_3/O
                         net (fo=30, routed)          0.583     2.449    u_uart_mmio/rst_cnt_reg[6][0]
    SLICE_X64Y54         FDCE                                         f  u_uart_mmio/wr_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.861     2.030    u_uart_mmio/CLK
    SLICE_X64Y54         FDCE                                         r  u_uart_mmio/wr_ptr_reg[3]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X64Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.483    u_uart_mmio/wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.811%)  route 0.753ns (80.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_mmio/count_reg[4]_3[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.866 f  u_uart_mmio/count[4]_i_3/O
                         net (fo=30, routed)          0.575     2.440    u_uart_tx/bit_idx_reg[0]_2[0]
    SLICE_X65Y58         FDCE                                         f  u_uart_tx/bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.029    u_uart_tx/CLK
    SLICE_X65Y58         FDCE                                         r  u_uart_tx/bit_idx_reg[0]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    u_uart_tx/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.811%)  route 0.753ns (80.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_mmio/count_reg[4]_3[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.866 f  u_uart_mmio/count[4]_i_3/O
                         net (fo=30, routed)          0.575     2.440    u_uart_tx/bit_idx_reg[0]_2[0]
    SLICE_X65Y58         FDCE                                         f  u_uart_tx/bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.029    u_uart_tx/CLK
    SLICE_X65Y58         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    u_uart_tx/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.811%)  route 0.753ns (80.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.579     1.501    sys_clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rst_cnt_reg[7]/Q
                         net (fo=4, routed)           0.178     1.821    u_uart_mmio/count_reg[4]_3[7]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.866 f  u_uart_mmio/count[4]_i_3/O
                         net (fo=30, routed)          0.575     2.440    u_uart_tx/bit_idx_reg[0]_2[0]
    SLICE_X65Y58         FDCE                                         f  u_uart_tx/bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.860     2.029    u_uart_tx/CLK
    SLICE_X65Y58         FDCE                                         r  u_uart_tx/bit_idx_reg[2]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    u_uart_tx/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.983    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.290ns  (logic 3.700ns (69.948%)  route 1.590ns (30.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.424     4.624    u_uart_tx/CLK
    SLICE_X63Y55         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDPE (Prop_fdpe_C_Q)         0.379     5.003 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           1.590     6.593    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         3.321     9.914 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.914    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.039ns  (logic 3.649ns (72.413%)  route 1.390ns (27.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.414     4.614    sys_clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.379     4.993 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           1.390     6.383    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.270     9.653 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.653    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.366ns (79.740%)  route 0.347ns (20.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.586     1.508    sys_clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           0.347     1.997    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.225     3.222 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.222    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.417ns (76.153%)  route 0.444ns (23.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.591     1.513    u_uart_tx/CLK
    SLICE_X63Y55         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           0.444     2.098    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         1.276     3.374 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





