|de0Board
clk50 => pllClk:pllI.inclk0
key[0] => rstN.DATAIN
key[1] => ~NO_FANOUT~
led[0] <= Prozessor:procI.reg4[0]
led[1] <= Prozessor:procI.reg4[1]
led[2] <= Prozessor:procI.reg4[2]
led[3] <= Prozessor:procI.reg4[3]
led[4] <= Prozessor:procI.reg4[4]
led[5] <= Prozessor:procI.reg4[5]
led[6] <= Prozessor:procI.reg4[6]
led[7] <= Prozessor:procI.reg4[7]
dramCsN <= <VCC>
epcsCsN <= <VCC>
gSensorCs <= <GND>
adcCsN <= <VCC>


|de0Board|pllClk:pllI
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]


|de0Board|pllClk:pllI|altpll:altpll_component
inclk[0] => pllClk_altpll:auto_generated.inclk[0]
inclk[1] => pllClk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|de0Board|pllClk:pllI|altpll:altpll_component|pllClk_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|de0Board|ram10x32:dataMemI
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|de0Board|ram10x32:dataMemI|altsyncram:altsyncram_component
wren_a => altsyncram_2rr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2rr3:auto_generated.data_a[0]
data_a[1] => altsyncram_2rr3:auto_generated.data_a[1]
data_a[2] => altsyncram_2rr3:auto_generated.data_a[2]
data_a[3] => altsyncram_2rr3:auto_generated.data_a[3]
data_a[4] => altsyncram_2rr3:auto_generated.data_a[4]
data_a[5] => altsyncram_2rr3:auto_generated.data_a[5]
data_a[6] => altsyncram_2rr3:auto_generated.data_a[6]
data_a[7] => altsyncram_2rr3:auto_generated.data_a[7]
data_a[8] => altsyncram_2rr3:auto_generated.data_a[8]
data_a[9] => altsyncram_2rr3:auto_generated.data_a[9]
data_a[10] => altsyncram_2rr3:auto_generated.data_a[10]
data_a[11] => altsyncram_2rr3:auto_generated.data_a[11]
data_a[12] => altsyncram_2rr3:auto_generated.data_a[12]
data_a[13] => altsyncram_2rr3:auto_generated.data_a[13]
data_a[14] => altsyncram_2rr3:auto_generated.data_a[14]
data_a[15] => altsyncram_2rr3:auto_generated.data_a[15]
data_a[16] => altsyncram_2rr3:auto_generated.data_a[16]
data_a[17] => altsyncram_2rr3:auto_generated.data_a[17]
data_a[18] => altsyncram_2rr3:auto_generated.data_a[18]
data_a[19] => altsyncram_2rr3:auto_generated.data_a[19]
data_a[20] => altsyncram_2rr3:auto_generated.data_a[20]
data_a[21] => altsyncram_2rr3:auto_generated.data_a[21]
data_a[22] => altsyncram_2rr3:auto_generated.data_a[22]
data_a[23] => altsyncram_2rr3:auto_generated.data_a[23]
data_a[24] => altsyncram_2rr3:auto_generated.data_a[24]
data_a[25] => altsyncram_2rr3:auto_generated.data_a[25]
data_a[26] => altsyncram_2rr3:auto_generated.data_a[26]
data_a[27] => altsyncram_2rr3:auto_generated.data_a[27]
data_a[28] => altsyncram_2rr3:auto_generated.data_a[28]
data_a[29] => altsyncram_2rr3:auto_generated.data_a[29]
data_a[30] => altsyncram_2rr3:auto_generated.data_a[30]
data_a[31] => altsyncram_2rr3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2rr3:auto_generated.address_a[0]
address_a[1] => altsyncram_2rr3:auto_generated.address_a[1]
address_a[2] => altsyncram_2rr3:auto_generated.address_a[2]
address_a[3] => altsyncram_2rr3:auto_generated.address_a[3]
address_a[4] => altsyncram_2rr3:auto_generated.address_a[4]
address_a[5] => altsyncram_2rr3:auto_generated.address_a[5]
address_a[6] => altsyncram_2rr3:auto_generated.address_a[6]
address_a[7] => altsyncram_2rr3:auto_generated.address_a[7]
address_a[8] => altsyncram_2rr3:auto_generated.address_a[8]
address_a[9] => altsyncram_2rr3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2rr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2rr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_2rr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_2rr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_2rr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_2rr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_2rr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_2rr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_2rr3:auto_generated.q_a[7]
q_a[8] <= altsyncram_2rr3:auto_generated.q_a[8]
q_a[9] <= altsyncram_2rr3:auto_generated.q_a[9]
q_a[10] <= altsyncram_2rr3:auto_generated.q_a[10]
q_a[11] <= altsyncram_2rr3:auto_generated.q_a[11]
q_a[12] <= altsyncram_2rr3:auto_generated.q_a[12]
q_a[13] <= altsyncram_2rr3:auto_generated.q_a[13]
q_a[14] <= altsyncram_2rr3:auto_generated.q_a[14]
q_a[15] <= altsyncram_2rr3:auto_generated.q_a[15]
q_a[16] <= altsyncram_2rr3:auto_generated.q_a[16]
q_a[17] <= altsyncram_2rr3:auto_generated.q_a[17]
q_a[18] <= altsyncram_2rr3:auto_generated.q_a[18]
q_a[19] <= altsyncram_2rr3:auto_generated.q_a[19]
q_a[20] <= altsyncram_2rr3:auto_generated.q_a[20]
q_a[21] <= altsyncram_2rr3:auto_generated.q_a[21]
q_a[22] <= altsyncram_2rr3:auto_generated.q_a[22]
q_a[23] <= altsyncram_2rr3:auto_generated.q_a[23]
q_a[24] <= altsyncram_2rr3:auto_generated.q_a[24]
q_a[25] <= altsyncram_2rr3:auto_generated.q_a[25]
q_a[26] <= altsyncram_2rr3:auto_generated.q_a[26]
q_a[27] <= altsyncram_2rr3:auto_generated.q_a[27]
q_a[28] <= altsyncram_2rr3:auto_generated.q_a[28]
q_a[29] <= altsyncram_2rr3:auto_generated.q_a[29]
q_a[30] <= altsyncram_2rr3:auto_generated.q_a[30]
q_a[31] <= altsyncram_2rr3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de0Board|ram10x32:dataMemI|altsyncram:altsyncram_component|altsyncram_2rr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|de0Board|rom10x32:instMemI
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|de0Board|rom10x32:instMemI|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pqs3:auto_generated.address_a[0]
address_a[1] => altsyncram_pqs3:auto_generated.address_a[1]
address_a[2] => altsyncram_pqs3:auto_generated.address_a[2]
address_a[3] => altsyncram_pqs3:auto_generated.address_a[3]
address_a[4] => altsyncram_pqs3:auto_generated.address_a[4]
address_a[5] => altsyncram_pqs3:auto_generated.address_a[5]
address_a[6] => altsyncram_pqs3:auto_generated.address_a[6]
address_a[7] => altsyncram_pqs3:auto_generated.address_a[7]
address_a[8] => altsyncram_pqs3:auto_generated.address_a[8]
address_a[9] => altsyncram_pqs3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pqs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pqs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_pqs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_pqs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_pqs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_pqs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_pqs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_pqs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_pqs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_pqs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_pqs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_pqs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_pqs3:auto_generated.q_a[11]
q_a[12] <= altsyncram_pqs3:auto_generated.q_a[12]
q_a[13] <= altsyncram_pqs3:auto_generated.q_a[13]
q_a[14] <= altsyncram_pqs3:auto_generated.q_a[14]
q_a[15] <= altsyncram_pqs3:auto_generated.q_a[15]
q_a[16] <= altsyncram_pqs3:auto_generated.q_a[16]
q_a[17] <= altsyncram_pqs3:auto_generated.q_a[17]
q_a[18] <= altsyncram_pqs3:auto_generated.q_a[18]
q_a[19] <= altsyncram_pqs3:auto_generated.q_a[19]
q_a[20] <= altsyncram_pqs3:auto_generated.q_a[20]
q_a[21] <= altsyncram_pqs3:auto_generated.q_a[21]
q_a[22] <= altsyncram_pqs3:auto_generated.q_a[22]
q_a[23] <= altsyncram_pqs3:auto_generated.q_a[23]
q_a[24] <= altsyncram_pqs3:auto_generated.q_a[24]
q_a[25] <= altsyncram_pqs3:auto_generated.q_a[25]
q_a[26] <= altsyncram_pqs3:auto_generated.q_a[26]
q_a[27] <= altsyncram_pqs3:auto_generated.q_a[27]
q_a[28] <= altsyncram_pqs3:auto_generated.q_a[28]
q_a[29] <= altsyncram_pqs3:auto_generated.q_a[29]
q_a[30] <= altsyncram_pqs3:auto_generated.q_a[30]
q_a[31] <= altsyncram_pqs3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de0Board|rom10x32:instMemI|altsyncram:altsyncram_component|altsyncram_pqs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|de0Board|Prozessor:procI
clk => instF:instFI.clk
clk => ID:IDI.clk
clk => EX:EXI.clk
clk => MEM:MEMI.clk
clk => WB:WBI.clk
rstN => instF:instFI.rstN
iAddr[0] <= instF:instFI.iAddr[0]
iAddr[1] <= instF:instFI.iAddr[1]
iAddr[2] <= instF:instFI.iAddr[2]
iAddr[3] <= instF:instFI.iAddr[3]
iAddr[4] <= instF:instFI.iAddr[4]
iAddr[5] <= instF:instFI.iAddr[5]
iAddr[6] <= instF:instFI.iAddr[6]
iAddr[7] <= instF:instFI.iAddr[7]
iAddr[8] <= instF:instFI.iAddr[8]
iAddr[9] <= instF:instFI.iAddr[9]
iData[0] => instF:instFI.iData[0]
iData[1] => instF:instFI.iData[1]
iData[2] => instF:instFI.iData[2]
iData[3] => instF:instFI.iData[3]
iData[4] => instF:instFI.iData[4]
iData[5] => instF:instFI.iData[5]
iData[6] => instF:instFI.iData[6]
iData[7] => instF:instFI.iData[7]
iData[8] => instF:instFI.iData[8]
iData[9] => instF:instFI.iData[9]
iData[10] => instF:instFI.iData[10]
iData[11] => instF:instFI.iData[11]
iData[12] => instF:instFI.iData[12]
iData[13] => instF:instFI.iData[13]
iData[14] => instF:instFI.iData[14]
iData[15] => instF:instFI.iData[15]
iData[16] => instF:instFI.iData[16]
iData[17] => instF:instFI.iData[17]
iData[18] => instF:instFI.iData[18]
iData[19] => instF:instFI.iData[19]
iData[20] => instF:instFI.iData[20]
iData[21] => instF:instFI.iData[21]
iData[22] => instF:instFI.iData[22]
iData[23] => instF:instFI.iData[23]
iData[24] => instF:instFI.iData[24]
iData[25] => instF:instFI.iData[25]
iData[26] => instF:instFI.iData[26]
iData[27] => instF:instFI.iData[27]
iData[28] => instF:instFI.iData[28]
iData[29] => instF:instFI.iData[29]
iData[30] => instF:instFI.iData[30]
iData[31] => instF:instFI.iData[31]
dnWE <= MEM:MEMI.dnWE
dAddr[0] <= MEM:MEMI.dAddr[0]
dAddr[1] <= MEM:MEMI.dAddr[1]
dAddr[2] <= MEM:MEMI.dAddr[2]
dAddr[3] <= MEM:MEMI.dAddr[3]
dAddr[4] <= MEM:MEMI.dAddr[4]
dAddr[5] <= MEM:MEMI.dAddr[5]
dAddr[6] <= MEM:MEMI.dAddr[6]
dAddr[7] <= MEM:MEMI.dAddr[7]
dAddr[8] <= MEM:MEMI.dAddr[8]
dAddr[9] <= MEM:MEMI.dAddr[9]
dDataI[0] => MEM:MEMI.dDataI[0]
dDataI[1] => MEM:MEMI.dDataI[1]
dDataI[2] => MEM:MEMI.dDataI[2]
dDataI[3] => MEM:MEMI.dDataI[3]
dDataI[4] => MEM:MEMI.dDataI[4]
dDataI[5] => MEM:MEMI.dDataI[5]
dDataI[6] => MEM:MEMI.dDataI[6]
dDataI[7] => MEM:MEMI.dDataI[7]
dDataI[8] => MEM:MEMI.dDataI[8]
dDataI[9] => MEM:MEMI.dDataI[9]
dDataI[10] => MEM:MEMI.dDataI[10]
dDataI[11] => MEM:MEMI.dDataI[11]
dDataI[12] => MEM:MEMI.dDataI[12]
dDataI[13] => MEM:MEMI.dDataI[13]
dDataI[14] => MEM:MEMI.dDataI[14]
dDataI[15] => MEM:MEMI.dDataI[15]
dDataI[16] => MEM:MEMI.dDataI[16]
dDataI[17] => MEM:MEMI.dDataI[17]
dDataI[18] => MEM:MEMI.dDataI[18]
dDataI[19] => MEM:MEMI.dDataI[19]
dDataI[20] => MEM:MEMI.dDataI[20]
dDataI[21] => MEM:MEMI.dDataI[21]
dDataI[22] => MEM:MEMI.dDataI[22]
dDataI[23] => MEM:MEMI.dDataI[23]
dDataI[24] => MEM:MEMI.dDataI[24]
dDataI[25] => MEM:MEMI.dDataI[25]
dDataI[26] => MEM:MEMI.dDataI[26]
dDataI[27] => MEM:MEMI.dDataI[27]
dDataI[28] => MEM:MEMI.dDataI[28]
dDataI[29] => MEM:MEMI.dDataI[29]
dDataI[30] => MEM:MEMI.dDataI[30]
dDataI[31] => MEM:MEMI.dDataI[31]
dDataO[0] <= MEM:MEMI.dDataO[0]
dDataO[1] <= MEM:MEMI.dDataO[1]
dDataO[2] <= MEM:MEMI.dDataO[2]
dDataO[3] <= MEM:MEMI.dDataO[3]
dDataO[4] <= MEM:MEMI.dDataO[4]
dDataO[5] <= MEM:MEMI.dDataO[5]
dDataO[6] <= MEM:MEMI.dDataO[6]
dDataO[7] <= MEM:MEMI.dDataO[7]
dDataO[8] <= MEM:MEMI.dDataO[8]
dDataO[9] <= MEM:MEMI.dDataO[9]
dDataO[10] <= MEM:MEMI.dDataO[10]
dDataO[11] <= MEM:MEMI.dDataO[11]
dDataO[12] <= MEM:MEMI.dDataO[12]
dDataO[13] <= MEM:MEMI.dDataO[13]
dDataO[14] <= MEM:MEMI.dDataO[14]
dDataO[15] <= MEM:MEMI.dDataO[15]
dDataO[16] <= MEM:MEMI.dDataO[16]
dDataO[17] <= MEM:MEMI.dDataO[17]
dDataO[18] <= MEM:MEMI.dDataO[18]
dDataO[19] <= MEM:MEMI.dDataO[19]
dDataO[20] <= MEM:MEMI.dDataO[20]
dDataO[21] <= MEM:MEMI.dDataO[21]
dDataO[22] <= MEM:MEMI.dDataO[22]
dDataO[23] <= MEM:MEMI.dDataO[23]
dDataO[24] <= MEM:MEMI.dDataO[24]
dDataO[25] <= MEM:MEMI.dDataO[25]
dDataO[26] <= MEM:MEMI.dDataO[26]
dDataO[27] <= MEM:MEMI.dDataO[27]
dDataO[28] <= MEM:MEMI.dDataO[28]
dDataO[29] <= MEM:MEMI.dDataO[29]
dDataO[30] <= MEM:MEMI.dDataO[30]
dDataO[31] <= MEM:MEMI.dDataO[31]
reg4[0] <= ID:IDI.reg4[0]
reg4[1] <= ID:IDI.reg4[1]
reg4[2] <= ID:IDI.reg4[2]
reg4[3] <= ID:IDI.reg4[3]
reg4[4] <= ID:IDI.reg4[4]
reg4[5] <= ID:IDI.reg4[5]
reg4[6] <= ID:IDI.reg4[6]
reg4[7] <= ID:IDI.reg4[7]


|de0Board|Prozessor:procI|instF:instFI
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
clk => pc_ID[0]~reg0.CLK
clk => pc_ID[1]~reg0.CLK
clk => pc_ID[2]~reg0.CLK
clk => pc_ID[3]~reg0.CLK
clk => pc_ID[4]~reg0.CLK
clk => pc_ID[5]~reg0.CLK
clk => pc_ID[6]~reg0.CLK
clk => pc_ID[7]~reg0.CLK
clk => pc_ID[8]~reg0.CLK
clk => pc_ID[9]~reg0.CLK
clk => pc_ID[10]~reg0.CLK
clk => pc_ID[11]~reg0.CLK
clk => pc_ID[12]~reg0.CLK
clk => pc_ID[13]~reg0.CLK
clk => pc_ID[14]~reg0.CLK
clk => pc_ID[15]~reg0.CLK
clk => pc_ID[16]~reg0.CLK
clk => pc_ID[17]~reg0.CLK
clk => pc_ID[18]~reg0.CLK
clk => pc_ID[19]~reg0.CLK
clk => pc_ID[20]~reg0.CLK
clk => pc_ID[21]~reg0.CLK
clk => pc_ID[22]~reg0.CLK
clk => pc_ID[23]~reg0.CLK
clk => pc_ID[24]~reg0.CLK
clk => pc_ID[25]~reg0.CLK
clk => pc_ID[26]~reg0.CLK
clk => pc_ID[27]~reg0.CLK
clk => pc_ID[28]~reg0.CLK
clk => pc_ID[29]~reg0.CLK
clk => pc_ID[30]~reg0.CLK
clk => pc_ID[31]~reg0.CLK
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => instruction[2]~reg0.CLK
clk => instruction[3]~reg0.CLK
clk => instruction[4]~reg0.CLK
clk => instruction[5]~reg0.CLK
clk => instruction[6]~reg0.CLK
clk => instruction[7]~reg0.CLK
clk => instruction[8]~reg0.CLK
clk => instruction[9]~reg0.CLK
clk => instruction[10]~reg0.CLK
clk => instruction[11]~reg0.CLK
clk => instruction[12]~reg0.CLK
clk => instruction[13]~reg0.CLK
clk => instruction[14]~reg0.CLK
clk => instruction[15]~reg0.CLK
clk => instruction[16]~reg0.CLK
clk => instruction[17]~reg0.CLK
clk => instruction[18]~reg0.CLK
clk => instruction[19]~reg0.CLK
clk => instruction[20]~reg0.CLK
clk => instruction[21]~reg0.CLK
clk => instruction[22]~reg0.CLK
clk => instruction[23]~reg0.CLK
clk => instruction[24]~reg0.CLK
clk => instruction[25]~reg0.CLK
clk => instruction[26]~reg0.CLK
clk => instruction[27]~reg0.CLK
clk => instruction[28]~reg0.CLK
clk => instruction[29]~reg0.CLK
clk => instruction[30]~reg0.CLK
clk => instruction[31]~reg0.CLK
pc_src => next_pc[31].OUTPUTSELECT
pc_src => next_pc[30].OUTPUTSELECT
pc_src => next_pc[29].OUTPUTSELECT
pc_src => next_pc[28].OUTPUTSELECT
pc_src => next_pc[27].OUTPUTSELECT
pc_src => next_pc[26].OUTPUTSELECT
pc_src => next_pc[25].OUTPUTSELECT
pc_src => next_pc[24].OUTPUTSELECT
pc_src => next_pc[23].OUTPUTSELECT
pc_src => next_pc[22].OUTPUTSELECT
pc_src => next_pc[21].OUTPUTSELECT
pc_src => next_pc[20].OUTPUTSELECT
pc_src => next_pc[19].OUTPUTSELECT
pc_src => next_pc[18].OUTPUTSELECT
pc_src => next_pc[17].OUTPUTSELECT
pc_src => next_pc[16].OUTPUTSELECT
pc_src => next_pc[15].OUTPUTSELECT
pc_src => next_pc[14].OUTPUTSELECT
pc_src => next_pc[13].OUTPUTSELECT
pc_src => next_pc[12].OUTPUTSELECT
pc_src => next_pc[11].OUTPUTSELECT
pc_src => next_pc[10].OUTPUTSELECT
pc_src => next_pc[9].OUTPUTSELECT
pc_src => next_pc[8].OUTPUTSELECT
pc_src => next_pc[7].OUTPUTSELECT
pc_src => next_pc[6].OUTPUTSELECT
pc_src => next_pc[5].OUTPUTSELECT
pc_src => next_pc[4].OUTPUTSELECT
pc_src => next_pc[3].OUTPUTSELECT
pc_src => next_pc[2].OUTPUTSELECT
pc_src => next_pc[1].OUTPUTSELECT
pc_src => next_pc[0].OUTPUTSELECT
rstN => ~NO_FANOUT~
iAddr[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
iAddr[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
iAddr[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
iAddr[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
iAddr[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
iAddr[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
iAddr[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
iAddr[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
iAddr[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
iAddr[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
iData[0] => instruction[0]~reg0.DATAIN
iData[1] => instruction[1]~reg0.DATAIN
iData[2] => instruction[2]~reg0.DATAIN
iData[3] => instruction[3]~reg0.DATAIN
iData[4] => instruction[4]~reg0.DATAIN
iData[5] => instruction[5]~reg0.DATAIN
iData[6] => instruction[6]~reg0.DATAIN
iData[7] => instruction[7]~reg0.DATAIN
iData[8] => instruction[8]~reg0.DATAIN
iData[9] => instruction[9]~reg0.DATAIN
iData[10] => instruction[10]~reg0.DATAIN
iData[11] => instruction[11]~reg0.DATAIN
iData[12] => instruction[12]~reg0.DATAIN
iData[13] => instruction[13]~reg0.DATAIN
iData[14] => instruction[14]~reg0.DATAIN
iData[15] => instruction[15]~reg0.DATAIN
iData[16] => instruction[16]~reg0.DATAIN
iData[17] => instruction[17]~reg0.DATAIN
iData[18] => instruction[18]~reg0.DATAIN
iData[19] => instruction[19]~reg0.DATAIN
iData[20] => instruction[20]~reg0.DATAIN
iData[21] => instruction[21]~reg0.DATAIN
iData[22] => instruction[22]~reg0.DATAIN
iData[23] => instruction[23]~reg0.DATAIN
iData[24] => instruction[24]~reg0.DATAIN
iData[25] => instruction[25]~reg0.DATAIN
iData[26] => instruction[26]~reg0.DATAIN
iData[27] => instruction[27]~reg0.DATAIN
iData[28] => instruction[28]~reg0.DATAIN
iData[29] => instruction[29]~reg0.DATAIN
iData[30] => instruction[30]~reg0.DATAIN
iData[31] => instruction[31]~reg0.DATAIN
pc_IF[0] => next_pc[0].DATAB
pc_IF[1] => next_pc[1].DATAB
pc_IF[2] => next_pc[2].DATAB
pc_IF[3] => next_pc[3].DATAB
pc_IF[4] => next_pc[4].DATAB
pc_IF[5] => next_pc[5].DATAB
pc_IF[6] => next_pc[6].DATAB
pc_IF[7] => next_pc[7].DATAB
pc_IF[8] => next_pc[8].DATAB
pc_IF[9] => next_pc[9].DATAB
pc_IF[10] => next_pc[10].DATAB
pc_IF[11] => next_pc[11].DATAB
pc_IF[12] => next_pc[12].DATAB
pc_IF[13] => next_pc[13].DATAB
pc_IF[14] => next_pc[14].DATAB
pc_IF[15] => next_pc[15].DATAB
pc_IF[16] => next_pc[16].DATAB
pc_IF[17] => next_pc[17].DATAB
pc_IF[18] => next_pc[18].DATAB
pc_IF[19] => next_pc[19].DATAB
pc_IF[20] => next_pc[20].DATAB
pc_IF[21] => next_pc[21].DATAB
pc_IF[22] => next_pc[22].DATAB
pc_IF[23] => next_pc[23].DATAB
pc_IF[24] => next_pc[24].DATAB
pc_IF[25] => next_pc[25].DATAB
pc_IF[26] => next_pc[26].DATAB
pc_IF[27] => next_pc[27].DATAB
pc_IF[28] => next_pc[28].DATAB
pc_IF[29] => next_pc[29].DATAB
pc_IF[30] => next_pc[30].DATAB
pc_IF[31] => next_pc[31].DATAB
pc_ID[0] <= pc_ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[1] <= pc_ID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[2] <= pc_ID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[3] <= pc_ID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[4] <= pc_ID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[5] <= pc_ID[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[6] <= pc_ID[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[7] <= pc_ID[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[8] <= pc_ID[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[9] <= pc_ID[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[10] <= pc_ID[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[11] <= pc_ID[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[12] <= pc_ID[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[13] <= pc_ID[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[14] <= pc_ID[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[15] <= pc_ID[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[16] <= pc_ID[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[17] <= pc_ID[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[18] <= pc_ID[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[19] <= pc_ID[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[20] <= pc_ID[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[21] <= pc_ID[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[22] <= pc_ID[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[23] <= pc_ID[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[24] <= pc_ID[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[25] <= pc_ID[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[26] <= pc_ID[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[27] <= pc_ID[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[28] <= pc_ID[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[29] <= pc_ID[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[30] <= pc_ID[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ID[31] <= pc_ID[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0Board|Prozessor:procI|ID:IDI
pc_in[0] => pc_out[0]~reg0.DATAIN
pc_in[1] => pc_out[1]~reg0.DATAIN
pc_in[2] => pc_out[2]~reg0.DATAIN
pc_in[3] => pc_out[3]~reg0.DATAIN
pc_in[4] => pc_out[4]~reg0.DATAIN
pc_in[5] => pc_out[5]~reg0.DATAIN
pc_in[6] => pc_out[6]~reg0.DATAIN
pc_in[7] => pc_out[7]~reg0.DATAIN
pc_in[8] => pc_out[8]~reg0.DATAIN
pc_in[9] => pc_out[9]~reg0.DATAIN
pc_in[10] => pc_out[10]~reg0.DATAIN
pc_in[11] => pc_out[11]~reg0.DATAIN
pc_in[12] => pc_out[12]~reg0.DATAIN
pc_in[13] => pc_out[13]~reg0.DATAIN
pc_in[14] => pc_out[14]~reg0.DATAIN
pc_in[15] => pc_out[15]~reg0.DATAIN
pc_in[16] => pc_out[16]~reg0.DATAIN
pc_in[17] => pc_out[17]~reg0.DATAIN
pc_in[18] => pc_out[18]~reg0.DATAIN
pc_in[19] => pc_out[19]~reg0.DATAIN
pc_in[20] => pc_out[20]~reg0.DATAIN
pc_in[21] => pc_out[21]~reg0.DATAIN
pc_in[22] => pc_out[22]~reg0.DATAIN
pc_in[23] => pc_out[23]~reg0.DATAIN
pc_in[24] => pc_out[24]~reg0.DATAIN
pc_in[25] => pc_out[25]~reg0.DATAIN
pc_in[26] => pc_out[26]~reg0.DATAIN
pc_in[27] => pc_out[27]~reg0.DATAIN
pc_in[28] => pc_out[28]~reg0.DATAIN
pc_in[29] => pc_out[29]~reg0.DATAIN
pc_in[30] => pc_out[30]~reg0.DATAIN
pc_in[31] => pc_out[31]~reg0.DATAIN
instruction[0] => imm.DATAB
instruction[0] => imm.DATAB
instruction[0] => Mux0.IN69
instruction[0] => Mux1.IN69
instruction[0] => Mux2.IN69
instruction[0] => Mux3.IN69
instruction[0] => Mux47.IN68
instruction[0] => Mux47.IN69
instruction[1] => imm.DATAB
instruction[1] => imm.DATAB
instruction[1] => Mux0.IN68
instruction[1] => Mux1.IN68
instruction[1] => Mux2.IN68
instruction[1] => Mux3.IN68
instruction[1] => Mux46.IN68
instruction[1] => Mux46.IN69
instruction[2] => imm.DATAB
instruction[2] => imm.DATAB
instruction[2] => Mux0.IN67
instruction[2] => Mux1.IN67
instruction[2] => Mux2.IN67
instruction[2] => Mux3.IN67
instruction[2] => Mux45.IN68
instruction[2] => Mux45.IN69
instruction[3] => imm.DATAB
instruction[3] => imm.DATAB
instruction[3] => Mux0.IN66
instruction[3] => Mux1.IN66
instruction[3] => Mux2.IN66
instruction[3] => Mux3.IN66
instruction[3] => Mux44.IN68
instruction[3] => Mux44.IN69
instruction[4] => imm.DATAB
instruction[4] => imm.DATAB
instruction[4] => Mux0.IN65
instruction[4] => Mux1.IN65
instruction[4] => Mux2.IN65
instruction[4] => Mux3.IN65
instruction[4] => Mux43.IN68
instruction[4] => Mux43.IN69
instruction[5] => imm.DATAB
instruction[5] => imm.DATAB
instruction[5] => Mux0.IN64
instruction[5] => Mux1.IN64
instruction[5] => Mux2.IN64
instruction[5] => Mux3.IN64
instruction[5] => Mux42.IN68
instruction[5] => Mux42.IN69
instruction[6] => imm.DATAB
instruction[6] => imm.DATAB
instruction[6] => Mux41.IN68
instruction[6] => Mux41.IN69
instruction[7] => imm.DATAB
instruction[7] => imm.DATAB
instruction[7] => Mux40.IN68
instruction[7] => Mux40.IN69
instruction[8] => imm.DATAB
instruction[8] => imm.DATAB
instruction[8] => Mux39.IN68
instruction[8] => Mux39.IN69
instruction[9] => imm.DATAB
instruction[9] => imm.DATAB
instruction[9] => Mux38.IN68
instruction[9] => Mux38.IN69
instruction[10] => imm.DATAB
instruction[10] => imm.DATAB
instruction[10] => Mux37.IN68
instruction[10] => Mux37.IN69
instruction[11] => imm.DATAB
instruction[11] => imm.DATAB
instruction[11] => Mux36.IN68
instruction[11] => Mux36.IN69
instruction[11] => rd[0]~reg0.DATAIN
instruction[12] => imm.DATAB
instruction[12] => imm.DATAB
instruction[12] => Mux35.IN68
instruction[12] => Mux35.IN69
instruction[12] => rd[1]~reg0.DATAIN
instruction[13] => imm.DATAB
instruction[13] => imm.DATAB
instruction[13] => Mux34.IN68
instruction[13] => Mux34.IN69
instruction[13] => rd[2]~reg0.DATAIN
instruction[14] => imm.DATAB
instruction[14] => imm.DATAB
instruction[14] => Mux33.IN68
instruction[14] => Mux33.IN69
instruction[14] => rd[3]~reg0.DATAIN
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => Mux32.IN68
instruction[15] => Mux32.IN69
instruction[15] => rd[4]~reg0.DATAIN
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[15] => imm.OUTPUTSELECT
instruction[16] => sel_reg_val.DATAA
instruction[16] => rt_sig[0].DATAA
instruction[16] => Mux31.IN68
instruction[16] => Mux31.IN69
instruction[17] => sel_reg_val.DATAA
instruction[17] => rt_sig[1].DATAA
instruction[17] => Mux30.IN68
instruction[17] => Mux30.IN69
instruction[18] => sel_reg_val.DATAA
instruction[18] => rt_sig[2].DATAA
instruction[18] => Mux29.IN68
instruction[18] => Mux29.IN69
instruction[19] => sel_reg_val.DATAA
instruction[19] => rt_sig[3].DATAA
instruction[19] => Mux28.IN68
instruction[19] => Mux28.IN69
instruction[20] => sel_reg_val.DATAA
instruction[20] => rt_sig[4].DATAA
instruction[20] => Mux27.IN68
instruction[20] => Mux27.IN69
instruction[21] => sel_alu_val[0].DATAA
instruction[21] => sel_reg_val.DATAB
instruction[21] => Mux26.IN68
instruction[21] => Mux26.IN69
instruction[22] => sel_alu_val[1].DATAA
instruction[22] => sel_reg_val.DATAB
instruction[22] => Mux25.IN68
instruction[22] => Mux25.IN69
instruction[23] => sel_alu_val[2].DATAA
instruction[23] => sel_reg_val.DATAB
instruction[23] => Mux24.IN68
instruction[23] => Mux24.IN69
instruction[24] => sel_alu_val[3].DATAA
instruction[24] => sel_reg_val.DATAB
instruction[24] => Mux23.IN68
instruction[24] => Mux23.IN69
instruction[25] => sel_alu_val[4].DATAA
instruction[25] => sel_reg_val.DATAB
instruction[25] => Mux16.IN68
instruction[25] => Mux16.IN69
instruction[25] => Mux17.IN68
instruction[25] => Mux17.IN69
instruction[25] => Mux18.IN68
instruction[25] => Mux18.IN69
instruction[25] => Mux19.IN68
instruction[25] => Mux19.IN69
instruction[25] => Mux20.IN68
instruction[25] => Mux20.IN69
instruction[25] => Mux21.IN68
instruction[25] => Mux21.IN69
instruction[25] => Mux22.IN68
instruction[25] => Mux22.IN69
instruction[26] => Mux4.IN69
instruction[26] => Mux5.IN69
instruction[26] => Mux6.IN69
instruction[26] => Mux7.IN69
instruction[26] => Mux8.IN69
instruction[26] => Mux9.IN69
instruction[26] => Mux10.IN69
instruction[26] => Mux11.IN69
instruction[26] => Mux12.IN69
instruction[26] => Mux13.IN69
instruction[26] => Mux14.IN69
instruction[26] => Mux15.IN69
instruction[26] => Mux16.IN67
instruction[26] => Mux17.IN67
instruction[26] => Mux18.IN67
instruction[26] => Mux19.IN67
instruction[26] => Mux20.IN67
instruction[26] => Mux21.IN67
instruction[26] => Mux22.IN67
instruction[26] => Mux23.IN67
instruction[26] => Mux24.IN67
instruction[26] => Mux25.IN67
instruction[26] => Mux26.IN67
instruction[26] => Mux27.IN67
instruction[26] => Mux28.IN67
instruction[26] => Mux29.IN67
instruction[26] => Mux30.IN67
instruction[26] => Mux31.IN67
instruction[26] => Mux32.IN67
instruction[26] => Mux33.IN67
instruction[26] => Mux34.IN67
instruction[26] => Mux35.IN67
instruction[26] => Mux36.IN67
instruction[26] => Mux37.IN67
instruction[26] => Mux38.IN67
instruction[26] => Mux39.IN67
instruction[26] => Mux40.IN67
instruction[26] => Mux41.IN67
instruction[26] => Mux42.IN67
instruction[26] => Mux43.IN67
instruction[26] => Mux44.IN67
instruction[26] => Mux45.IN67
instruction[26] => Mux46.IN67
instruction[26] => Mux47.IN67
instruction[26] => Mux48.IN69
instruction[26] => Equal0.IN5
instruction[26] => Equal1.IN4
instruction[26] => Equal2.IN3
instruction[26] => Equal3.IN5
instruction[26] => Equal4.IN4
instruction[26] => Equal5.IN4
instruction[27] => Mux4.IN68
instruction[27] => Mux5.IN68
instruction[27] => Mux6.IN68
instruction[27] => Mux7.IN68
instruction[27] => Mux8.IN68
instruction[27] => Mux9.IN68
instruction[27] => Mux10.IN68
instruction[27] => Mux11.IN68
instruction[27] => Mux12.IN68
instruction[27] => Mux13.IN68
instruction[27] => Mux14.IN68
instruction[27] => Mux15.IN68
instruction[27] => Mux16.IN66
instruction[27] => Mux17.IN66
instruction[27] => Mux18.IN66
instruction[27] => Mux19.IN66
instruction[27] => Mux20.IN66
instruction[27] => Mux21.IN66
instruction[27] => Mux22.IN66
instruction[27] => Mux23.IN66
instruction[27] => Mux24.IN66
instruction[27] => Mux25.IN66
instruction[27] => Mux26.IN66
instruction[27] => Mux27.IN66
instruction[27] => Mux28.IN66
instruction[27] => Mux29.IN66
instruction[27] => Mux30.IN66
instruction[27] => Mux31.IN66
instruction[27] => Mux32.IN66
instruction[27] => Mux33.IN66
instruction[27] => Mux34.IN66
instruction[27] => Mux35.IN66
instruction[27] => Mux36.IN66
instruction[27] => Mux37.IN66
instruction[27] => Mux38.IN66
instruction[27] => Mux39.IN66
instruction[27] => Mux40.IN66
instruction[27] => Mux41.IN66
instruction[27] => Mux42.IN66
instruction[27] => Mux43.IN66
instruction[27] => Mux44.IN66
instruction[27] => Mux45.IN66
instruction[27] => Mux46.IN66
instruction[27] => Mux47.IN66
instruction[27] => Mux48.IN68
instruction[27] => Equal0.IN4
instruction[27] => Equal1.IN3
instruction[27] => Equal2.IN5
instruction[27] => Equal3.IN4
instruction[27] => Equal4.IN3
instruction[27] => Equal5.IN3
instruction[28] => Mux4.IN67
instruction[28] => Mux5.IN67
instruction[28] => Mux6.IN67
instruction[28] => Mux7.IN67
instruction[28] => Mux8.IN67
instruction[28] => Mux9.IN67
instruction[28] => Mux10.IN67
instruction[28] => Mux11.IN67
instruction[28] => Mux12.IN67
instruction[28] => Mux13.IN67
instruction[28] => Mux14.IN67
instruction[28] => Mux15.IN67
instruction[28] => Mux16.IN65
instruction[28] => Mux17.IN65
instruction[28] => Mux18.IN65
instruction[28] => Mux19.IN65
instruction[28] => Mux20.IN65
instruction[28] => Mux21.IN65
instruction[28] => Mux22.IN65
instruction[28] => Mux23.IN65
instruction[28] => Mux24.IN65
instruction[28] => Mux25.IN65
instruction[28] => Mux26.IN65
instruction[28] => Mux27.IN65
instruction[28] => Mux28.IN65
instruction[28] => Mux29.IN65
instruction[28] => Mux30.IN65
instruction[28] => Mux31.IN65
instruction[28] => Mux32.IN65
instruction[28] => Mux33.IN65
instruction[28] => Mux34.IN65
instruction[28] => Mux35.IN65
instruction[28] => Mux36.IN65
instruction[28] => Mux37.IN65
instruction[28] => Mux38.IN65
instruction[28] => Mux39.IN65
instruction[28] => Mux40.IN65
instruction[28] => Mux41.IN65
instruction[28] => Mux42.IN65
instruction[28] => Mux43.IN65
instruction[28] => Mux44.IN65
instruction[28] => Mux45.IN65
instruction[28] => Mux46.IN65
instruction[28] => Mux47.IN65
instruction[28] => Mux48.IN67
instruction[28] => Equal0.IN3
instruction[28] => Equal1.IN2
instruction[28] => Equal2.IN4
instruction[28] => Equal3.IN3
instruction[28] => Equal4.IN2
instruction[28] => Equal5.IN2
instruction[29] => Mux4.IN66
instruction[29] => Mux5.IN66
instruction[29] => Mux6.IN66
instruction[29] => Mux7.IN66
instruction[29] => Mux8.IN66
instruction[29] => Mux9.IN66
instruction[29] => Mux10.IN66
instruction[29] => Mux11.IN66
instruction[29] => Mux12.IN66
instruction[29] => Mux13.IN66
instruction[29] => Mux14.IN66
instruction[29] => Mux15.IN66
instruction[29] => Mux16.IN64
instruction[29] => Mux17.IN64
instruction[29] => Mux18.IN64
instruction[29] => Mux19.IN64
instruction[29] => Mux20.IN64
instruction[29] => Mux21.IN64
instruction[29] => Mux22.IN64
instruction[29] => Mux23.IN64
instruction[29] => Mux24.IN64
instruction[29] => Mux25.IN64
instruction[29] => Mux26.IN64
instruction[29] => Mux27.IN64
instruction[29] => Mux28.IN64
instruction[29] => Mux29.IN64
instruction[29] => Mux30.IN64
instruction[29] => Mux31.IN64
instruction[29] => Mux32.IN64
instruction[29] => Mux33.IN64
instruction[29] => Mux34.IN64
instruction[29] => Mux35.IN64
instruction[29] => Mux36.IN64
instruction[29] => Mux37.IN64
instruction[29] => Mux38.IN64
instruction[29] => Mux39.IN64
instruction[29] => Mux40.IN64
instruction[29] => Mux41.IN64
instruction[29] => Mux42.IN64
instruction[29] => Mux43.IN64
instruction[29] => Mux44.IN64
instruction[29] => Mux45.IN64
instruction[29] => Mux46.IN64
instruction[29] => Mux47.IN64
instruction[29] => Mux48.IN66
instruction[29] => Equal0.IN2
instruction[29] => Equal1.IN5
instruction[29] => Equal2.IN2
instruction[29] => Equal3.IN2
instruction[29] => Equal4.IN5
instruction[29] => Equal5.IN5
instruction[30] => Mux4.IN65
instruction[30] => Mux5.IN65
instruction[30] => Mux6.IN65
instruction[30] => Mux7.IN65
instruction[30] => Mux8.IN65
instruction[30] => Mux9.IN65
instruction[30] => Mux10.IN65
instruction[30] => Mux11.IN65
instruction[30] => Mux12.IN65
instruction[30] => Mux13.IN65
instruction[30] => Mux14.IN65
instruction[30] => Mux15.IN65
instruction[30] => Mux16.IN63
instruction[30] => Mux17.IN63
instruction[30] => Mux18.IN63
instruction[30] => Mux19.IN63
instruction[30] => Mux20.IN63
instruction[30] => Mux21.IN63
instruction[30] => Mux22.IN63
instruction[30] => Mux23.IN63
instruction[30] => Mux24.IN63
instruction[30] => Mux25.IN63
instruction[30] => Mux26.IN63
instruction[30] => Mux27.IN63
instruction[30] => Mux28.IN63
instruction[30] => Mux29.IN63
instruction[30] => Mux30.IN63
instruction[30] => Mux31.IN63
instruction[30] => Mux32.IN63
instruction[30] => Mux33.IN63
instruction[30] => Mux34.IN63
instruction[30] => Mux35.IN63
instruction[30] => Mux36.IN63
instruction[30] => Mux37.IN63
instruction[30] => Mux38.IN63
instruction[30] => Mux39.IN63
instruction[30] => Mux40.IN63
instruction[30] => Mux41.IN63
instruction[30] => Mux42.IN63
instruction[30] => Mux43.IN63
instruction[30] => Mux44.IN63
instruction[30] => Mux45.IN63
instruction[30] => Mux46.IN63
instruction[30] => Mux47.IN63
instruction[30] => Mux48.IN65
instruction[30] => Equal0.IN1
instruction[30] => Equal1.IN1
instruction[30] => Equal2.IN1
instruction[30] => Equal3.IN1
instruction[30] => Equal4.IN1
instruction[30] => Equal5.IN1
instruction[31] => Mux4.IN64
instruction[31] => Mux5.IN64
instruction[31] => Mux6.IN64
instruction[31] => Mux7.IN64
instruction[31] => Mux8.IN64
instruction[31] => Mux9.IN64
instruction[31] => Mux10.IN64
instruction[31] => Mux11.IN64
instruction[31] => Mux12.IN64
instruction[31] => Mux13.IN64
instruction[31] => Mux14.IN64
instruction[31] => Mux15.IN64
instruction[31] => Mux16.IN62
instruction[31] => Mux17.IN62
instruction[31] => Mux18.IN62
instruction[31] => Mux19.IN62
instruction[31] => Mux20.IN62
instruction[31] => Mux21.IN62
instruction[31] => Mux22.IN62
instruction[31] => Mux23.IN62
instruction[31] => Mux24.IN62
instruction[31] => Mux25.IN62
instruction[31] => Mux26.IN62
instruction[31] => Mux27.IN62
instruction[31] => Mux28.IN62
instruction[31] => Mux29.IN62
instruction[31] => Mux30.IN62
instruction[31] => Mux31.IN62
instruction[31] => Mux32.IN62
instruction[31] => Mux33.IN62
instruction[31] => Mux34.IN62
instruction[31] => Mux35.IN62
instruction[31] => Mux36.IN62
instruction[31] => Mux37.IN62
instruction[31] => Mux38.IN62
instruction[31] => Mux39.IN62
instruction[31] => Mux40.IN62
instruction[31] => Mux41.IN62
instruction[31] => Mux42.IN62
instruction[31] => Mux43.IN62
instruction[31] => Mux44.IN62
instruction[31] => Mux45.IN62
instruction[31] => Mux46.IN62
instruction[31] => Mux47.IN62
instruction[31] => Mux48.IN64
instruction[31] => Equal0.IN0
instruction[31] => Equal1.IN0
instruction[31] => Equal2.IN0
instruction[31] => Equal3.IN0
instruction[31] => Equal4.IN0
instruction[31] => Equal5.IN0
write_data[0] => registerbank:registerbankI.dIn[0]
write_data[1] => registerbank:registerbankI.dIn[1]
write_data[2] => registerbank:registerbankI.dIn[2]
write_data[3] => registerbank:registerbankI.dIn[3]
write_data[4] => registerbank:registerbankI.dIn[4]
write_data[5] => registerbank:registerbankI.dIn[5]
write_data[6] => registerbank:registerbankI.dIn[6]
write_data[7] => registerbank:registerbankI.dIn[7]
write_data[8] => registerbank:registerbankI.dIn[8]
write_data[9] => registerbank:registerbankI.dIn[9]
write_data[10] => registerbank:registerbankI.dIn[10]
write_data[11] => registerbank:registerbankI.dIn[11]
write_data[12] => registerbank:registerbankI.dIn[12]
write_data[13] => registerbank:registerbankI.dIn[13]
write_data[14] => registerbank:registerbankI.dIn[14]
write_data[15] => registerbank:registerbankI.dIn[15]
write_data[16] => registerbank:registerbankI.dIn[16]
write_data[17] => registerbank:registerbankI.dIn[17]
write_data[18] => registerbank:registerbankI.dIn[18]
write_data[19] => registerbank:registerbankI.dIn[19]
write_data[20] => registerbank:registerbankI.dIn[20]
write_data[21] => registerbank:registerbankI.dIn[21]
write_data[22] => registerbank:registerbankI.dIn[22]
write_data[23] => registerbank:registerbankI.dIn[23]
write_data[24] => registerbank:registerbankI.dIn[24]
write_data[25] => registerbank:registerbankI.dIn[25]
write_data[26] => registerbank:registerbankI.dIn[26]
write_data[27] => registerbank:registerbankI.dIn[27]
write_data[28] => registerbank:registerbankI.dIn[28]
write_data[29] => registerbank:registerbankI.dIn[29]
write_data[30] => registerbank:registerbankI.dIn[30]
write_data[31] => registerbank:registerbankI.dIn[31]
clk => registerbank:registerbankI.clk
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => alu_op[0]~reg0.CLK
clk => alu_op[1]~reg0.CLK
clk => alu_op[2]~reg0.CLK
clk => alu_op[3]~reg0.CLK
clk => alu_op[4]~reg0.CLK
clk => imm[0]~reg0.CLK
clk => imm[1]~reg0.CLK
clk => imm[2]~reg0.CLK
clk => imm[3]~reg0.CLK
clk => imm[4]~reg0.CLK
clk => imm[5]~reg0.CLK
clk => imm[6]~reg0.CLK
clk => imm[7]~reg0.CLK
clk => imm[8]~reg0.CLK
clk => imm[9]~reg0.CLK
clk => imm[10]~reg0.CLK
clk => imm[11]~reg0.CLK
clk => imm[12]~reg0.CLK
clk => imm[13]~reg0.CLK
clk => imm[14]~reg0.CLK
clk => imm[15]~reg0.CLK
clk => imm[16]~reg0.CLK
clk => imm[17]~reg0.CLK
clk => imm[18]~reg0.CLK
clk => imm[19]~reg0.CLK
clk => imm[20]~reg0.CLK
clk => imm[21]~reg0.CLK
clk => imm[22]~reg0.CLK
clk => imm[23]~reg0.CLK
clk => imm[24]~reg0.CLK
clk => imm[25]~reg0.CLK
clk => imm[26]~reg0.CLK
clk => imm[27]~reg0.CLK
clk => imm[28]~reg0.CLK
clk => imm[29]~reg0.CLK
clk => imm[30]~reg0.CLK
clk => imm[31]~reg0.CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => reg_val[0]~reg0.CLK
clk => reg_val[1]~reg0.CLK
clk => reg_val[2]~reg0.CLK
clk => reg_val[3]~reg0.CLK
clk => reg_val[4]~reg0.CLK
clk => reg_val[5]~reg0.CLK
clk => reg_val[6]~reg0.CLK
clk => reg_val[7]~reg0.CLK
clk => reg_val[8]~reg0.CLK
clk => reg_val[9]~reg0.CLK
clk => reg_val[10]~reg0.CLK
clk => reg_val[11]~reg0.CLK
clk => reg_val[12]~reg0.CLK
clk => reg_val[13]~reg0.CLK
clk => reg_val[14]~reg0.CLK
clk => reg_val[15]~reg0.CLK
clk => reg_val[16]~reg0.CLK
clk => reg_val[17]~reg0.CLK
clk => reg_val[18]~reg0.CLK
clk => reg_val[19]~reg0.CLK
clk => reg_val[20]~reg0.CLK
clk => reg_val[21]~reg0.CLK
clk => reg_val[22]~reg0.CLK
clk => reg_val[23]~reg0.CLK
clk => reg_val[24]~reg0.CLK
clk => reg_val[25]~reg0.CLK
clk => reg_val[26]~reg0.CLK
clk => reg_val[27]~reg0.CLK
clk => reg_val[28]~reg0.CLK
clk => reg_val[29]~reg0.CLK
clk => reg_val[30]~reg0.CLK
clk => reg_val[31]~reg0.CLK
clk => alu_val[0]~reg0.CLK
clk => alu_val[1]~reg0.CLK
clk => alu_val[2]~reg0.CLK
clk => alu_val[3]~reg0.CLK
clk => alu_val[4]~reg0.CLK
clk => alu_val[5]~reg0.CLK
clk => alu_val[6]~reg0.CLK
clk => alu_val[7]~reg0.CLK
clk => alu_val[8]~reg0.CLK
clk => alu_val[9]~reg0.CLK
clk => alu_val[10]~reg0.CLK
clk => alu_val[11]~reg0.CLK
clk => alu_val[12]~reg0.CLK
clk => alu_val[13]~reg0.CLK
clk => alu_val[14]~reg0.CLK
clk => alu_val[15]~reg0.CLK
clk => alu_val[16]~reg0.CLK
clk => alu_val[17]~reg0.CLK
clk => alu_val[18]~reg0.CLK
clk => alu_val[19]~reg0.CLK
clk => alu_val[20]~reg0.CLK
clk => alu_val[21]~reg0.CLK
clk => alu_val[22]~reg0.CLK
clk => alu_val[23]~reg0.CLK
clk => alu_val[24]~reg0.CLK
clk => alu_val[25]~reg0.CLK
clk => alu_val[26]~reg0.CLK
clk => alu_val[27]~reg0.CLK
clk => alu_val[28]~reg0.CLK
clk => alu_val[29]~reg0.CLK
clk => alu_val[30]~reg0.CLK
clk => alu_val[31]~reg0.CLK
clk => jar~reg0.CLK
clk => jr~reg0.CLK
clk => mem_to_reg_EX~reg0.CLK
clk => mem_write~reg0.CLK
clk => pc_src~reg0.CLK
clk => alu_src~reg0.CLK
clk => reg_write_EX~reg0.CLK
clk => reg_dest~reg0.CLK
reg_wE => registerbank:registerbankI.wE
write_reg[0] => registerbank:registerbankI.selD[0]
write_reg[1] => registerbank:registerbankI.selD[1]
write_reg[2] => registerbank:registerbankI.selD[2]
write_reg[3] => registerbank:registerbankI.selD[3]
write_reg[4] => registerbank:registerbankI.selD[4]
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[0] <= alu_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[1] <= alu_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[2] <= alu_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[3] <= alu_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[4] <= alu_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[5] <= alu_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[6] <= alu_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[7] <= alu_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[8] <= alu_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[9] <= alu_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[10] <= alu_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[11] <= alu_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[12] <= alu_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[13] <= alu_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[14] <= alu_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[15] <= alu_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[16] <= alu_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[17] <= alu_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[18] <= alu_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[19] <= alu_val[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[20] <= alu_val[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[21] <= alu_val[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[22] <= alu_val[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[23] <= alu_val[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[24] <= alu_val[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[25] <= alu_val[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[26] <= alu_val[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[27] <= alu_val[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[28] <= alu_val[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[29] <= alu_val[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[30] <= alu_val[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_val[31] <= alu_val[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[0] <= reg_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[1] <= reg_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[2] <= reg_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[3] <= reg_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[4] <= reg_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[5] <= reg_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[6] <= reg_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[7] <= reg_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[8] <= reg_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[9] <= reg_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[10] <= reg_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[11] <= reg_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[12] <= reg_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[13] <= reg_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[14] <= reg_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[15] <= reg_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[16] <= reg_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[17] <= reg_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[18] <= reg_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[19] <= reg_val[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[20] <= reg_val[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[21] <= reg_val[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[22] <= reg_val[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[23] <= reg_val[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[24] <= reg_val[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[25] <= reg_val[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[26] <= reg_val[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[27] <= reg_val[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[28] <= reg_val[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[29] <= reg_val[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[30] <= reg_val[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val[31] <= reg_val[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= imm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= imm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= imm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= imm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= imm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= imm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= imm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= imm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= imm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= imm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= imm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= imm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= imm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= imm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= imm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= imm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= imm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= imm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= imm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= imm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= imm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= imm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= imm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= imm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= imm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= alu_op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[4] <= alu_op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dest <= reg_dest~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_write_EX <= reg_write_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= alu_src~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_src <= pc_src~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg_EX <= mem_to_reg_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
jr <= jr~reg0.DB_MAX_OUTPUT_PORT_TYPE
jar <= jar~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg4[0] <= registerbank:registerbankI.reg4[0]
reg4[1] <= registerbank:registerbankI.reg4[1]
reg4[2] <= registerbank:registerbankI.reg4[2]
reg4[3] <= registerbank:registerbankI.reg4[3]
reg4[4] <= registerbank:registerbankI.reg4[4]
reg4[5] <= registerbank:registerbankI.reg4[5]
reg4[6] <= registerbank:registerbankI.reg4[6]
reg4[7] <= registerbank:registerbankI.reg4[7]


|de0Board|Prozessor:procI|ID:IDI|registerbank:registerbankI
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
clk => registers[31][16].CLK
clk => registers[31][17].CLK
clk => registers[31][18].CLK
clk => registers[31][19].CLK
clk => registers[31][20].CLK
clk => registers[31][21].CLK
clk => registers[31][22].CLK
clk => registers[31][23].CLK
clk => registers[31][24].CLK
clk => registers[31][25].CLK
clk => registers[31][26].CLK
clk => registers[31][27].CLK
clk => registers[31][28].CLK
clk => registers[31][29].CLK
clk => registers[31][30].CLK
clk => registers[31][31].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[30][16].CLK
clk => registers[30][17].CLK
clk => registers[30][18].CLK
clk => registers[30][19].CLK
clk => registers[30][20].CLK
clk => registers[30][21].CLK
clk => registers[30][22].CLK
clk => registers[30][23].CLK
clk => registers[30][24].CLK
clk => registers[30][25].CLK
clk => registers[30][26].CLK
clk => registers[30][27].CLK
clk => registers[30][28].CLK
clk => registers[30][29].CLK
clk => registers[30][30].CLK
clk => registers[30][31].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[29][16].CLK
clk => registers[29][17].CLK
clk => registers[29][18].CLK
clk => registers[29][19].CLK
clk => registers[29][20].CLK
clk => registers[29][21].CLK
clk => registers[29][22].CLK
clk => registers[29][23].CLK
clk => registers[29][24].CLK
clk => registers[29][25].CLK
clk => registers[29][26].CLK
clk => registers[29][27].CLK
clk => registers[29][28].CLK
clk => registers[29][29].CLK
clk => registers[29][30].CLK
clk => registers[29][31].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[28][16].CLK
clk => registers[28][17].CLK
clk => registers[28][18].CLK
clk => registers[28][19].CLK
clk => registers[28][20].CLK
clk => registers[28][21].CLK
clk => registers[28][22].CLK
clk => registers[28][23].CLK
clk => registers[28][24].CLK
clk => registers[28][25].CLK
clk => registers[28][26].CLK
clk => registers[28][27].CLK
clk => registers[28][28].CLK
clk => registers[28][29].CLK
clk => registers[28][30].CLK
clk => registers[28][31].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[27][16].CLK
clk => registers[27][17].CLK
clk => registers[27][18].CLK
clk => registers[27][19].CLK
clk => registers[27][20].CLK
clk => registers[27][21].CLK
clk => registers[27][22].CLK
clk => registers[27][23].CLK
clk => registers[27][24].CLK
clk => registers[27][25].CLK
clk => registers[27][26].CLK
clk => registers[27][27].CLK
clk => registers[27][28].CLK
clk => registers[27][29].CLK
clk => registers[27][30].CLK
clk => registers[27][31].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[26][16].CLK
clk => registers[26][17].CLK
clk => registers[26][18].CLK
clk => registers[26][19].CLK
clk => registers[26][20].CLK
clk => registers[26][21].CLK
clk => registers[26][22].CLK
clk => registers[26][23].CLK
clk => registers[26][24].CLK
clk => registers[26][25].CLK
clk => registers[26][26].CLK
clk => registers[26][27].CLK
clk => registers[26][28].CLK
clk => registers[26][29].CLK
clk => registers[26][30].CLK
clk => registers[26][31].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[25][16].CLK
clk => registers[25][17].CLK
clk => registers[25][18].CLK
clk => registers[25][19].CLK
clk => registers[25][20].CLK
clk => registers[25][21].CLK
clk => registers[25][22].CLK
clk => registers[25][23].CLK
clk => registers[25][24].CLK
clk => registers[25][25].CLK
clk => registers[25][26].CLK
clk => registers[25][27].CLK
clk => registers[25][28].CLK
clk => registers[25][29].CLK
clk => registers[25][30].CLK
clk => registers[25][31].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[24][16].CLK
clk => registers[24][17].CLK
clk => registers[24][18].CLK
clk => registers[24][19].CLK
clk => registers[24][20].CLK
clk => registers[24][21].CLK
clk => registers[24][22].CLK
clk => registers[24][23].CLK
clk => registers[24][24].CLK
clk => registers[24][25].CLK
clk => registers[24][26].CLK
clk => registers[24][27].CLK
clk => registers[24][28].CLK
clk => registers[24][29].CLK
clk => registers[24][30].CLK
clk => registers[24][31].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[23][16].CLK
clk => registers[23][17].CLK
clk => registers[23][18].CLK
clk => registers[23][19].CLK
clk => registers[23][20].CLK
clk => registers[23][21].CLK
clk => registers[23][22].CLK
clk => registers[23][23].CLK
clk => registers[23][24].CLK
clk => registers[23][25].CLK
clk => registers[23][26].CLK
clk => registers[23][27].CLK
clk => registers[23][28].CLK
clk => registers[23][29].CLK
clk => registers[23][30].CLK
clk => registers[23][31].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[22][16].CLK
clk => registers[22][17].CLK
clk => registers[22][18].CLK
clk => registers[22][19].CLK
clk => registers[22][20].CLK
clk => registers[22][21].CLK
clk => registers[22][22].CLK
clk => registers[22][23].CLK
clk => registers[22][24].CLK
clk => registers[22][25].CLK
clk => registers[22][26].CLK
clk => registers[22][27].CLK
clk => registers[22][28].CLK
clk => registers[22][29].CLK
clk => registers[22][30].CLK
clk => registers[22][31].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[21][16].CLK
clk => registers[21][17].CLK
clk => registers[21][18].CLK
clk => registers[21][19].CLK
clk => registers[21][20].CLK
clk => registers[21][21].CLK
clk => registers[21][22].CLK
clk => registers[21][23].CLK
clk => registers[21][24].CLK
clk => registers[21][25].CLK
clk => registers[21][26].CLK
clk => registers[21][27].CLK
clk => registers[21][28].CLK
clk => registers[21][29].CLK
clk => registers[21][30].CLK
clk => registers[21][31].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[20][16].CLK
clk => registers[20][17].CLK
clk => registers[20][18].CLK
clk => registers[20][19].CLK
clk => registers[20][20].CLK
clk => registers[20][21].CLK
clk => registers[20][22].CLK
clk => registers[20][23].CLK
clk => registers[20][24].CLK
clk => registers[20][25].CLK
clk => registers[20][26].CLK
clk => registers[20][27].CLK
clk => registers[20][28].CLK
clk => registers[20][29].CLK
clk => registers[20][30].CLK
clk => registers[20][31].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[19][16].CLK
clk => registers[19][17].CLK
clk => registers[19][18].CLK
clk => registers[19][19].CLK
clk => registers[19][20].CLK
clk => registers[19][21].CLK
clk => registers[19][22].CLK
clk => registers[19][23].CLK
clk => registers[19][24].CLK
clk => registers[19][25].CLK
clk => registers[19][26].CLK
clk => registers[19][27].CLK
clk => registers[19][28].CLK
clk => registers[19][29].CLK
clk => registers[19][30].CLK
clk => registers[19][31].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[18][16].CLK
clk => registers[18][17].CLK
clk => registers[18][18].CLK
clk => registers[18][19].CLK
clk => registers[18][20].CLK
clk => registers[18][21].CLK
clk => registers[18][22].CLK
clk => registers[18][23].CLK
clk => registers[18][24].CLK
clk => registers[18][25].CLK
clk => registers[18][26].CLK
clk => registers[18][27].CLK
clk => registers[18][28].CLK
clk => registers[18][29].CLK
clk => registers[18][30].CLK
clk => registers[18][31].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[17][16].CLK
clk => registers[17][17].CLK
clk => registers[17][18].CLK
clk => registers[17][19].CLK
clk => registers[17][20].CLK
clk => registers[17][21].CLK
clk => registers[17][22].CLK
clk => registers[17][23].CLK
clk => registers[17][24].CLK
clk => registers[17][25].CLK
clk => registers[17][26].CLK
clk => registers[17][27].CLK
clk => registers[17][28].CLK
clk => registers[17][29].CLK
clk => registers[17][30].CLK
clk => registers[17][31].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[16][16].CLK
clk => registers[16][17].CLK
clk => registers[16][18].CLK
clk => registers[16][19].CLK
clk => registers[16][20].CLK
clk => registers[16][21].CLK
clk => registers[16][22].CLK
clk => registers[16][23].CLK
clk => registers[16][24].CLK
clk => registers[16][25].CLK
clk => registers[16][26].CLK
clk => registers[16][27].CLK
clk => registers[16][28].CLK
clk => registers[16][29].CLK
clk => registers[16][30].CLK
clk => registers[16][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[0] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[1] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[2] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[3] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[4] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[5] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[6] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[7] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[8] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[9] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[10] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[11] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[12] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[13] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[14] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[15] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[16] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[17] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[18] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[19] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[20] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[21] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[22] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[23] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[24] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[25] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[26] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[27] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[28] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[29] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[30] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dIn[31] => registers.DATAB
dOutA[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dOutA[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dOutA[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dOutA[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dOutA[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dOutA[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dOutA[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dOutA[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dOutA[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dOutA[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dOutA[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dOutA[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dOutA[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dOutA[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dOutA[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dOutA[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dOutA[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dOutA[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dOutA[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dOutA[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dOutA[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dOutA[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dOutA[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dOutA[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dOutA[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dOutA[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dOutA[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dOutA[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dOutA[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dOutA[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dOutA[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dOutA[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dOutB[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
dOutB[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
dOutB[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
dOutB[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
dOutB[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
dOutB[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
dOutB[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
dOutB[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
dOutB[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
dOutB[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
dOutB[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
dOutB[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
dOutB[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
dOutB[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
dOutB[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
dOutB[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
dOutB[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
dOutB[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
dOutB[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
dOutB[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
dOutB[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
dOutB[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
dOutB[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
dOutB[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
dOutB[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
dOutB[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
dOutB[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
dOutB[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
dOutB[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
dOutB[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
dOutB[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
dOutB[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
selA[0] => Mux0.IN4
selA[0] => Mux1.IN4
selA[0] => Mux2.IN4
selA[0] => Mux3.IN4
selA[0] => Mux4.IN4
selA[0] => Mux5.IN4
selA[0] => Mux6.IN4
selA[0] => Mux7.IN4
selA[0] => Mux8.IN4
selA[0] => Mux9.IN4
selA[0] => Mux10.IN4
selA[0] => Mux11.IN4
selA[0] => Mux12.IN4
selA[0] => Mux13.IN4
selA[0] => Mux14.IN4
selA[0] => Mux15.IN4
selA[0] => Mux16.IN4
selA[0] => Mux17.IN4
selA[0] => Mux18.IN4
selA[0] => Mux19.IN4
selA[0] => Mux20.IN4
selA[0] => Mux21.IN4
selA[0] => Mux22.IN4
selA[0] => Mux23.IN4
selA[0] => Mux24.IN4
selA[0] => Mux25.IN4
selA[0] => Mux26.IN4
selA[0] => Mux27.IN4
selA[0] => Mux28.IN4
selA[0] => Mux29.IN4
selA[0] => Mux30.IN4
selA[0] => Mux31.IN4
selA[1] => Mux0.IN3
selA[1] => Mux1.IN3
selA[1] => Mux2.IN3
selA[1] => Mux3.IN3
selA[1] => Mux4.IN3
selA[1] => Mux5.IN3
selA[1] => Mux6.IN3
selA[1] => Mux7.IN3
selA[1] => Mux8.IN3
selA[1] => Mux9.IN3
selA[1] => Mux10.IN3
selA[1] => Mux11.IN3
selA[1] => Mux12.IN3
selA[1] => Mux13.IN3
selA[1] => Mux14.IN3
selA[1] => Mux15.IN3
selA[1] => Mux16.IN3
selA[1] => Mux17.IN3
selA[1] => Mux18.IN3
selA[1] => Mux19.IN3
selA[1] => Mux20.IN3
selA[1] => Mux21.IN3
selA[1] => Mux22.IN3
selA[1] => Mux23.IN3
selA[1] => Mux24.IN3
selA[1] => Mux25.IN3
selA[1] => Mux26.IN3
selA[1] => Mux27.IN3
selA[1] => Mux28.IN3
selA[1] => Mux29.IN3
selA[1] => Mux30.IN3
selA[1] => Mux31.IN3
selA[2] => Mux0.IN2
selA[2] => Mux1.IN2
selA[2] => Mux2.IN2
selA[2] => Mux3.IN2
selA[2] => Mux4.IN2
selA[2] => Mux5.IN2
selA[2] => Mux6.IN2
selA[2] => Mux7.IN2
selA[2] => Mux8.IN2
selA[2] => Mux9.IN2
selA[2] => Mux10.IN2
selA[2] => Mux11.IN2
selA[2] => Mux12.IN2
selA[2] => Mux13.IN2
selA[2] => Mux14.IN2
selA[2] => Mux15.IN2
selA[2] => Mux16.IN2
selA[2] => Mux17.IN2
selA[2] => Mux18.IN2
selA[2] => Mux19.IN2
selA[2] => Mux20.IN2
selA[2] => Mux21.IN2
selA[2] => Mux22.IN2
selA[2] => Mux23.IN2
selA[2] => Mux24.IN2
selA[2] => Mux25.IN2
selA[2] => Mux26.IN2
selA[2] => Mux27.IN2
selA[2] => Mux28.IN2
selA[2] => Mux29.IN2
selA[2] => Mux30.IN2
selA[2] => Mux31.IN2
selA[3] => Mux0.IN1
selA[3] => Mux1.IN1
selA[3] => Mux2.IN1
selA[3] => Mux3.IN1
selA[3] => Mux4.IN1
selA[3] => Mux5.IN1
selA[3] => Mux6.IN1
selA[3] => Mux7.IN1
selA[3] => Mux8.IN1
selA[3] => Mux9.IN1
selA[3] => Mux10.IN1
selA[3] => Mux11.IN1
selA[3] => Mux12.IN1
selA[3] => Mux13.IN1
selA[3] => Mux14.IN1
selA[3] => Mux15.IN1
selA[3] => Mux16.IN1
selA[3] => Mux17.IN1
selA[3] => Mux18.IN1
selA[3] => Mux19.IN1
selA[3] => Mux20.IN1
selA[3] => Mux21.IN1
selA[3] => Mux22.IN1
selA[3] => Mux23.IN1
selA[3] => Mux24.IN1
selA[3] => Mux25.IN1
selA[3] => Mux26.IN1
selA[3] => Mux27.IN1
selA[3] => Mux28.IN1
selA[3] => Mux29.IN1
selA[3] => Mux30.IN1
selA[3] => Mux31.IN1
selA[4] => Mux0.IN0
selA[4] => Mux1.IN0
selA[4] => Mux2.IN0
selA[4] => Mux3.IN0
selA[4] => Mux4.IN0
selA[4] => Mux5.IN0
selA[4] => Mux6.IN0
selA[4] => Mux7.IN0
selA[4] => Mux8.IN0
selA[4] => Mux9.IN0
selA[4] => Mux10.IN0
selA[4] => Mux11.IN0
selA[4] => Mux12.IN0
selA[4] => Mux13.IN0
selA[4] => Mux14.IN0
selA[4] => Mux15.IN0
selA[4] => Mux16.IN0
selA[4] => Mux17.IN0
selA[4] => Mux18.IN0
selA[4] => Mux19.IN0
selA[4] => Mux20.IN0
selA[4] => Mux21.IN0
selA[4] => Mux22.IN0
selA[4] => Mux23.IN0
selA[4] => Mux24.IN0
selA[4] => Mux25.IN0
selA[4] => Mux26.IN0
selA[4] => Mux27.IN0
selA[4] => Mux28.IN0
selA[4] => Mux29.IN0
selA[4] => Mux30.IN0
selA[4] => Mux31.IN0
selB[0] => Mux32.IN4
selB[0] => Mux33.IN4
selB[0] => Mux34.IN4
selB[0] => Mux35.IN4
selB[0] => Mux36.IN4
selB[0] => Mux37.IN4
selB[0] => Mux38.IN4
selB[0] => Mux39.IN4
selB[0] => Mux40.IN4
selB[0] => Mux41.IN4
selB[0] => Mux42.IN4
selB[0] => Mux43.IN4
selB[0] => Mux44.IN4
selB[0] => Mux45.IN4
selB[0] => Mux46.IN4
selB[0] => Mux47.IN4
selB[0] => Mux48.IN4
selB[0] => Mux49.IN4
selB[0] => Mux50.IN4
selB[0] => Mux51.IN4
selB[0] => Mux52.IN4
selB[0] => Mux53.IN4
selB[0] => Mux54.IN4
selB[0] => Mux55.IN4
selB[0] => Mux56.IN4
selB[0] => Mux57.IN4
selB[0] => Mux58.IN4
selB[0] => Mux59.IN4
selB[0] => Mux60.IN4
selB[0] => Mux61.IN4
selB[0] => Mux62.IN4
selB[0] => Mux63.IN4
selB[1] => Mux32.IN3
selB[1] => Mux33.IN3
selB[1] => Mux34.IN3
selB[1] => Mux35.IN3
selB[1] => Mux36.IN3
selB[1] => Mux37.IN3
selB[1] => Mux38.IN3
selB[1] => Mux39.IN3
selB[1] => Mux40.IN3
selB[1] => Mux41.IN3
selB[1] => Mux42.IN3
selB[1] => Mux43.IN3
selB[1] => Mux44.IN3
selB[1] => Mux45.IN3
selB[1] => Mux46.IN3
selB[1] => Mux47.IN3
selB[1] => Mux48.IN3
selB[1] => Mux49.IN3
selB[1] => Mux50.IN3
selB[1] => Mux51.IN3
selB[1] => Mux52.IN3
selB[1] => Mux53.IN3
selB[1] => Mux54.IN3
selB[1] => Mux55.IN3
selB[1] => Mux56.IN3
selB[1] => Mux57.IN3
selB[1] => Mux58.IN3
selB[1] => Mux59.IN3
selB[1] => Mux60.IN3
selB[1] => Mux61.IN3
selB[1] => Mux62.IN3
selB[1] => Mux63.IN3
selB[2] => Mux32.IN2
selB[2] => Mux33.IN2
selB[2] => Mux34.IN2
selB[2] => Mux35.IN2
selB[2] => Mux36.IN2
selB[2] => Mux37.IN2
selB[2] => Mux38.IN2
selB[2] => Mux39.IN2
selB[2] => Mux40.IN2
selB[2] => Mux41.IN2
selB[2] => Mux42.IN2
selB[2] => Mux43.IN2
selB[2] => Mux44.IN2
selB[2] => Mux45.IN2
selB[2] => Mux46.IN2
selB[2] => Mux47.IN2
selB[2] => Mux48.IN2
selB[2] => Mux49.IN2
selB[2] => Mux50.IN2
selB[2] => Mux51.IN2
selB[2] => Mux52.IN2
selB[2] => Mux53.IN2
selB[2] => Mux54.IN2
selB[2] => Mux55.IN2
selB[2] => Mux56.IN2
selB[2] => Mux57.IN2
selB[2] => Mux58.IN2
selB[2] => Mux59.IN2
selB[2] => Mux60.IN2
selB[2] => Mux61.IN2
selB[2] => Mux62.IN2
selB[2] => Mux63.IN2
selB[3] => Mux32.IN1
selB[3] => Mux33.IN1
selB[3] => Mux34.IN1
selB[3] => Mux35.IN1
selB[3] => Mux36.IN1
selB[3] => Mux37.IN1
selB[3] => Mux38.IN1
selB[3] => Mux39.IN1
selB[3] => Mux40.IN1
selB[3] => Mux41.IN1
selB[3] => Mux42.IN1
selB[3] => Mux43.IN1
selB[3] => Mux44.IN1
selB[3] => Mux45.IN1
selB[3] => Mux46.IN1
selB[3] => Mux47.IN1
selB[3] => Mux48.IN1
selB[3] => Mux49.IN1
selB[3] => Mux50.IN1
selB[3] => Mux51.IN1
selB[3] => Mux52.IN1
selB[3] => Mux53.IN1
selB[3] => Mux54.IN1
selB[3] => Mux55.IN1
selB[3] => Mux56.IN1
selB[3] => Mux57.IN1
selB[3] => Mux58.IN1
selB[3] => Mux59.IN1
selB[3] => Mux60.IN1
selB[3] => Mux61.IN1
selB[3] => Mux62.IN1
selB[3] => Mux63.IN1
selB[4] => Mux32.IN0
selB[4] => Mux33.IN0
selB[4] => Mux34.IN0
selB[4] => Mux35.IN0
selB[4] => Mux36.IN0
selB[4] => Mux37.IN0
selB[4] => Mux38.IN0
selB[4] => Mux39.IN0
selB[4] => Mux40.IN0
selB[4] => Mux41.IN0
selB[4] => Mux42.IN0
selB[4] => Mux43.IN0
selB[4] => Mux44.IN0
selB[4] => Mux45.IN0
selB[4] => Mux46.IN0
selB[4] => Mux47.IN0
selB[4] => Mux48.IN0
selB[4] => Mux49.IN0
selB[4] => Mux50.IN0
selB[4] => Mux51.IN0
selB[4] => Mux52.IN0
selB[4] => Mux53.IN0
selB[4] => Mux54.IN0
selB[4] => Mux55.IN0
selB[4] => Mux56.IN0
selB[4] => Mux57.IN0
selB[4] => Mux58.IN0
selB[4] => Mux59.IN0
selB[4] => Mux60.IN0
selB[4] => Mux61.IN0
selB[4] => Mux62.IN0
selB[4] => Mux63.IN0
selD[0] => Decoder0.IN4
selD[0] => Equal0.IN4
selD[1] => Decoder0.IN3
selD[1] => Equal0.IN3
selD[2] => Decoder0.IN2
selD[2] => Equal0.IN2
selD[3] => Decoder0.IN1
selD[3] => Equal0.IN1
selD[4] => Decoder0.IN0
selD[4] => Equal0.IN0
wE => reg_demult.IN1
reg4[0] <= registers[1][0].DB_MAX_OUTPUT_PORT_TYPE
reg4[1] <= registers[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg4[2] <= registers[1][2].DB_MAX_OUTPUT_PORT_TYPE
reg4[3] <= registers[1][3].DB_MAX_OUTPUT_PORT_TYPE
reg4[4] <= registers[1][4].DB_MAX_OUTPUT_PORT_TYPE
reg4[5] <= registers[1][5].DB_MAX_OUTPUT_PORT_TYPE
reg4[6] <= registers[1][6].DB_MAX_OUTPUT_PORT_TYPE
reg4[7] <= registers[1][7].DB_MAX_OUTPUT_PORT_TYPE


|de0Board|Prozessor:procI|EX:EXI
imm[0] => mux_val[0].DATAA
imm[0] => Add0.IN32
imm[1] => mux_val[1].DATAA
imm[1] => Add0.IN31
imm[2] => mux_val[2].DATAA
imm[2] => Add0.IN30
imm[3] => mux_val[3].DATAA
imm[3] => Add0.IN29
imm[4] => mux_val[4].DATAA
imm[4] => Add0.IN28
imm[5] => mux_val[5].DATAA
imm[5] => Add0.IN27
imm[6] => mux_val[6].DATAA
imm[6] => Add0.IN26
imm[7] => mux_val[7].DATAA
imm[7] => Add0.IN25
imm[8] => mux_val[8].DATAA
imm[8] => Add0.IN24
imm[9] => mux_val[9].DATAA
imm[9] => Add0.IN23
imm[10] => mux_val[10].DATAA
imm[10] => Add0.IN22
imm[11] => mux_val[11].DATAA
imm[11] => Add0.IN21
imm[12] => mux_val[12].DATAA
imm[12] => Add0.IN20
imm[13] => mux_val[13].DATAA
imm[13] => Add0.IN19
imm[14] => mux_val[14].DATAA
imm[14] => Add0.IN18
imm[15] => mux_val[15].DATAA
imm[15] => Add0.IN17
imm[16] => mux_val[16].DATAA
imm[16] => Add0.IN16
imm[17] => mux_val[17].DATAA
imm[17] => Add0.IN15
imm[18] => mux_val[18].DATAA
imm[18] => Add0.IN14
imm[19] => mux_val[19].DATAA
imm[19] => Add0.IN13
imm[20] => mux_val[20].DATAA
imm[20] => Add0.IN12
imm[21] => mux_val[21].DATAA
imm[21] => Add0.IN11
imm[22] => mux_val[22].DATAA
imm[22] => Add0.IN10
imm[23] => mux_val[23].DATAA
imm[23] => Add0.IN9
imm[24] => mux_val[24].DATAA
imm[24] => Add0.IN8
imm[25] => mux_val[25].DATAA
imm[25] => Add0.IN7
imm[26] => mux_val[26].DATAA
imm[26] => Add0.IN6
imm[27] => mux_val[27].DATAA
imm[27] => Add0.IN5
imm[28] => mux_val[28].DATAA
imm[28] => Add0.IN4
imm[29] => mux_val[29].DATAA
imm[29] => Add0.IN3
imm[30] => mux_val[30].DATAA
imm[30] => Add0.IN2
imm[31] => mux_val[31].DATAA
imm[31] => Add0.IN1
pc[0] => Add0.IN64
pc[0] => out_result.DATAB
pc[1] => Add0.IN63
pc[1] => out_result.DATAB
pc[2] => Add0.IN62
pc[2] => out_result.DATAB
pc[3] => Add0.IN61
pc[3] => out_result.DATAB
pc[4] => Add0.IN60
pc[4] => out_result.DATAB
pc[5] => Add0.IN59
pc[5] => out_result.DATAB
pc[6] => Add0.IN58
pc[6] => out_result.DATAB
pc[7] => Add0.IN57
pc[7] => out_result.DATAB
pc[8] => Add0.IN56
pc[8] => out_result.DATAB
pc[9] => Add0.IN55
pc[9] => out_result.DATAB
pc[10] => Add0.IN54
pc[10] => out_result.DATAB
pc[11] => Add0.IN53
pc[11] => out_result.DATAB
pc[12] => Add0.IN52
pc[12] => out_result.DATAB
pc[13] => Add0.IN51
pc[13] => out_result.DATAB
pc[14] => Add0.IN50
pc[14] => out_result.DATAB
pc[15] => Add0.IN49
pc[15] => out_result.DATAB
pc[16] => Add0.IN48
pc[16] => out_result.DATAB
pc[17] => Add0.IN47
pc[17] => out_result.DATAB
pc[18] => Add0.IN46
pc[18] => out_result.DATAB
pc[19] => Add0.IN45
pc[19] => out_result.DATAB
pc[20] => Add0.IN44
pc[20] => out_result.DATAB
pc[21] => Add0.IN43
pc[21] => out_result.DATAB
pc[22] => Add0.IN42
pc[22] => out_result.DATAB
pc[23] => Add0.IN41
pc[23] => out_result.DATAB
pc[24] => Add0.IN40
pc[24] => out_result.DATAB
pc[25] => Add0.IN39
pc[25] => out_result.DATAB
pc[26] => Add0.IN38
pc[26] => out_result.DATAB
pc[27] => Add0.IN37
pc[27] => out_result.DATAB
pc[28] => Add0.IN36
pc[28] => out_result.DATAB
pc[29] => Add0.IN35
pc[29] => out_result.DATAB
pc[30] => Add0.IN34
pc[30] => out_result.DATAB
pc[31] => Add0.IN33
pc[31] => out_result.DATAB
alu_val[0] => pc_out.DATAB
alu_val[0] => alu:aluI.opA[0]
alu_val[1] => pc_out.DATAB
alu_val[1] => alu:aluI.opA[1]
alu_val[2] => pc_out.DATAB
alu_val[2] => alu:aluI.opA[2]
alu_val[3] => pc_out.DATAB
alu_val[3] => alu:aluI.opA[3]
alu_val[4] => pc_out.DATAB
alu_val[4] => alu:aluI.opA[4]
alu_val[5] => pc_out.DATAB
alu_val[5] => alu:aluI.opA[5]
alu_val[6] => pc_out.DATAB
alu_val[6] => alu:aluI.opA[6]
alu_val[7] => pc_out.DATAB
alu_val[7] => alu:aluI.opA[7]
alu_val[8] => pc_out.DATAB
alu_val[8] => alu:aluI.opA[8]
alu_val[9] => pc_out.DATAB
alu_val[9] => alu:aluI.opA[9]
alu_val[10] => pc_out.DATAB
alu_val[10] => alu:aluI.opA[10]
alu_val[11] => pc_out.DATAB
alu_val[11] => alu:aluI.opA[11]
alu_val[12] => pc_out.DATAB
alu_val[12] => alu:aluI.opA[12]
alu_val[13] => pc_out.DATAB
alu_val[13] => alu:aluI.opA[13]
alu_val[14] => pc_out.DATAB
alu_val[14] => alu:aluI.opA[14]
alu_val[15] => pc_out.DATAB
alu_val[15] => alu:aluI.opA[15]
alu_val[16] => pc_out.DATAB
alu_val[16] => alu:aluI.opA[16]
alu_val[17] => pc_out.DATAB
alu_val[17] => alu:aluI.opA[17]
alu_val[18] => pc_out.DATAB
alu_val[18] => alu:aluI.opA[18]
alu_val[19] => pc_out.DATAB
alu_val[19] => alu:aluI.opA[19]
alu_val[20] => pc_out.DATAB
alu_val[20] => alu:aluI.opA[20]
alu_val[21] => pc_out.DATAB
alu_val[21] => alu:aluI.opA[21]
alu_val[22] => pc_out.DATAB
alu_val[22] => alu:aluI.opA[22]
alu_val[23] => pc_out.DATAB
alu_val[23] => alu:aluI.opA[23]
alu_val[24] => pc_out.DATAB
alu_val[24] => alu:aluI.opA[24]
alu_val[25] => pc_out.DATAB
alu_val[25] => alu:aluI.opA[25]
alu_val[26] => pc_out.DATAB
alu_val[26] => alu:aluI.opA[26]
alu_val[27] => pc_out.DATAB
alu_val[27] => alu:aluI.opA[27]
alu_val[28] => pc_out.DATAB
alu_val[28] => alu:aluI.opA[28]
alu_val[29] => pc_out.DATAB
alu_val[29] => alu:aluI.opA[29]
alu_val[30] => pc_out.DATAB
alu_val[30] => alu:aluI.opA[30]
alu_val[31] => pc_out.DATAB
alu_val[31] => alu:aluI.opA[31]
reg_val[0] => mux_val[0].DATAB
reg_val[0] => data[0]~reg0.DATAIN
reg_val[1] => mux_val[1].DATAB
reg_val[1] => data[1]~reg0.DATAIN
reg_val[2] => mux_val[2].DATAB
reg_val[2] => data[2]~reg0.DATAIN
reg_val[3] => mux_val[3].DATAB
reg_val[3] => data[3]~reg0.DATAIN
reg_val[4] => mux_val[4].DATAB
reg_val[4] => data[4]~reg0.DATAIN
reg_val[5] => mux_val[5].DATAB
reg_val[5] => data[5]~reg0.DATAIN
reg_val[6] => mux_val[6].DATAB
reg_val[6] => data[6]~reg0.DATAIN
reg_val[7] => mux_val[7].DATAB
reg_val[7] => data[7]~reg0.DATAIN
reg_val[8] => mux_val[8].DATAB
reg_val[8] => data[8]~reg0.DATAIN
reg_val[9] => mux_val[9].DATAB
reg_val[9] => data[9]~reg0.DATAIN
reg_val[10] => mux_val[10].DATAB
reg_val[10] => data[10]~reg0.DATAIN
reg_val[11] => mux_val[11].DATAB
reg_val[11] => data[11]~reg0.DATAIN
reg_val[12] => mux_val[12].DATAB
reg_val[12] => data[12]~reg0.DATAIN
reg_val[13] => mux_val[13].DATAB
reg_val[13] => data[13]~reg0.DATAIN
reg_val[14] => mux_val[14].DATAB
reg_val[14] => data[14]~reg0.DATAIN
reg_val[15] => mux_val[15].DATAB
reg_val[15] => data[15]~reg0.DATAIN
reg_val[16] => mux_val[16].DATAB
reg_val[16] => data[16]~reg0.DATAIN
reg_val[17] => mux_val[17].DATAB
reg_val[17] => data[17]~reg0.DATAIN
reg_val[18] => mux_val[18].DATAB
reg_val[18] => data[18]~reg0.DATAIN
reg_val[19] => mux_val[19].DATAB
reg_val[19] => data[19]~reg0.DATAIN
reg_val[20] => mux_val[20].DATAB
reg_val[20] => data[20]~reg0.DATAIN
reg_val[21] => mux_val[21].DATAB
reg_val[21] => data[21]~reg0.DATAIN
reg_val[22] => mux_val[22].DATAB
reg_val[22] => data[22]~reg0.DATAIN
reg_val[23] => mux_val[23].DATAB
reg_val[23] => data[23]~reg0.DATAIN
reg_val[24] => mux_val[24].DATAB
reg_val[24] => data[24]~reg0.DATAIN
reg_val[25] => mux_val[25].DATAB
reg_val[25] => data[25]~reg0.DATAIN
reg_val[26] => mux_val[26].DATAB
reg_val[26] => data[26]~reg0.DATAIN
reg_val[27] => mux_val[27].DATAB
reg_val[27] => data[27]~reg0.DATAIN
reg_val[28] => mux_val[28].DATAB
reg_val[28] => data[28]~reg0.DATAIN
reg_val[29] => mux_val[29].DATAB
reg_val[29] => data[29]~reg0.DATAIN
reg_val[30] => mux_val[30].DATAB
reg_val[30] => data[30]~reg0.DATAIN
reg_val[31] => mux_val[31].DATAB
reg_val[31] => data[31]~reg0.DATAIN
alu_op[0] => alu:aluI.op[0]
alu_op[1] => alu:aluI.op[1]
alu_op[2] => alu:aluI.op[2]
alu_op[3] => alu:aluI.op[3]
alu_op[4] => alu:aluI.op[4]
rt[0] => write_reg.DATAA
rt[1] => write_reg.DATAA
rt[2] => write_reg.DATAA
rt[3] => write_reg.DATAA
rt[4] => write_reg.DATAA
rd[0] => write_reg.DATAB
rd[1] => write_reg.DATAB
rd[2] => write_reg.DATAB
rd[3] => write_reg.DATAB
rd[4] => write_reg.DATAB
clk => out_result[0]~reg0.CLK
clk => out_result[1]~reg0.CLK
clk => out_result[2]~reg0.CLK
clk => out_result[3]~reg0.CLK
clk => out_result[4]~reg0.CLK
clk => out_result[5]~reg0.CLK
clk => out_result[6]~reg0.CLK
clk => out_result[7]~reg0.CLK
clk => out_result[8]~reg0.CLK
clk => out_result[9]~reg0.CLK
clk => out_result[10]~reg0.CLK
clk => out_result[11]~reg0.CLK
clk => out_result[12]~reg0.CLK
clk => out_result[13]~reg0.CLK
clk => out_result[14]~reg0.CLK
clk => out_result[15]~reg0.CLK
clk => out_result[16]~reg0.CLK
clk => out_result[17]~reg0.CLK
clk => out_result[18]~reg0.CLK
clk => out_result[19]~reg0.CLK
clk => out_result[20]~reg0.CLK
clk => out_result[21]~reg0.CLK
clk => out_result[22]~reg0.CLK
clk => out_result[23]~reg0.CLK
clk => out_result[24]~reg0.CLK
clk => out_result[25]~reg0.CLK
clk => out_result[26]~reg0.CLK
clk => out_result[27]~reg0.CLK
clk => out_result[28]~reg0.CLK
clk => out_result[29]~reg0.CLK
clk => out_result[30]~reg0.CLK
clk => out_result[31]~reg0.CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[21]~reg0.CLK
clk => data[22]~reg0.CLK
clk => data[23]~reg0.CLK
clk => data[24]~reg0.CLK
clk => data[25]~reg0.CLK
clk => data[26]~reg0.CLK
clk => data[27]~reg0.CLK
clk => data[28]~reg0.CLK
clk => data[29]~reg0.CLK
clk => data[30]~reg0.CLK
clk => data[31]~reg0.CLK
clk => mem_write_out~reg0.CLK
clk => mem_to_reg_MEM~reg0.CLK
clk => reg_write_MEM~reg0.CLK
clk => write_reg[0]~reg0.CLK
clk => write_reg[1]~reg0.CLK
clk => write_reg[2]~reg0.CLK
clk => write_reg[3]~reg0.CLK
clk => write_reg[4]~reg0.CLK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => pc_src_MEM~reg0.CLK
reg_dest => write_reg.OUTPUTSELECT
reg_dest => write_reg.OUTPUTSELECT
reg_dest => write_reg.OUTPUTSELECT
reg_dest => write_reg.OUTPUTSELECT
reg_dest => write_reg.OUTPUTSELECT
reg_write_EX => reg_write_MEM~reg0.DATAIN
alu_src => mux_val[31].OUTPUTSELECT
alu_src => mux_val[30].OUTPUTSELECT
alu_src => mux_val[29].OUTPUTSELECT
alu_src => mux_val[28].OUTPUTSELECT
alu_src => mux_val[27].OUTPUTSELECT
alu_src => mux_val[26].OUTPUTSELECT
alu_src => mux_val[25].OUTPUTSELECT
alu_src => mux_val[24].OUTPUTSELECT
alu_src => mux_val[23].OUTPUTSELECT
alu_src => mux_val[22].OUTPUTSELECT
alu_src => mux_val[21].OUTPUTSELECT
alu_src => mux_val[20].OUTPUTSELECT
alu_src => mux_val[19].OUTPUTSELECT
alu_src => mux_val[18].OUTPUTSELECT
alu_src => mux_val[17].OUTPUTSELECT
alu_src => mux_val[16].OUTPUTSELECT
alu_src => mux_val[15].OUTPUTSELECT
alu_src => mux_val[14].OUTPUTSELECT
alu_src => mux_val[13].OUTPUTSELECT
alu_src => mux_val[12].OUTPUTSELECT
alu_src => mux_val[11].OUTPUTSELECT
alu_src => mux_val[10].OUTPUTSELECT
alu_src => mux_val[9].OUTPUTSELECT
alu_src => mux_val[8].OUTPUTSELECT
alu_src => mux_val[7].OUTPUTSELECT
alu_src => mux_val[6].OUTPUTSELECT
alu_src => mux_val[5].OUTPUTSELECT
alu_src => mux_val[4].OUTPUTSELECT
alu_src => mux_val[3].OUTPUTSELECT
alu_src => mux_val[2].OUTPUTSELECT
alu_src => mux_val[1].OUTPUTSELECT
alu_src => mux_val[0].OUTPUTSELECT
pc_src => pc_src_MEM.OUTPUTSELECT
mem_write => mem_write_out~reg0.DATAIN
mem_to_reg_EX => mem_to_reg_MEM~reg0.DATAIN
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jr => pc_out.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
jar => out_result.OUTPUTSELECT
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[0] <= out_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[1] <= out_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[2] <= out_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[3] <= out_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[4] <= out_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[5] <= out_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[6] <= out_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[7] <= out_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[8] <= out_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[9] <= out_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[10] <= out_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[11] <= out_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[12] <= out_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[13] <= out_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[14] <= out_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[15] <= out_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[16] <= out_result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[17] <= out_result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[18] <= out_result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[19] <= out_result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[20] <= out_result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[21] <= out_result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[22] <= out_result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[23] <= out_result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[24] <= out_result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[25] <= out_result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[26] <= out_result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[27] <= out_result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[28] <= out_result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[29] <= out_result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[30] <= out_result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_result[31] <= out_result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg[0] <= write_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg[1] <= write_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg[2] <= write_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg[3] <= write_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg[4] <= write_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_out <= mem_write_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg_MEM <= mem_to_reg_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_write_MEM <= reg_write_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_src_MEM <= pc_src_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0Board|Prozessor:procI|EX:EXI|alu:aluI
opA[0] => Add0.IN32
opA[0] => Add1.IN64
opA[0] => Equal2.IN63
opA[0] => result.IN0
opA[0] => result.IN0
opA[0] => result.IN0
opA[0] => Equal9.IN31
opA[0] => LessThan0.IN32
opA[0] => LessThan1.IN32
opA[0] => LessThan2.IN32
opA[0] => LessThan3.IN32
opA[0] => Equal10.IN47
opA[0] => Equal12.IN63
opA[0] => Mux30.IN30
opA[0] => Mux31.IN15
opA[0] => Mux31.IN16
opA[0] => Mux31.IN17
opA[0] => Mux31.IN18
opA[0] => Mux31.IN19
opA[0] => Mux31.IN20
opA[0] => Mux31.IN21
opA[0] => Mux31.IN22
opA[0] => Mux31.IN23
opA[0] => Mux31.IN24
opA[0] => Mux31.IN25
opA[0] => Mux31.IN26
opA[0] => Mux31.IN27
opA[0] => Mux31.IN28
opA[0] => Mux31.IN29
opA[0] => Mux31.IN30
opA[0] => Mux31.IN6
opA[0] => Equal8.IN63
opA[1] => Add0.IN31
opA[1] => Add1.IN63
opA[1] => Equal2.IN62
opA[1] => Equal3.IN63
opA[1] => Equal4.IN63
opA[1] => result.IN0
opA[1] => result.IN0
opA[1] => result.IN0
opA[1] => Equal9.IN30
opA[1] => LessThan0.IN31
opA[1] => LessThan1.IN31
opA[1] => LessThan2.IN31
opA[1] => LessThan3.IN31
opA[1] => Equal10.IN46
opA[1] => Equal12.IN62
opA[1] => Mux29.IN30
opA[1] => Mux30.IN14
opA[1] => Mux30.IN15
opA[1] => Mux30.IN16
opA[1] => Mux30.IN17
opA[1] => Mux30.IN18
opA[1] => Mux30.IN19
opA[1] => Mux30.IN20
opA[1] => Mux30.IN21
opA[1] => Mux30.IN22
opA[1] => Mux30.IN23
opA[1] => Mux30.IN24
opA[1] => Mux30.IN25
opA[1] => Mux30.IN26
opA[1] => Mux30.IN27
opA[1] => Mux30.IN28
opA[1] => Mux30.IN29
opA[1] => Mux31.IN13
opA[1] => Mux31.IN14
opA[1] => Mux30.IN11
opA[1] => Equal8.IN62
opA[2] => Add0.IN30
opA[2] => Add1.IN62
opA[2] => Equal2.IN61
opA[2] => Equal3.IN62
opA[2] => Equal4.IN62
opA[2] => result.IN0
opA[2] => result.IN0
opA[2] => result.IN0
opA[2] => Equal9.IN29
opA[2] => LessThan0.IN30
opA[2] => LessThan1.IN30
opA[2] => LessThan2.IN30
opA[2] => LessThan3.IN30
opA[2] => Equal10.IN45
opA[2] => Equal12.IN61
opA[2] => Mux28.IN30
opA[2] => Mux29.IN14
opA[2] => Mux29.IN15
opA[2] => Mux29.IN16
opA[2] => Mux29.IN17
opA[2] => Mux29.IN18
opA[2] => Mux29.IN19
opA[2] => Mux29.IN20
opA[2] => Mux29.IN21
opA[2] => Mux29.IN22
opA[2] => Mux29.IN23
opA[2] => Mux29.IN24
opA[2] => Mux29.IN25
opA[2] => Mux29.IN26
opA[2] => Mux29.IN27
opA[2] => Mux29.IN28
opA[2] => Mux29.IN29
opA[2] => Mux30.IN12
opA[2] => Mux30.IN13
opA[2] => Mux29.IN11
opA[2] => Equal8.IN61
opA[3] => Add0.IN29
opA[3] => Add1.IN61
opA[3] => Equal2.IN60
opA[3] => Equal3.IN61
opA[3] => Equal4.IN61
opA[3] => result.IN0
opA[3] => result.IN0
opA[3] => result.IN0
opA[3] => Equal9.IN28
opA[3] => LessThan0.IN29
opA[3] => LessThan1.IN29
opA[3] => LessThan2.IN29
opA[3] => LessThan3.IN29
opA[3] => Equal10.IN44
opA[3] => Equal12.IN60
opA[3] => Mux27.IN30
opA[3] => Mux28.IN14
opA[3] => Mux28.IN15
opA[3] => Mux28.IN16
opA[3] => Mux28.IN17
opA[3] => Mux28.IN18
opA[3] => Mux28.IN19
opA[3] => Mux28.IN20
opA[3] => Mux28.IN21
opA[3] => Mux28.IN22
opA[3] => Mux28.IN23
opA[3] => Mux28.IN24
opA[3] => Mux28.IN25
opA[3] => Mux28.IN26
opA[3] => Mux28.IN27
opA[3] => Mux28.IN28
opA[3] => Mux28.IN29
opA[3] => Mux29.IN12
opA[3] => Mux29.IN13
opA[3] => Mux28.IN11
opA[3] => Equal8.IN60
opA[4] => Add0.IN28
opA[4] => Add1.IN60
opA[4] => Equal2.IN59
opA[4] => Equal3.IN60
opA[4] => Equal4.IN60
opA[4] => result.IN0
opA[4] => result.IN0
opA[4] => result.IN0
opA[4] => Equal9.IN27
opA[4] => LessThan0.IN28
opA[4] => LessThan1.IN28
opA[4] => LessThan2.IN28
opA[4] => LessThan3.IN28
opA[4] => Equal10.IN43
opA[4] => Equal12.IN59
opA[4] => Mux26.IN30
opA[4] => Mux27.IN14
opA[4] => Mux27.IN15
opA[4] => Mux27.IN16
opA[4] => Mux27.IN17
opA[4] => Mux27.IN18
opA[4] => Mux27.IN19
opA[4] => Mux27.IN20
opA[4] => Mux27.IN21
opA[4] => Mux27.IN22
opA[4] => Mux27.IN23
opA[4] => Mux27.IN24
opA[4] => Mux27.IN25
opA[4] => Mux27.IN26
opA[4] => Mux27.IN27
opA[4] => Mux27.IN28
opA[4] => Mux27.IN29
opA[4] => Mux28.IN12
opA[4] => Mux28.IN13
opA[4] => Mux27.IN11
opA[4] => Equal8.IN59
opA[5] => Add0.IN27
opA[5] => Add1.IN59
opA[5] => Equal2.IN58
opA[5] => Equal3.IN59
opA[5] => Equal4.IN59
opA[5] => result.IN0
opA[5] => result.IN0
opA[5] => result.IN0
opA[5] => Equal9.IN26
opA[5] => LessThan0.IN27
opA[5] => LessThan1.IN27
opA[5] => LessThan2.IN27
opA[5] => LessThan3.IN27
opA[5] => Equal10.IN42
opA[5] => Equal12.IN58
opA[5] => Mux25.IN30
opA[5] => Mux26.IN14
opA[5] => Mux26.IN15
opA[5] => Mux26.IN16
opA[5] => Mux26.IN17
opA[5] => Mux26.IN18
opA[5] => Mux26.IN19
opA[5] => Mux26.IN20
opA[5] => Mux26.IN21
opA[5] => Mux26.IN22
opA[5] => Mux26.IN23
opA[5] => Mux26.IN24
opA[5] => Mux26.IN25
opA[5] => Mux26.IN26
opA[5] => Mux26.IN27
opA[5] => Mux26.IN28
opA[5] => Mux26.IN29
opA[5] => Mux27.IN12
opA[5] => Mux27.IN13
opA[5] => Mux26.IN11
opA[5] => Equal8.IN58
opA[6] => Add0.IN26
opA[6] => Add1.IN58
opA[6] => Equal2.IN57
opA[6] => Equal3.IN58
opA[6] => Equal4.IN58
opA[6] => result.IN0
opA[6] => result.IN0
opA[6] => result.IN0
opA[6] => Equal9.IN25
opA[6] => LessThan0.IN26
opA[6] => LessThan1.IN26
opA[6] => LessThan2.IN26
opA[6] => LessThan3.IN26
opA[6] => Equal10.IN41
opA[6] => Equal12.IN57
opA[6] => Mux24.IN30
opA[6] => Mux25.IN14
opA[6] => Mux25.IN15
opA[6] => Mux25.IN16
opA[6] => Mux25.IN17
opA[6] => Mux25.IN18
opA[6] => Mux25.IN19
opA[6] => Mux25.IN20
opA[6] => Mux25.IN21
opA[6] => Mux25.IN22
opA[6] => Mux25.IN23
opA[6] => Mux25.IN24
opA[6] => Mux25.IN25
opA[6] => Mux25.IN26
opA[6] => Mux25.IN27
opA[6] => Mux25.IN28
opA[6] => Mux25.IN29
opA[6] => Mux26.IN12
opA[6] => Mux26.IN13
opA[6] => Mux25.IN11
opA[6] => Equal8.IN57
opA[7] => Add0.IN25
opA[7] => Add1.IN57
opA[7] => Equal2.IN56
opA[7] => Equal3.IN57
opA[7] => Equal4.IN57
opA[7] => result.IN0
opA[7] => result.IN0
opA[7] => result.IN0
opA[7] => Equal9.IN24
opA[7] => LessThan0.IN25
opA[7] => LessThan1.IN25
opA[7] => LessThan2.IN25
opA[7] => LessThan3.IN25
opA[7] => Equal10.IN40
opA[7] => Equal12.IN56
opA[7] => Mux23.IN30
opA[7] => Mux24.IN14
opA[7] => Mux24.IN15
opA[7] => Mux24.IN16
opA[7] => Mux24.IN17
opA[7] => Mux24.IN18
opA[7] => Mux24.IN19
opA[7] => Mux24.IN20
opA[7] => Mux24.IN21
opA[7] => Mux24.IN22
opA[7] => Mux24.IN23
opA[7] => Mux24.IN24
opA[7] => Mux24.IN25
opA[7] => Mux24.IN26
opA[7] => Mux24.IN27
opA[7] => Mux24.IN28
opA[7] => Mux24.IN29
opA[7] => Mux25.IN12
opA[7] => Mux25.IN13
opA[7] => Mux24.IN11
opA[7] => Equal8.IN56
opA[8] => Add0.IN24
opA[8] => Add1.IN56
opA[8] => Equal2.IN55
opA[8] => Equal3.IN56
opA[8] => Equal4.IN56
opA[8] => result.IN0
opA[8] => result.IN0
opA[8] => result.IN0
opA[8] => Equal9.IN23
opA[8] => LessThan0.IN24
opA[8] => LessThan1.IN24
opA[8] => LessThan2.IN24
opA[8] => LessThan3.IN24
opA[8] => Equal10.IN39
opA[8] => Equal12.IN55
opA[8] => Mux22.IN30
opA[8] => Mux23.IN14
opA[8] => Mux23.IN15
opA[8] => Mux23.IN16
opA[8] => Mux23.IN17
opA[8] => Mux23.IN18
opA[8] => Mux23.IN19
opA[8] => Mux23.IN20
opA[8] => Mux23.IN21
opA[8] => Mux23.IN22
opA[8] => Mux23.IN23
opA[8] => Mux23.IN24
opA[8] => Mux23.IN25
opA[8] => Mux23.IN26
opA[8] => Mux23.IN27
opA[8] => Mux23.IN28
opA[8] => Mux23.IN29
opA[8] => Mux24.IN12
opA[8] => Mux24.IN13
opA[8] => Mux23.IN11
opA[8] => Equal8.IN55
opA[9] => Add0.IN23
opA[9] => Add1.IN55
opA[9] => Equal2.IN54
opA[9] => Equal3.IN55
opA[9] => Equal4.IN55
opA[9] => result.IN0
opA[9] => result.IN0
opA[9] => result.IN0
opA[9] => Equal9.IN22
opA[9] => LessThan0.IN23
opA[9] => LessThan1.IN23
opA[9] => LessThan2.IN23
opA[9] => LessThan3.IN23
opA[9] => Equal10.IN38
opA[9] => Equal12.IN54
opA[9] => Mux21.IN30
opA[9] => Mux22.IN14
opA[9] => Mux22.IN15
opA[9] => Mux22.IN16
opA[9] => Mux22.IN17
opA[9] => Mux22.IN18
opA[9] => Mux22.IN19
opA[9] => Mux22.IN20
opA[9] => Mux22.IN21
opA[9] => Mux22.IN22
opA[9] => Mux22.IN23
opA[9] => Mux22.IN24
opA[9] => Mux22.IN25
opA[9] => Mux22.IN26
opA[9] => Mux22.IN27
opA[9] => Mux22.IN28
opA[9] => Mux22.IN29
opA[9] => Mux23.IN12
opA[9] => Mux23.IN13
opA[9] => Mux22.IN11
opA[9] => Equal8.IN54
opA[10] => Add0.IN22
opA[10] => Add1.IN54
opA[10] => Equal2.IN53
opA[10] => Equal3.IN54
opA[10] => Equal4.IN54
opA[10] => result.IN0
opA[10] => result.IN0
opA[10] => result.IN0
opA[10] => Equal9.IN21
opA[10] => LessThan0.IN22
opA[10] => LessThan1.IN22
opA[10] => LessThan2.IN22
opA[10] => LessThan3.IN22
opA[10] => Equal10.IN37
opA[10] => Equal12.IN53
opA[10] => Mux20.IN30
opA[10] => Mux21.IN14
opA[10] => Mux21.IN15
opA[10] => Mux21.IN16
opA[10] => Mux21.IN17
opA[10] => Mux21.IN18
opA[10] => Mux21.IN19
opA[10] => Mux21.IN20
opA[10] => Mux21.IN21
opA[10] => Mux21.IN22
opA[10] => Mux21.IN23
opA[10] => Mux21.IN24
opA[10] => Mux21.IN25
opA[10] => Mux21.IN26
opA[10] => Mux21.IN27
opA[10] => Mux21.IN28
opA[10] => Mux21.IN29
opA[10] => Mux22.IN12
opA[10] => Mux22.IN13
opA[10] => Mux21.IN11
opA[10] => Equal8.IN53
opA[11] => Add0.IN21
opA[11] => Add1.IN53
opA[11] => Equal2.IN52
opA[11] => Equal3.IN53
opA[11] => Equal4.IN53
opA[11] => result.IN0
opA[11] => result.IN0
opA[11] => result.IN0
opA[11] => Equal9.IN20
opA[11] => LessThan0.IN21
opA[11] => LessThan1.IN21
opA[11] => LessThan2.IN21
opA[11] => LessThan3.IN21
opA[11] => Equal10.IN36
opA[11] => Equal12.IN52
opA[11] => Mux19.IN30
opA[11] => Mux20.IN14
opA[11] => Mux20.IN15
opA[11] => Mux20.IN16
opA[11] => Mux20.IN17
opA[11] => Mux20.IN18
opA[11] => Mux20.IN19
opA[11] => Mux20.IN20
opA[11] => Mux20.IN21
opA[11] => Mux20.IN22
opA[11] => Mux20.IN23
opA[11] => Mux20.IN24
opA[11] => Mux20.IN25
opA[11] => Mux20.IN26
opA[11] => Mux20.IN27
opA[11] => Mux20.IN28
opA[11] => Mux20.IN29
opA[11] => Mux21.IN12
opA[11] => Mux21.IN13
opA[11] => Mux20.IN11
opA[11] => Equal8.IN52
opA[12] => Add0.IN20
opA[12] => Add1.IN52
opA[12] => Equal2.IN51
opA[12] => Equal3.IN52
opA[12] => Equal4.IN52
opA[12] => result.IN0
opA[12] => result.IN0
opA[12] => result.IN0
opA[12] => Equal9.IN19
opA[12] => LessThan0.IN20
opA[12] => LessThan1.IN20
opA[12] => LessThan2.IN20
opA[12] => LessThan3.IN20
opA[12] => Equal10.IN35
opA[12] => Equal12.IN51
opA[12] => Mux18.IN30
opA[12] => Mux19.IN14
opA[12] => Mux19.IN15
opA[12] => Mux19.IN16
opA[12] => Mux19.IN17
opA[12] => Mux19.IN18
opA[12] => Mux19.IN19
opA[12] => Mux19.IN20
opA[12] => Mux19.IN21
opA[12] => Mux19.IN22
opA[12] => Mux19.IN23
opA[12] => Mux19.IN24
opA[12] => Mux19.IN25
opA[12] => Mux19.IN26
opA[12] => Mux19.IN27
opA[12] => Mux19.IN28
opA[12] => Mux19.IN29
opA[12] => Mux20.IN12
opA[12] => Mux20.IN13
opA[12] => Mux19.IN11
opA[12] => Equal8.IN51
opA[13] => Add0.IN19
opA[13] => Add1.IN51
opA[13] => Equal2.IN50
opA[13] => Equal3.IN51
opA[13] => Equal4.IN51
opA[13] => result.IN0
opA[13] => result.IN0
opA[13] => result.IN0
opA[13] => Equal9.IN18
opA[13] => LessThan0.IN19
opA[13] => LessThan1.IN19
opA[13] => LessThan2.IN19
opA[13] => LessThan3.IN19
opA[13] => Equal10.IN34
opA[13] => Equal12.IN50
opA[13] => Mux17.IN30
opA[13] => Mux18.IN14
opA[13] => Mux18.IN15
opA[13] => Mux18.IN16
opA[13] => Mux18.IN17
opA[13] => Mux18.IN18
opA[13] => Mux18.IN19
opA[13] => Mux18.IN20
opA[13] => Mux18.IN21
opA[13] => Mux18.IN22
opA[13] => Mux18.IN23
opA[13] => Mux18.IN24
opA[13] => Mux18.IN25
opA[13] => Mux18.IN26
opA[13] => Mux18.IN27
opA[13] => Mux18.IN28
opA[13] => Mux18.IN29
opA[13] => Mux19.IN12
opA[13] => Mux19.IN13
opA[13] => Mux18.IN11
opA[13] => Equal8.IN50
opA[14] => Add0.IN18
opA[14] => Add1.IN50
opA[14] => Equal2.IN49
opA[14] => Equal3.IN50
opA[14] => Equal4.IN50
opA[14] => result.IN0
opA[14] => result.IN0
opA[14] => result.IN0
opA[14] => Equal9.IN17
opA[14] => LessThan0.IN18
opA[14] => LessThan1.IN18
opA[14] => LessThan2.IN18
opA[14] => LessThan3.IN18
opA[14] => Equal10.IN33
opA[14] => Equal12.IN49
opA[14] => Mux16.IN30
opA[14] => Mux17.IN14
opA[14] => Mux17.IN15
opA[14] => Mux17.IN16
opA[14] => Mux17.IN17
opA[14] => Mux17.IN18
opA[14] => Mux17.IN19
opA[14] => Mux17.IN20
opA[14] => Mux17.IN21
opA[14] => Mux17.IN22
opA[14] => Mux17.IN23
opA[14] => Mux17.IN24
opA[14] => Mux17.IN25
opA[14] => Mux17.IN26
opA[14] => Mux17.IN27
opA[14] => Mux17.IN28
opA[14] => Mux17.IN29
opA[14] => Mux18.IN12
opA[14] => Mux18.IN13
opA[14] => Mux17.IN11
opA[14] => Equal8.IN49
opA[15] => Add0.IN17
opA[15] => Add1.IN49
opA[15] => Equal2.IN48
opA[15] => Equal3.IN49
opA[15] => Equal4.IN49
opA[15] => result.IN0
opA[15] => result.IN0
opA[15] => result.IN0
opA[15] => Equal9.IN16
opA[15] => LessThan0.IN17
opA[15] => LessThan1.IN17
opA[15] => LessThan2.IN17
opA[15] => LessThan3.IN17
opA[15] => Equal10.IN32
opA[15] => Equal12.IN48
opA[15] => Mux15.IN30
opA[15] => Mux16.IN14
opA[15] => Mux16.IN15
opA[15] => Mux16.IN16
opA[15] => Mux16.IN17
opA[15] => Mux16.IN18
opA[15] => Mux16.IN19
opA[15] => Mux16.IN20
opA[15] => Mux16.IN21
opA[15] => Mux16.IN22
opA[15] => Mux16.IN23
opA[15] => Mux16.IN24
opA[15] => Mux16.IN25
opA[15] => Mux16.IN26
opA[15] => Mux16.IN27
opA[15] => Mux16.IN28
opA[15] => Mux16.IN29
opA[15] => Mux17.IN12
opA[15] => Mux17.IN13
opA[15] => Mux16.IN11
opA[15] => Equal8.IN48
opA[16] => Add0.IN16
opA[16] => Add1.IN48
opA[16] => Equal2.IN47
opA[16] => Equal3.IN48
opA[16] => Equal4.IN48
opA[16] => result.IN0
opA[16] => result.IN0
opA[16] => result.IN0
opA[16] => Equal9.IN15
opA[16] => LessThan0.IN16
opA[16] => LessThan1.IN16
opA[16] => LessThan2.IN16
opA[16] => LessThan3.IN16
opA[16] => Equal11.IN47
opA[16] => Equal12.IN47
opA[16] => Mux14.IN30
opA[16] => Mux15.IN14
opA[16] => Mux15.IN15
opA[16] => Mux15.IN16
opA[16] => Mux15.IN17
opA[16] => Mux15.IN18
opA[16] => Mux15.IN19
opA[16] => Mux15.IN20
opA[16] => Mux15.IN21
opA[16] => Mux15.IN22
opA[16] => Mux15.IN23
opA[16] => Mux15.IN24
opA[16] => Mux15.IN25
opA[16] => Mux15.IN26
opA[16] => Mux15.IN27
opA[16] => Mux15.IN28
opA[16] => Mux15.IN29
opA[16] => Mux16.IN12
opA[16] => Mux16.IN13
opA[16] => Mux15.IN11
opA[16] => Equal8.IN47
opA[17] => Add0.IN15
opA[17] => Add1.IN47
opA[17] => Equal2.IN46
opA[17] => Equal3.IN47
opA[17] => Equal4.IN47
opA[17] => result.IN0
opA[17] => result.IN0
opA[17] => result.IN0
opA[17] => Equal9.IN14
opA[17] => LessThan0.IN15
opA[17] => LessThan1.IN15
opA[17] => LessThan2.IN15
opA[17] => LessThan3.IN15
opA[17] => Equal11.IN46
opA[17] => Equal12.IN46
opA[17] => Mux13.IN30
opA[17] => Mux14.IN14
opA[17] => Mux14.IN15
opA[17] => Mux14.IN16
opA[17] => Mux14.IN17
opA[17] => Mux14.IN18
opA[17] => Mux14.IN19
opA[17] => Mux14.IN20
opA[17] => Mux14.IN21
opA[17] => Mux14.IN22
opA[17] => Mux14.IN23
opA[17] => Mux14.IN24
opA[17] => Mux14.IN25
opA[17] => Mux14.IN26
opA[17] => Mux14.IN27
opA[17] => Mux14.IN28
opA[17] => Mux14.IN29
opA[17] => Mux15.IN12
opA[17] => Mux15.IN13
opA[17] => Mux14.IN11
opA[17] => Equal8.IN46
opA[18] => Add0.IN14
opA[18] => Add1.IN46
opA[18] => Equal2.IN45
opA[18] => Equal3.IN46
opA[18] => Equal4.IN46
opA[18] => result.IN0
opA[18] => result.IN0
opA[18] => result.IN0
opA[18] => Equal9.IN13
opA[18] => LessThan0.IN14
opA[18] => LessThan1.IN14
opA[18] => LessThan2.IN14
opA[18] => LessThan3.IN14
opA[18] => Equal11.IN45
opA[18] => Equal12.IN45
opA[18] => Mux12.IN30
opA[18] => Mux13.IN14
opA[18] => Mux13.IN15
opA[18] => Mux13.IN16
opA[18] => Mux13.IN17
opA[18] => Mux13.IN18
opA[18] => Mux13.IN19
opA[18] => Mux13.IN20
opA[18] => Mux13.IN21
opA[18] => Mux13.IN22
opA[18] => Mux13.IN23
opA[18] => Mux13.IN24
opA[18] => Mux13.IN25
opA[18] => Mux13.IN26
opA[18] => Mux13.IN27
opA[18] => Mux13.IN28
opA[18] => Mux13.IN29
opA[18] => Mux14.IN12
opA[18] => Mux14.IN13
opA[18] => Mux13.IN11
opA[18] => Equal8.IN45
opA[19] => Add0.IN13
opA[19] => Add1.IN45
opA[19] => Equal2.IN44
opA[19] => Equal3.IN45
opA[19] => Equal4.IN45
opA[19] => result.IN0
opA[19] => result.IN0
opA[19] => result.IN0
opA[19] => Equal9.IN12
opA[19] => LessThan0.IN13
opA[19] => LessThan1.IN13
opA[19] => LessThan2.IN13
opA[19] => LessThan3.IN13
opA[19] => Equal11.IN44
opA[19] => Equal12.IN44
opA[19] => Mux11.IN30
opA[19] => Mux12.IN14
opA[19] => Mux12.IN15
opA[19] => Mux12.IN16
opA[19] => Mux12.IN17
opA[19] => Mux12.IN18
opA[19] => Mux12.IN19
opA[19] => Mux12.IN20
opA[19] => Mux12.IN21
opA[19] => Mux12.IN22
opA[19] => Mux12.IN23
opA[19] => Mux12.IN24
opA[19] => Mux12.IN25
opA[19] => Mux12.IN26
opA[19] => Mux12.IN27
opA[19] => Mux12.IN28
opA[19] => Mux12.IN29
opA[19] => Mux13.IN12
opA[19] => Mux13.IN13
opA[19] => Mux12.IN11
opA[19] => Equal8.IN44
opA[20] => Add0.IN12
opA[20] => Add1.IN44
opA[20] => Equal2.IN43
opA[20] => Equal3.IN44
opA[20] => Equal4.IN44
opA[20] => result.IN0
opA[20] => result.IN0
opA[20] => result.IN0
opA[20] => Equal9.IN11
opA[20] => LessThan0.IN12
opA[20] => LessThan1.IN12
opA[20] => LessThan2.IN12
opA[20] => LessThan3.IN12
opA[20] => Equal11.IN43
opA[20] => Equal12.IN43
opA[20] => Mux10.IN30
opA[20] => Mux11.IN14
opA[20] => Mux11.IN15
opA[20] => Mux11.IN16
opA[20] => Mux11.IN17
opA[20] => Mux11.IN18
opA[20] => Mux11.IN19
opA[20] => Mux11.IN20
opA[20] => Mux11.IN21
opA[20] => Mux11.IN22
opA[20] => Mux11.IN23
opA[20] => Mux11.IN24
opA[20] => Mux11.IN25
opA[20] => Mux11.IN26
opA[20] => Mux11.IN27
opA[20] => Mux11.IN28
opA[20] => Mux11.IN29
opA[20] => Mux12.IN12
opA[20] => Mux12.IN13
opA[20] => Mux11.IN11
opA[20] => Equal8.IN43
opA[21] => Add0.IN11
opA[21] => Add1.IN43
opA[21] => Equal2.IN42
opA[21] => Equal3.IN43
opA[21] => Equal4.IN43
opA[21] => result.IN0
opA[21] => result.IN0
opA[21] => result.IN0
opA[21] => Equal9.IN10
opA[21] => LessThan0.IN11
opA[21] => LessThan1.IN11
opA[21] => LessThan2.IN11
opA[21] => LessThan3.IN11
opA[21] => Equal11.IN42
opA[21] => Equal12.IN42
opA[21] => Mux9.IN30
opA[21] => Mux10.IN14
opA[21] => Mux10.IN15
opA[21] => Mux10.IN16
opA[21] => Mux10.IN17
opA[21] => Mux10.IN18
opA[21] => Mux10.IN19
opA[21] => Mux10.IN20
opA[21] => Mux10.IN21
opA[21] => Mux10.IN22
opA[21] => Mux10.IN23
opA[21] => Mux10.IN24
opA[21] => Mux10.IN25
opA[21] => Mux10.IN26
opA[21] => Mux10.IN27
opA[21] => Mux10.IN28
opA[21] => Mux10.IN29
opA[21] => Mux11.IN12
opA[21] => Mux11.IN13
opA[21] => Mux10.IN11
opA[21] => Equal8.IN42
opA[22] => Add0.IN10
opA[22] => Add1.IN42
opA[22] => Equal2.IN41
opA[22] => Equal3.IN42
opA[22] => Equal4.IN42
opA[22] => result.IN0
opA[22] => result.IN0
opA[22] => result.IN0
opA[22] => Equal9.IN9
opA[22] => LessThan0.IN10
opA[22] => LessThan1.IN10
opA[22] => LessThan2.IN10
opA[22] => LessThan3.IN10
opA[22] => Equal11.IN41
opA[22] => Equal12.IN41
opA[22] => Mux8.IN30
opA[22] => Mux9.IN14
opA[22] => Mux9.IN15
opA[22] => Mux9.IN16
opA[22] => Mux9.IN17
opA[22] => Mux9.IN18
opA[22] => Mux9.IN19
opA[22] => Mux9.IN20
opA[22] => Mux9.IN21
opA[22] => Mux9.IN22
opA[22] => Mux9.IN23
opA[22] => Mux9.IN24
opA[22] => Mux9.IN25
opA[22] => Mux9.IN26
opA[22] => Mux9.IN27
opA[22] => Mux9.IN28
opA[22] => Mux9.IN29
opA[22] => Mux10.IN12
opA[22] => Mux10.IN13
opA[22] => Mux9.IN11
opA[22] => Equal8.IN41
opA[23] => Add0.IN9
opA[23] => Add1.IN41
opA[23] => Equal2.IN40
opA[23] => Equal3.IN41
opA[23] => Equal4.IN41
opA[23] => result.IN0
opA[23] => result.IN0
opA[23] => result.IN0
opA[23] => Equal9.IN8
opA[23] => LessThan0.IN9
opA[23] => LessThan1.IN9
opA[23] => LessThan2.IN9
opA[23] => LessThan3.IN9
opA[23] => Equal11.IN40
opA[23] => Equal12.IN40
opA[23] => Mux7.IN30
opA[23] => Mux8.IN14
opA[23] => Mux8.IN15
opA[23] => Mux8.IN16
opA[23] => Mux8.IN17
opA[23] => Mux8.IN18
opA[23] => Mux8.IN19
opA[23] => Mux8.IN20
opA[23] => Mux8.IN21
opA[23] => Mux8.IN22
opA[23] => Mux8.IN23
opA[23] => Mux8.IN24
opA[23] => Mux8.IN25
opA[23] => Mux8.IN26
opA[23] => Mux8.IN27
opA[23] => Mux8.IN28
opA[23] => Mux8.IN29
opA[23] => Mux9.IN12
opA[23] => Mux9.IN13
opA[23] => Mux8.IN11
opA[23] => Equal8.IN40
opA[24] => Add0.IN8
opA[24] => Add1.IN40
opA[24] => Equal2.IN39
opA[24] => Equal3.IN40
opA[24] => Equal4.IN40
opA[24] => result.IN0
opA[24] => result.IN0
opA[24] => result.IN0
opA[24] => Equal9.IN7
opA[24] => LessThan0.IN8
opA[24] => LessThan1.IN8
opA[24] => LessThan2.IN8
opA[24] => LessThan3.IN8
opA[24] => Equal11.IN39
opA[24] => Equal12.IN39
opA[24] => Mux6.IN30
opA[24] => Mux7.IN14
opA[24] => Mux7.IN15
opA[24] => Mux7.IN16
opA[24] => Mux7.IN17
opA[24] => Mux7.IN18
opA[24] => Mux7.IN19
opA[24] => Mux7.IN20
opA[24] => Mux7.IN21
opA[24] => Mux7.IN22
opA[24] => Mux7.IN23
opA[24] => Mux7.IN24
opA[24] => Mux7.IN25
opA[24] => Mux7.IN26
opA[24] => Mux7.IN27
opA[24] => Mux7.IN28
opA[24] => Mux7.IN29
opA[24] => Mux8.IN12
opA[24] => Mux8.IN13
opA[24] => Mux7.IN11
opA[24] => Equal8.IN39
opA[25] => Add0.IN7
opA[25] => Add1.IN39
opA[25] => Equal2.IN38
opA[25] => Equal3.IN39
opA[25] => Equal4.IN39
opA[25] => result.IN0
opA[25] => result.IN0
opA[25] => result.IN0
opA[25] => Equal9.IN6
opA[25] => LessThan0.IN7
opA[25] => LessThan1.IN7
opA[25] => LessThan2.IN7
opA[25] => LessThan3.IN7
opA[25] => Equal11.IN38
opA[25] => Equal12.IN38
opA[25] => Mux5.IN30
opA[25] => Mux6.IN14
opA[25] => Mux6.IN15
opA[25] => Mux6.IN16
opA[25] => Mux6.IN17
opA[25] => Mux6.IN18
opA[25] => Mux6.IN19
opA[25] => Mux6.IN20
opA[25] => Mux6.IN21
opA[25] => Mux6.IN22
opA[25] => Mux6.IN23
opA[25] => Mux6.IN24
opA[25] => Mux6.IN25
opA[25] => Mux6.IN26
opA[25] => Mux6.IN27
opA[25] => Mux6.IN28
opA[25] => Mux6.IN29
opA[25] => Mux7.IN12
opA[25] => Mux7.IN13
opA[25] => Mux6.IN11
opA[25] => Equal8.IN38
opA[26] => Add0.IN6
opA[26] => Add1.IN38
opA[26] => Equal2.IN37
opA[26] => Equal3.IN38
opA[26] => Equal4.IN38
opA[26] => result.IN0
opA[26] => result.IN0
opA[26] => result.IN0
opA[26] => Equal9.IN5
opA[26] => LessThan0.IN6
opA[26] => LessThan1.IN6
opA[26] => LessThan2.IN6
opA[26] => LessThan3.IN6
opA[26] => Equal11.IN37
opA[26] => Equal12.IN37
opA[26] => Mux4.IN30
opA[26] => Mux5.IN14
opA[26] => Mux5.IN15
opA[26] => Mux5.IN16
opA[26] => Mux5.IN17
opA[26] => Mux5.IN18
opA[26] => Mux5.IN19
opA[26] => Mux5.IN20
opA[26] => Mux5.IN21
opA[26] => Mux5.IN22
opA[26] => Mux5.IN23
opA[26] => Mux5.IN24
opA[26] => Mux5.IN25
opA[26] => Mux5.IN26
opA[26] => Mux5.IN27
opA[26] => Mux5.IN28
opA[26] => Mux5.IN29
opA[26] => Mux6.IN12
opA[26] => Mux6.IN13
opA[26] => Mux5.IN11
opA[26] => Equal8.IN37
opA[27] => Add0.IN5
opA[27] => Add1.IN37
opA[27] => Equal2.IN36
opA[27] => Equal3.IN37
opA[27] => Equal4.IN37
opA[27] => result.IN0
opA[27] => result.IN0
opA[27] => result.IN0
opA[27] => Equal9.IN4
opA[27] => LessThan0.IN5
opA[27] => LessThan1.IN5
opA[27] => LessThan2.IN5
opA[27] => LessThan3.IN5
opA[27] => Equal11.IN36
opA[27] => Equal12.IN36
opA[27] => Mux3.IN30
opA[27] => Mux4.IN14
opA[27] => Mux4.IN15
opA[27] => Mux4.IN16
opA[27] => Mux4.IN17
opA[27] => Mux4.IN18
opA[27] => Mux4.IN19
opA[27] => Mux4.IN20
opA[27] => Mux4.IN21
opA[27] => Mux4.IN22
opA[27] => Mux4.IN23
opA[27] => Mux4.IN24
opA[27] => Mux4.IN25
opA[27] => Mux4.IN26
opA[27] => Mux4.IN27
opA[27] => Mux4.IN28
opA[27] => Mux4.IN29
opA[27] => Mux5.IN12
opA[27] => Mux5.IN13
opA[27] => Mux4.IN11
opA[27] => Equal8.IN36
opA[28] => Add0.IN4
opA[28] => Add1.IN36
opA[28] => Equal2.IN35
opA[28] => Equal3.IN36
opA[28] => Equal4.IN36
opA[28] => result.IN0
opA[28] => result.IN0
opA[28] => result.IN0
opA[28] => Equal9.IN3
opA[28] => LessThan0.IN4
opA[28] => LessThan1.IN4
opA[28] => LessThan2.IN4
opA[28] => LessThan3.IN4
opA[28] => Equal11.IN35
opA[28] => Equal12.IN35
opA[28] => Mux2.IN30
opA[28] => Mux3.IN14
opA[28] => Mux3.IN15
opA[28] => Mux3.IN16
opA[28] => Mux3.IN17
opA[28] => Mux3.IN18
opA[28] => Mux3.IN19
opA[28] => Mux3.IN20
opA[28] => Mux3.IN21
opA[28] => Mux3.IN22
opA[28] => Mux3.IN23
opA[28] => Mux3.IN24
opA[28] => Mux3.IN25
opA[28] => Mux3.IN26
opA[28] => Mux3.IN27
opA[28] => Mux3.IN28
opA[28] => Mux3.IN29
opA[28] => Mux4.IN12
opA[28] => Mux4.IN13
opA[28] => Mux3.IN11
opA[28] => Equal8.IN35
opA[29] => Add0.IN3
opA[29] => Add1.IN35
opA[29] => Equal2.IN34
opA[29] => Equal3.IN35
opA[29] => Equal4.IN35
opA[29] => result.IN0
opA[29] => result.IN0
opA[29] => result.IN0
opA[29] => Equal9.IN2
opA[29] => LessThan0.IN3
opA[29] => LessThan1.IN3
opA[29] => LessThan2.IN3
opA[29] => LessThan3.IN3
opA[29] => Equal11.IN34
opA[29] => Equal12.IN34
opA[29] => Mux1.IN30
opA[29] => Mux2.IN14
opA[29] => Mux2.IN15
opA[29] => Mux2.IN16
opA[29] => Mux2.IN17
opA[29] => Mux2.IN18
opA[29] => Mux2.IN19
opA[29] => Mux2.IN20
opA[29] => Mux2.IN21
opA[29] => Mux2.IN22
opA[29] => Mux2.IN23
opA[29] => Mux2.IN24
opA[29] => Mux2.IN25
opA[29] => Mux2.IN26
opA[29] => Mux2.IN27
opA[29] => Mux2.IN28
opA[29] => Mux2.IN29
opA[29] => Mux3.IN12
opA[29] => Mux3.IN13
opA[29] => Mux2.IN11
opA[29] => Equal8.IN34
opA[30] => Add0.IN2
opA[30] => Add1.IN34
opA[30] => Equal2.IN33
opA[30] => Equal3.IN34
opA[30] => Equal4.IN34
opA[30] => result.IN0
opA[30] => result.IN0
opA[30] => result.IN0
opA[30] => Equal9.IN1
opA[30] => LessThan0.IN2
opA[30] => LessThan1.IN2
opA[30] => LessThan2.IN2
opA[30] => LessThan3.IN2
opA[30] => Equal11.IN33
opA[30] => Equal12.IN33
opA[30] => Mux0.IN30
opA[30] => Mux1.IN14
opA[30] => Mux1.IN15
opA[30] => Mux1.IN16
opA[30] => Mux1.IN17
opA[30] => Mux1.IN18
opA[30] => Mux1.IN19
opA[30] => Mux1.IN20
opA[30] => Mux1.IN21
opA[30] => Mux1.IN22
opA[30] => Mux1.IN23
opA[30] => Mux1.IN24
opA[30] => Mux1.IN25
opA[30] => Mux1.IN26
opA[30] => Mux1.IN27
opA[30] => Mux1.IN28
opA[30] => Mux1.IN29
opA[30] => Mux2.IN12
opA[30] => Mux2.IN13
opA[30] => Mux1.IN11
opA[30] => Equal8.IN33
opA[31] => Add0.IN1
opA[31] => Add1.IN33
opA[31] => Equal3.IN33
opA[31] => Equal4.IN32
opA[31] => result.IN0
opA[31] => result.IN0
opA[31] => result.IN0
opA[31] => Equal9.IN0
opA[31] => LessThan0.IN1
opA[31] => LessThan1.IN1
opA[31] => LessThan2.IN1
opA[31] => LessThan3.IN1
opA[31] => Equal11.IN32
opA[31] => Equal12.IN32
opA[31] => Mux0.IN13
opA[31] => Mux0.IN14
opA[31] => Mux0.IN15
opA[31] => Mux0.IN16
opA[31] => Mux0.IN17
opA[31] => Mux0.IN18
opA[31] => Mux0.IN19
opA[31] => Mux0.IN20
opA[31] => Mux0.IN21
opA[31] => Mux0.IN22
opA[31] => Mux0.IN23
opA[31] => Mux0.IN24
opA[31] => Mux0.IN25
opA[31] => Mux0.IN26
opA[31] => Mux0.IN27
opA[31] => Mux0.IN28
opA[31] => Mux0.IN29
opA[31] => Mux1.IN12
opA[31] => Mux1.IN13
opA[31] => Mux0.IN12
opA[31] => Equal8.IN32
opB[0] => Add0.IN64
opB[0] => result.IN1
opB[0] => result.IN1
opB[0] => result.IN1
opB[0] => Equal9.IN63
opB[0] => LessThan0.IN64
opB[0] => LessThan1.IN64
opB[0] => LessThan2.IN64
opB[0] => LessThan3.IN64
opB[0] => Equal11.IN63
opB[0] => Mux31.IN31
opB[0] => Add1.IN32
opB[1] => Add0.IN63
opB[1] => result.IN1
opB[1] => result.IN1
opB[1] => result.IN1
opB[1] => Equal9.IN62
opB[1] => LessThan0.IN63
opB[1] => LessThan1.IN63
opB[1] => LessThan2.IN63
opB[1] => LessThan3.IN63
opB[1] => Equal11.IN62
opB[1] => Mux30.IN31
opB[1] => Add1.IN31
opB[2] => Add0.IN62
opB[2] => result.IN1
opB[2] => result.IN1
opB[2] => result.IN1
opB[2] => Equal9.IN61
opB[2] => LessThan0.IN62
opB[2] => LessThan1.IN62
opB[2] => LessThan2.IN62
opB[2] => LessThan3.IN62
opB[2] => Equal11.IN61
opB[2] => Mux29.IN31
opB[2] => Add1.IN30
opB[3] => Add0.IN61
opB[3] => result.IN1
opB[3] => result.IN1
opB[3] => result.IN1
opB[3] => Equal9.IN60
opB[3] => LessThan0.IN61
opB[3] => LessThan1.IN61
opB[3] => LessThan2.IN61
opB[3] => LessThan3.IN61
opB[3] => Equal11.IN60
opB[3] => Mux28.IN31
opB[3] => Add1.IN29
opB[4] => Add0.IN60
opB[4] => result.IN1
opB[4] => result.IN1
opB[4] => result.IN1
opB[4] => Equal9.IN59
opB[4] => LessThan0.IN60
opB[4] => LessThan1.IN60
opB[4] => LessThan2.IN60
opB[4] => LessThan3.IN60
opB[4] => Equal11.IN59
opB[4] => Mux27.IN31
opB[4] => Add1.IN28
opB[5] => Add0.IN59
opB[5] => result.IN1
opB[5] => result.IN1
opB[5] => result.IN1
opB[5] => Equal9.IN58
opB[5] => LessThan0.IN59
opB[5] => LessThan1.IN59
opB[5] => LessThan2.IN59
opB[5] => LessThan3.IN59
opB[5] => Equal11.IN58
opB[5] => Mux26.IN31
opB[5] => Add1.IN27
opB[6] => Add0.IN58
opB[6] => result.IN1
opB[6] => result.IN1
opB[6] => result.IN1
opB[6] => Equal9.IN57
opB[6] => LessThan0.IN58
opB[6] => LessThan1.IN58
opB[6] => LessThan2.IN58
opB[6] => LessThan3.IN58
opB[6] => Equal11.IN57
opB[6] => Mux25.IN31
opB[6] => Add1.IN26
opB[7] => Add0.IN57
opB[7] => result.IN1
opB[7] => result.IN1
opB[7] => result.IN1
opB[7] => Equal9.IN56
opB[7] => LessThan0.IN57
opB[7] => LessThan1.IN57
opB[7] => LessThan2.IN57
opB[7] => LessThan3.IN57
opB[7] => Equal11.IN56
opB[7] => Mux24.IN31
opB[7] => Add1.IN25
opB[8] => Add0.IN56
opB[8] => result.IN1
opB[8] => result.IN1
opB[8] => result.IN1
opB[8] => Equal9.IN55
opB[8] => LessThan0.IN56
opB[8] => LessThan1.IN56
opB[8] => LessThan2.IN56
opB[8] => LessThan3.IN56
opB[8] => Equal11.IN55
opB[8] => Mux23.IN31
opB[8] => Add1.IN24
opB[9] => Add0.IN55
opB[9] => result.IN1
opB[9] => result.IN1
opB[9] => result.IN1
opB[9] => Equal9.IN54
opB[9] => LessThan0.IN55
opB[9] => LessThan1.IN55
opB[9] => LessThan2.IN55
opB[9] => LessThan3.IN55
opB[9] => Equal11.IN54
opB[9] => Mux22.IN31
opB[9] => Add1.IN23
opB[10] => Add0.IN54
opB[10] => result.IN1
opB[10] => result.IN1
opB[10] => result.IN1
opB[10] => Equal9.IN53
opB[10] => LessThan0.IN54
opB[10] => LessThan1.IN54
opB[10] => LessThan2.IN54
opB[10] => LessThan3.IN54
opB[10] => Equal11.IN53
opB[10] => Mux21.IN31
opB[10] => Add1.IN22
opB[11] => Add0.IN53
opB[11] => result.IN1
opB[11] => result.IN1
opB[11] => result.IN1
opB[11] => Equal9.IN52
opB[11] => LessThan0.IN53
opB[11] => LessThan1.IN53
opB[11] => LessThan2.IN53
opB[11] => LessThan3.IN53
opB[11] => Equal11.IN52
opB[11] => Mux20.IN31
opB[11] => Add1.IN21
opB[12] => Add0.IN52
opB[12] => result.IN1
opB[12] => result.IN1
opB[12] => result.IN1
opB[12] => Equal9.IN51
opB[12] => LessThan0.IN52
opB[12] => LessThan1.IN52
opB[12] => LessThan2.IN52
opB[12] => LessThan3.IN52
opB[12] => Equal11.IN51
opB[12] => Mux19.IN31
opB[12] => Add1.IN20
opB[13] => Add0.IN51
opB[13] => result.IN1
opB[13] => result.IN1
opB[13] => result.IN1
opB[13] => Equal9.IN50
opB[13] => LessThan0.IN51
opB[13] => LessThan1.IN51
opB[13] => LessThan2.IN51
opB[13] => LessThan3.IN51
opB[13] => Equal11.IN50
opB[13] => Mux18.IN31
opB[13] => Add1.IN19
opB[14] => Add0.IN50
opB[14] => result.IN1
opB[14] => result.IN1
opB[14] => result.IN1
opB[14] => Equal9.IN49
opB[14] => LessThan0.IN50
opB[14] => LessThan1.IN50
opB[14] => LessThan2.IN50
opB[14] => LessThan3.IN50
opB[14] => Equal11.IN49
opB[14] => Mux17.IN31
opB[14] => Add1.IN18
opB[15] => Add0.IN49
opB[15] => result.IN1
opB[15] => result.IN1
opB[15] => result.IN1
opB[15] => Equal9.IN48
opB[15] => LessThan0.IN49
opB[15] => LessThan1.IN49
opB[15] => LessThan2.IN49
opB[15] => LessThan3.IN49
opB[15] => Equal11.IN48
opB[15] => Mux16.IN31
opB[15] => Add1.IN17
opB[16] => Add0.IN48
opB[16] => result.IN1
opB[16] => result.IN1
opB[16] => result.IN1
opB[16] => Equal9.IN47
opB[16] => LessThan0.IN48
opB[16] => LessThan1.IN48
opB[16] => LessThan2.IN48
opB[16] => LessThan3.IN48
opB[16] => Equal10.IN63
opB[16] => Mux15.IN31
opB[16] => Add1.IN16
opB[17] => Add0.IN47
opB[17] => result.IN1
opB[17] => result.IN1
opB[17] => result.IN1
opB[17] => Equal9.IN46
opB[17] => LessThan0.IN47
opB[17] => LessThan1.IN47
opB[17] => LessThan2.IN47
opB[17] => LessThan3.IN47
opB[17] => Equal10.IN62
opB[17] => Mux14.IN31
opB[17] => Add1.IN15
opB[18] => Add0.IN46
opB[18] => result.IN1
opB[18] => result.IN1
opB[18] => result.IN1
opB[18] => Equal9.IN45
opB[18] => LessThan0.IN46
opB[18] => LessThan1.IN46
opB[18] => LessThan2.IN46
opB[18] => LessThan3.IN46
opB[18] => Equal10.IN61
opB[18] => Mux13.IN31
opB[18] => Add1.IN14
opB[19] => Add0.IN45
opB[19] => result.IN1
opB[19] => result.IN1
opB[19] => result.IN1
opB[19] => Equal9.IN44
opB[19] => LessThan0.IN45
opB[19] => LessThan1.IN45
opB[19] => LessThan2.IN45
opB[19] => LessThan3.IN45
opB[19] => Equal10.IN60
opB[19] => Mux12.IN31
opB[19] => Add1.IN13
opB[20] => Add0.IN44
opB[20] => result.IN1
opB[20] => result.IN1
opB[20] => result.IN1
opB[20] => Equal9.IN43
opB[20] => LessThan0.IN44
opB[20] => LessThan1.IN44
opB[20] => LessThan2.IN44
opB[20] => LessThan3.IN44
opB[20] => Equal10.IN59
opB[20] => Mux11.IN31
opB[20] => Add1.IN12
opB[21] => Add0.IN43
opB[21] => result.IN1
opB[21] => result.IN1
opB[21] => result.IN1
opB[21] => Equal9.IN42
opB[21] => LessThan0.IN43
opB[21] => LessThan1.IN43
opB[21] => LessThan2.IN43
opB[21] => LessThan3.IN43
opB[21] => Equal10.IN58
opB[21] => Mux10.IN31
opB[21] => Add1.IN11
opB[22] => Add0.IN42
opB[22] => result.IN1
opB[22] => result.IN1
opB[22] => result.IN1
opB[22] => Equal9.IN41
opB[22] => LessThan0.IN42
opB[22] => LessThan1.IN42
opB[22] => LessThan2.IN42
opB[22] => LessThan3.IN42
opB[22] => Equal10.IN57
opB[22] => Mux9.IN31
opB[22] => Add1.IN10
opB[23] => Add0.IN41
opB[23] => result.IN1
opB[23] => result.IN1
opB[23] => result.IN1
opB[23] => Equal9.IN40
opB[23] => LessThan0.IN41
opB[23] => LessThan1.IN41
opB[23] => LessThan2.IN41
opB[23] => LessThan3.IN41
opB[23] => Equal10.IN56
opB[23] => Mux8.IN31
opB[23] => Add1.IN9
opB[24] => Add0.IN40
opB[24] => result.IN1
opB[24] => result.IN1
opB[24] => result.IN1
opB[24] => Equal9.IN39
opB[24] => LessThan0.IN40
opB[24] => LessThan1.IN40
opB[24] => LessThan2.IN40
opB[24] => LessThan3.IN40
opB[24] => Equal10.IN55
opB[24] => Mux7.IN31
opB[24] => Add1.IN8
opB[25] => Add0.IN39
opB[25] => result.IN1
opB[25] => result.IN1
opB[25] => result.IN1
opB[25] => Equal9.IN38
opB[25] => LessThan0.IN39
opB[25] => LessThan1.IN39
opB[25] => LessThan2.IN39
opB[25] => LessThan3.IN39
opB[25] => Equal10.IN54
opB[25] => Mux6.IN31
opB[25] => Add1.IN7
opB[26] => Add0.IN38
opB[26] => result.IN1
opB[26] => result.IN1
opB[26] => result.IN1
opB[26] => Equal9.IN37
opB[26] => LessThan0.IN38
opB[26] => LessThan1.IN38
opB[26] => LessThan2.IN38
opB[26] => LessThan3.IN38
opB[26] => Equal10.IN53
opB[26] => Mux5.IN31
opB[26] => Add1.IN6
opB[27] => Add0.IN37
opB[27] => result.IN1
opB[27] => result.IN1
opB[27] => result.IN1
opB[27] => Equal9.IN36
opB[27] => LessThan0.IN37
opB[27] => LessThan1.IN37
opB[27] => LessThan2.IN37
opB[27] => LessThan3.IN37
opB[27] => Equal10.IN52
opB[27] => Mux4.IN31
opB[27] => Add1.IN5
opB[28] => Add0.IN36
opB[28] => result.IN1
opB[28] => result.IN1
opB[28] => result.IN1
opB[28] => Equal9.IN35
opB[28] => LessThan0.IN36
opB[28] => LessThan1.IN36
opB[28] => LessThan2.IN36
opB[28] => LessThan3.IN36
opB[28] => Equal10.IN51
opB[28] => Mux3.IN31
opB[28] => Add1.IN4
opB[29] => Add0.IN35
opB[29] => result.IN1
opB[29] => result.IN1
opB[29] => result.IN1
opB[29] => Equal9.IN34
opB[29] => LessThan0.IN35
opB[29] => LessThan1.IN35
opB[29] => LessThan2.IN35
opB[29] => LessThan3.IN35
opB[29] => Equal10.IN50
opB[29] => Mux2.IN31
opB[29] => Add1.IN3
opB[30] => Add0.IN34
opB[30] => result.IN1
opB[30] => result.IN1
opB[30] => result.IN1
opB[30] => Equal9.IN33
opB[30] => LessThan0.IN34
opB[30] => LessThan1.IN34
opB[30] => LessThan2.IN34
opB[30] => LessThan3.IN34
opB[30] => Equal10.IN49
opB[30] => Mux1.IN31
opB[30] => Add1.IN2
opB[31] => Add0.IN33
opB[31] => result.IN1
opB[31] => result.IN1
opB[31] => result.IN1
opB[31] => Equal9.IN32
opB[31] => LessThan0.IN33
opB[31] => LessThan1.IN33
opB[31] => LessThan2.IN33
opB[31] => LessThan3.IN33
opB[31] => Equal10.IN48
opB[31] => Mux0.IN31
opB[31] => Add1.IN1
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN36
op[0] => Mux1.IN36
op[0] => Mux2.IN36
op[0] => Mux3.IN36
op[0] => Mux4.IN36
op[0] => Mux5.IN36
op[0] => Mux6.IN36
op[0] => Mux7.IN36
op[0] => Mux8.IN36
op[0] => Mux9.IN36
op[0] => Mux10.IN36
op[0] => Mux11.IN36
op[0] => Mux12.IN36
op[0] => Mux13.IN36
op[0] => Mux14.IN36
op[0] => Mux15.IN36
op[0] => Mux16.IN36
op[0] => Mux17.IN36
op[0] => Mux18.IN36
op[0] => Mux19.IN36
op[0] => Mux20.IN36
op[0] => Mux21.IN36
op[0] => Mux22.IN36
op[0] => Mux23.IN36
op[0] => Mux24.IN36
op[0] => Mux25.IN36
op[0] => Mux26.IN36
op[0] => Mux27.IN36
op[0] => Mux28.IN36
op[0] => Mux29.IN36
op[0] => Mux30.IN36
op[0] => Mux31.IN36
op[0] => Mux32.IN36
op[1] => Mux0.IN35
op[1] => Mux1.IN35
op[1] => Mux2.IN35
op[1] => Mux3.IN35
op[1] => Mux4.IN35
op[1] => Mux5.IN35
op[1] => Mux6.IN35
op[1] => Mux7.IN35
op[1] => Mux8.IN35
op[1] => Mux9.IN35
op[1] => Mux10.IN35
op[1] => Mux11.IN35
op[1] => Mux12.IN35
op[1] => Mux13.IN35
op[1] => Mux14.IN35
op[1] => Mux15.IN35
op[1] => Mux16.IN35
op[1] => Mux17.IN35
op[1] => Mux18.IN35
op[1] => Mux19.IN35
op[1] => Mux20.IN35
op[1] => Mux21.IN35
op[1] => Mux22.IN35
op[1] => Mux23.IN35
op[1] => Mux24.IN35
op[1] => Mux25.IN35
op[1] => Mux26.IN35
op[1] => Mux27.IN35
op[1] => Mux28.IN35
op[1] => Mux29.IN35
op[1] => Mux30.IN35
op[1] => Mux31.IN35
op[1] => Mux32.IN35
op[2] => Mux0.IN34
op[2] => Mux1.IN34
op[2] => Mux2.IN34
op[2] => Mux3.IN34
op[2] => Mux4.IN34
op[2] => Mux5.IN34
op[2] => Mux6.IN34
op[2] => Mux7.IN34
op[2] => Mux8.IN34
op[2] => Mux9.IN34
op[2] => Mux10.IN34
op[2] => Mux11.IN34
op[2] => Mux12.IN34
op[2] => Mux13.IN34
op[2] => Mux14.IN34
op[2] => Mux15.IN34
op[2] => Mux16.IN34
op[2] => Mux17.IN34
op[2] => Mux18.IN34
op[2] => Mux19.IN34
op[2] => Mux20.IN34
op[2] => Mux21.IN34
op[2] => Mux22.IN34
op[2] => Mux23.IN34
op[2] => Mux24.IN34
op[2] => Mux25.IN34
op[2] => Mux26.IN34
op[2] => Mux27.IN34
op[2] => Mux28.IN34
op[2] => Mux29.IN34
op[2] => Mux30.IN34
op[2] => Mux31.IN34
op[2] => Mux32.IN34
op[3] => Mux0.IN33
op[3] => Mux1.IN33
op[3] => Mux2.IN33
op[3] => Mux3.IN33
op[3] => Mux4.IN33
op[3] => Mux5.IN33
op[3] => Mux6.IN33
op[3] => Mux7.IN33
op[3] => Mux8.IN33
op[3] => Mux9.IN33
op[3] => Mux10.IN33
op[3] => Mux11.IN33
op[3] => Mux12.IN33
op[3] => Mux13.IN33
op[3] => Mux14.IN33
op[3] => Mux15.IN33
op[3] => Mux16.IN33
op[3] => Mux17.IN33
op[3] => Mux18.IN33
op[3] => Mux19.IN33
op[3] => Mux20.IN33
op[3] => Mux21.IN33
op[3] => Mux22.IN33
op[3] => Mux23.IN33
op[3] => Mux24.IN33
op[3] => Mux25.IN33
op[3] => Mux26.IN33
op[3] => Mux27.IN33
op[3] => Mux28.IN33
op[3] => Mux29.IN33
op[3] => Mux30.IN33
op[3] => Mux31.IN33
op[3] => Mux32.IN33
op[4] => Mux0.IN32
op[4] => Mux1.IN32
op[4] => Mux2.IN32
op[4] => Mux3.IN32
op[4] => Mux4.IN32
op[4] => Mux5.IN32
op[4] => Mux6.IN32
op[4] => Mux7.IN32
op[4] => Mux8.IN32
op[4] => Mux9.IN32
op[4] => Mux10.IN32
op[4] => Mux11.IN32
op[4] => Mux12.IN32
op[4] => Mux13.IN32
op[4] => Mux14.IN32
op[4] => Mux15.IN32
op[4] => Mux16.IN32
op[4] => Mux17.IN32
op[4] => Mux18.IN32
op[4] => Mux19.IN32
op[4] => Mux20.IN32
op[4] => Mux21.IN32
op[4] => Mux22.IN32
op[4] => Mux23.IN32
op[4] => Mux24.IN32
op[4] => Mux25.IN32
op[4] => Mux26.IN32
op[4] => Mux27.IN32
op[4] => Mux28.IN32
op[4] => Mux29.IN32
op[4] => Mux30.IN32
op[4] => Mux31.IN32
op[4] => Mux32.IN32
zero <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|de0Board|Prozessor:procI|MEM:MEMI
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => pc_out[15].DATAIN
pc_in[16] => pc_out[16].DATAIN
pc_in[17] => pc_out[17].DATAIN
pc_in[18] => pc_out[18].DATAIN
pc_in[19] => pc_out[19].DATAIN
pc_in[20] => pc_out[20].DATAIN
pc_in[21] => pc_out[21].DATAIN
pc_in[22] => pc_out[22].DATAIN
pc_in[23] => pc_out[23].DATAIN
pc_in[24] => pc_out[24].DATAIN
pc_in[25] => pc_out[25].DATAIN
pc_in[26] => pc_out[26].DATAIN
pc_in[27] => pc_out[27].DATAIN
pc_in[28] => pc_out[28].DATAIN
pc_in[29] => pc_out[29].DATAIN
pc_in[30] => pc_out[30].DATAIN
pc_in[31] => pc_out[31].DATAIN
address_in[0] => adress_out[0]~reg0.DATAIN
address_in[0] => dAddr[0].DATAIN
address_in[1] => adress_out[1]~reg0.DATAIN
address_in[1] => dAddr[1].DATAIN
address_in[2] => adress_out[2]~reg0.DATAIN
address_in[2] => dAddr[2].DATAIN
address_in[3] => adress_out[3]~reg0.DATAIN
address_in[3] => dAddr[3].DATAIN
address_in[4] => adress_out[4]~reg0.DATAIN
address_in[4] => dAddr[4].DATAIN
address_in[5] => adress_out[5]~reg0.DATAIN
address_in[5] => dAddr[5].DATAIN
address_in[6] => adress_out[6]~reg0.DATAIN
address_in[6] => dAddr[6].DATAIN
address_in[7] => adress_out[7]~reg0.DATAIN
address_in[7] => dAddr[7].DATAIN
address_in[8] => adress_out[8]~reg0.DATAIN
address_in[8] => dAddr[8].DATAIN
address_in[9] => adress_out[9]~reg0.DATAIN
address_in[9] => dAddr[9].DATAIN
address_in[10] => adress_out[10]~reg0.DATAIN
address_in[11] => adress_out[11]~reg0.DATAIN
address_in[12] => adress_out[12]~reg0.DATAIN
address_in[13] => adress_out[13]~reg0.DATAIN
address_in[14] => adress_out[14]~reg0.DATAIN
address_in[15] => adress_out[15]~reg0.DATAIN
address_in[16] => adress_out[16]~reg0.DATAIN
address_in[17] => adress_out[17]~reg0.DATAIN
address_in[18] => adress_out[18]~reg0.DATAIN
address_in[19] => adress_out[19]~reg0.DATAIN
address_in[20] => adress_out[20]~reg0.DATAIN
address_in[21] => adress_out[21]~reg0.DATAIN
address_in[22] => adress_out[22]~reg0.DATAIN
address_in[23] => adress_out[23]~reg0.DATAIN
address_in[24] => adress_out[24]~reg0.DATAIN
address_in[25] => adress_out[25]~reg0.DATAIN
address_in[26] => adress_out[26]~reg0.DATAIN
address_in[27] => adress_out[27]~reg0.DATAIN
address_in[28] => adress_out[28]~reg0.DATAIN
address_in[29] => adress_out[29]~reg0.DATAIN
address_in[30] => adress_out[30]~reg0.DATAIN
address_in[31] => adress_out[31]~reg0.DATAIN
write_data[0] => dDataO[0].DATAIN
write_data[1] => dDataO[1].DATAIN
write_data[2] => dDataO[2].DATAIN
write_data[3] => dDataO[3].DATAIN
write_data[4] => dDataO[4].DATAIN
write_data[5] => dDataO[5].DATAIN
write_data[6] => dDataO[6].DATAIN
write_data[7] => dDataO[7].DATAIN
write_data[8] => dDataO[8].DATAIN
write_data[9] => dDataO[9].DATAIN
write_data[10] => dDataO[10].DATAIN
write_data[11] => dDataO[11].DATAIN
write_data[12] => dDataO[12].DATAIN
write_data[13] => dDataO[13].DATAIN
write_data[14] => dDataO[14].DATAIN
write_data[15] => dDataO[15].DATAIN
write_data[16] => dDataO[16].DATAIN
write_data[17] => dDataO[17].DATAIN
write_data[18] => dDataO[18].DATAIN
write_data[19] => dDataO[19].DATAIN
write_data[20] => dDataO[20].DATAIN
write_data[21] => dDataO[21].DATAIN
write_data[22] => dDataO[22].DATAIN
write_data[23] => dDataO[23].DATAIN
write_data[24] => dDataO[24].DATAIN
write_data[25] => dDataO[25].DATAIN
write_data[26] => dDataO[26].DATAIN
write_data[27] => dDataO[27].DATAIN
write_data[28] => dDataO[28].DATAIN
write_data[29] => dDataO[29].DATAIN
write_data[30] => dDataO[30].DATAIN
write_data[31] => dDataO[31].DATAIN
clk => write_reg_out[0]~reg0.CLK
clk => write_reg_out[1]~reg0.CLK
clk => write_reg_out[2]~reg0.CLK
clk => write_reg_out[3]~reg0.CLK
clk => write_reg_out[4]~reg0.CLK
clk => read_data_out[0]~reg0.CLK
clk => read_data_out[1]~reg0.CLK
clk => read_data_out[2]~reg0.CLK
clk => read_data_out[3]~reg0.CLK
clk => read_data_out[4]~reg0.CLK
clk => read_data_out[5]~reg0.CLK
clk => read_data_out[6]~reg0.CLK
clk => read_data_out[7]~reg0.CLK
clk => read_data_out[8]~reg0.CLK
clk => read_data_out[9]~reg0.CLK
clk => read_data_out[10]~reg0.CLK
clk => read_data_out[11]~reg0.CLK
clk => read_data_out[12]~reg0.CLK
clk => read_data_out[13]~reg0.CLK
clk => read_data_out[14]~reg0.CLK
clk => read_data_out[15]~reg0.CLK
clk => read_data_out[16]~reg0.CLK
clk => read_data_out[17]~reg0.CLK
clk => read_data_out[18]~reg0.CLK
clk => read_data_out[19]~reg0.CLK
clk => read_data_out[20]~reg0.CLK
clk => read_data_out[21]~reg0.CLK
clk => read_data_out[22]~reg0.CLK
clk => read_data_out[23]~reg0.CLK
clk => read_data_out[24]~reg0.CLK
clk => read_data_out[25]~reg0.CLK
clk => read_data_out[26]~reg0.CLK
clk => read_data_out[27]~reg0.CLK
clk => read_data_out[28]~reg0.CLK
clk => read_data_out[29]~reg0.CLK
clk => read_data_out[30]~reg0.CLK
clk => read_data_out[31]~reg0.CLK
clk => reg_write_WB~reg0.CLK
clk => mem_to_reg_WB~reg0.CLK
clk => adress_out[0]~reg0.CLK
clk => adress_out[1]~reg0.CLK
clk => adress_out[2]~reg0.CLK
clk => adress_out[3]~reg0.CLK
clk => adress_out[4]~reg0.CLK
clk => adress_out[5]~reg0.CLK
clk => adress_out[6]~reg0.CLK
clk => adress_out[7]~reg0.CLK
clk => adress_out[8]~reg0.CLK
clk => adress_out[9]~reg0.CLK
clk => adress_out[10]~reg0.CLK
clk => adress_out[11]~reg0.CLK
clk => adress_out[12]~reg0.CLK
clk => adress_out[13]~reg0.CLK
clk => adress_out[14]~reg0.CLK
clk => adress_out[15]~reg0.CLK
clk => adress_out[16]~reg0.CLK
clk => adress_out[17]~reg0.CLK
clk => adress_out[18]~reg0.CLK
clk => adress_out[19]~reg0.CLK
clk => adress_out[20]~reg0.CLK
clk => adress_out[21]~reg0.CLK
clk => adress_out[22]~reg0.CLK
clk => adress_out[23]~reg0.CLK
clk => adress_out[24]~reg0.CLK
clk => adress_out[25]~reg0.CLK
clk => adress_out[26]~reg0.CLK
clk => adress_out[27]~reg0.CLK
clk => adress_out[28]~reg0.CLK
clk => adress_out[29]~reg0.CLK
clk => adress_out[30]~reg0.CLK
clk => adress_out[31]~reg0.CLK
mem_write => dnWE.DATAIN
mem_to_reg_in => mem_to_reg_WB~reg0.DATAIN
reg_write_in => reg_write_WB~reg0.DATAIN
pc_src_in => pc_src_IF.DATAIN
write_reg[0] => write_reg_out[0]~reg0.DATAIN
write_reg[1] => write_reg_out[1]~reg0.DATAIN
write_reg[2] => write_reg_out[2]~reg0.DATAIN
write_reg[3] => write_reg_out[3]~reg0.DATAIN
write_reg[4] => write_reg_out[4]~reg0.DATAIN
read_data_out[0] <= read_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[1] <= read_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[2] <= read_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[3] <= read_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[4] <= read_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[5] <= read_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[6] <= read_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[7] <= read_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[8] <= read_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[9] <= read_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[10] <= read_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[11] <= read_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[12] <= read_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[13] <= read_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[14] <= read_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[15] <= read_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[16] <= read_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[17] <= read_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[18] <= read_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[19] <= read_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[20] <= read_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[21] <= read_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[22] <= read_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[23] <= read_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[24] <= read_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[25] <= read_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[26] <= read_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[27] <= read_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[28] <= read_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[29] <= read_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[30] <= read_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_out[31] <= read_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[0] <= adress_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[1] <= adress_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[2] <= adress_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[3] <= adress_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[4] <= adress_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[5] <= adress_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[6] <= adress_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[7] <= adress_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[8] <= adress_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[9] <= adress_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[10] <= adress_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[11] <= adress_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[12] <= adress_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[13] <= adress_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[14] <= adress_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[15] <= adress_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[16] <= adress_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[17] <= adress_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[18] <= adress_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[19] <= adress_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[20] <= adress_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[21] <= adress_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[22] <= adress_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[23] <= adress_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[24] <= adress_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[25] <= adress_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[26] <= adress_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[27] <= adress_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[28] <= adress_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[29] <= adress_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[30] <= adress_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[31] <= adress_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_in[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_in[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_in[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_in[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_in[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_in[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_in[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_in[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_in[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_in[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_in[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_in[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_in[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_in[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_in[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_in[31].DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg_WB <= mem_to_reg_WB~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_write_WB <= reg_write_WB~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_src_IF <= pc_src_in.DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[0] <= write_reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[1] <= write_reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[2] <= write_reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[3] <= write_reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[4] <= write_reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dnWE <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
dAddr[0] <= address_in[0].DB_MAX_OUTPUT_PORT_TYPE
dAddr[1] <= address_in[1].DB_MAX_OUTPUT_PORT_TYPE
dAddr[2] <= address_in[2].DB_MAX_OUTPUT_PORT_TYPE
dAddr[3] <= address_in[3].DB_MAX_OUTPUT_PORT_TYPE
dAddr[4] <= address_in[4].DB_MAX_OUTPUT_PORT_TYPE
dAddr[5] <= address_in[5].DB_MAX_OUTPUT_PORT_TYPE
dAddr[6] <= address_in[6].DB_MAX_OUTPUT_PORT_TYPE
dAddr[7] <= address_in[7].DB_MAX_OUTPUT_PORT_TYPE
dAddr[8] <= address_in[8].DB_MAX_OUTPUT_PORT_TYPE
dAddr[9] <= address_in[9].DB_MAX_OUTPUT_PORT_TYPE
dDataI[0] => read_data_out[0]~reg0.DATAIN
dDataI[1] => read_data_out[1]~reg0.DATAIN
dDataI[2] => read_data_out[2]~reg0.DATAIN
dDataI[3] => read_data_out[3]~reg0.DATAIN
dDataI[4] => read_data_out[4]~reg0.DATAIN
dDataI[5] => read_data_out[5]~reg0.DATAIN
dDataI[6] => read_data_out[6]~reg0.DATAIN
dDataI[7] => read_data_out[7]~reg0.DATAIN
dDataI[8] => read_data_out[8]~reg0.DATAIN
dDataI[9] => read_data_out[9]~reg0.DATAIN
dDataI[10] => read_data_out[10]~reg0.DATAIN
dDataI[11] => read_data_out[11]~reg0.DATAIN
dDataI[12] => read_data_out[12]~reg0.DATAIN
dDataI[13] => read_data_out[13]~reg0.DATAIN
dDataI[14] => read_data_out[14]~reg0.DATAIN
dDataI[15] => read_data_out[15]~reg0.DATAIN
dDataI[16] => read_data_out[16]~reg0.DATAIN
dDataI[17] => read_data_out[17]~reg0.DATAIN
dDataI[18] => read_data_out[18]~reg0.DATAIN
dDataI[19] => read_data_out[19]~reg0.DATAIN
dDataI[20] => read_data_out[20]~reg0.DATAIN
dDataI[21] => read_data_out[21]~reg0.DATAIN
dDataI[22] => read_data_out[22]~reg0.DATAIN
dDataI[23] => read_data_out[23]~reg0.DATAIN
dDataI[24] => read_data_out[24]~reg0.DATAIN
dDataI[25] => read_data_out[25]~reg0.DATAIN
dDataI[26] => read_data_out[26]~reg0.DATAIN
dDataI[27] => read_data_out[27]~reg0.DATAIN
dDataI[28] => read_data_out[28]~reg0.DATAIN
dDataI[29] => read_data_out[29]~reg0.DATAIN
dDataI[30] => read_data_out[30]~reg0.DATAIN
dDataI[31] => read_data_out[31]~reg0.DATAIN
dDataO[0] <= write_data[0].DB_MAX_OUTPUT_PORT_TYPE
dDataO[1] <= write_data[1].DB_MAX_OUTPUT_PORT_TYPE
dDataO[2] <= write_data[2].DB_MAX_OUTPUT_PORT_TYPE
dDataO[3] <= write_data[3].DB_MAX_OUTPUT_PORT_TYPE
dDataO[4] <= write_data[4].DB_MAX_OUTPUT_PORT_TYPE
dDataO[5] <= write_data[5].DB_MAX_OUTPUT_PORT_TYPE
dDataO[6] <= write_data[6].DB_MAX_OUTPUT_PORT_TYPE
dDataO[7] <= write_data[7].DB_MAX_OUTPUT_PORT_TYPE
dDataO[8] <= write_data[8].DB_MAX_OUTPUT_PORT_TYPE
dDataO[9] <= write_data[9].DB_MAX_OUTPUT_PORT_TYPE
dDataO[10] <= write_data[10].DB_MAX_OUTPUT_PORT_TYPE
dDataO[11] <= write_data[11].DB_MAX_OUTPUT_PORT_TYPE
dDataO[12] <= write_data[12].DB_MAX_OUTPUT_PORT_TYPE
dDataO[13] <= write_data[13].DB_MAX_OUTPUT_PORT_TYPE
dDataO[14] <= write_data[14].DB_MAX_OUTPUT_PORT_TYPE
dDataO[15] <= write_data[15].DB_MAX_OUTPUT_PORT_TYPE
dDataO[16] <= write_data[16].DB_MAX_OUTPUT_PORT_TYPE
dDataO[17] <= write_data[17].DB_MAX_OUTPUT_PORT_TYPE
dDataO[18] <= write_data[18].DB_MAX_OUTPUT_PORT_TYPE
dDataO[19] <= write_data[19].DB_MAX_OUTPUT_PORT_TYPE
dDataO[20] <= write_data[20].DB_MAX_OUTPUT_PORT_TYPE
dDataO[21] <= write_data[21].DB_MAX_OUTPUT_PORT_TYPE
dDataO[22] <= write_data[22].DB_MAX_OUTPUT_PORT_TYPE
dDataO[23] <= write_data[23].DB_MAX_OUTPUT_PORT_TYPE
dDataO[24] <= write_data[24].DB_MAX_OUTPUT_PORT_TYPE
dDataO[25] <= write_data[25].DB_MAX_OUTPUT_PORT_TYPE
dDataO[26] <= write_data[26].DB_MAX_OUTPUT_PORT_TYPE
dDataO[27] <= write_data[27].DB_MAX_OUTPUT_PORT_TYPE
dDataO[28] <= write_data[28].DB_MAX_OUTPUT_PORT_TYPE
dDataO[29] <= write_data[29].DB_MAX_OUTPUT_PORT_TYPE
dDataO[30] <= write_data[30].DB_MAX_OUTPUT_PORT_TYPE
dDataO[31] <= write_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de0Board|Prozessor:procI|WB:WBI
data_val[0] => write_data.DATAA
data_val[1] => write_data.DATAA
data_val[2] => write_data.DATAA
data_val[3] => write_data.DATAA
data_val[4] => write_data.DATAA
data_val[5] => write_data.DATAA
data_val[6] => write_data.DATAA
data_val[7] => write_data.DATAA
data_val[8] => write_data.DATAA
data_val[9] => write_data.DATAA
data_val[10] => write_data.DATAA
data_val[11] => write_data.DATAA
data_val[12] => write_data.DATAA
data_val[13] => write_data.DATAA
data_val[14] => write_data.DATAA
data_val[15] => write_data.DATAA
data_val[16] => write_data.DATAA
data_val[17] => write_data.DATAA
data_val[18] => write_data.DATAA
data_val[19] => write_data.DATAA
data_val[20] => write_data.DATAA
data_val[21] => write_data.DATAA
data_val[22] => write_data.DATAA
data_val[23] => write_data.DATAA
data_val[24] => write_data.DATAA
data_val[25] => write_data.DATAA
data_val[26] => write_data.DATAA
data_val[27] => write_data.DATAA
data_val[28] => write_data.DATAA
data_val[29] => write_data.DATAA
data_val[30] => write_data.DATAA
data_val[31] => write_data.DATAA
alu_val[0] => write_data.DATAB
alu_val[1] => write_data.DATAB
alu_val[2] => write_data.DATAB
alu_val[3] => write_data.DATAB
alu_val[4] => write_data.DATAB
alu_val[5] => write_data.DATAB
alu_val[6] => write_data.DATAB
alu_val[7] => write_data.DATAB
alu_val[8] => write_data.DATAB
alu_val[9] => write_data.DATAB
alu_val[10] => write_data.DATAB
alu_val[11] => write_data.DATAB
alu_val[12] => write_data.DATAB
alu_val[13] => write_data.DATAB
alu_val[14] => write_data.DATAB
alu_val[15] => write_data.DATAB
alu_val[16] => write_data.DATAB
alu_val[17] => write_data.DATAB
alu_val[18] => write_data.DATAB
alu_val[19] => write_data.DATAB
alu_val[20] => write_data.DATAB
alu_val[21] => write_data.DATAB
alu_val[22] => write_data.DATAB
alu_val[23] => write_data.DATAB
alu_val[24] => write_data.DATAB
alu_val[25] => write_data.DATAB
alu_val[26] => write_data.DATAB
alu_val[27] => write_data.DATAB
alu_val[28] => write_data.DATAB
alu_val[29] => write_data.DATAB
alu_val[30] => write_data.DATAB
alu_val[31] => write_data.DATAB
clk => ~NO_FANOUT~
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
mem_to_reg_WB => write_data.OUTPUTSELECT
reg_write_WB => write_enable_out.DATAIN
write_reg_in[0] => write_reg_out[0].DATAIN
write_reg_in[1] => write_reg_out[1].DATAIN
write_reg_in[2] => write_reg_out[2].DATAIN
write_reg_in[3] => write_reg_out[3].DATAIN
write_reg_in[4] => write_reg_out[4].DATAIN
write_reg_out[0] <= write_reg_in[0].DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[1] <= write_reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[2] <= write_reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[3] <= write_reg_in[3].DB_MAX_OUTPUT_PORT_TYPE
write_reg_out[4] <= write_reg_in[4].DB_MAX_OUTPUT_PORT_TYPE
write_enable_out <= reg_write_WB.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[16] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[17] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[18] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[19] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[20] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[21] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[22] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[23] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[24] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[25] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[26] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[27] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[28] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[29] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[30] <= write_data.DB_MAX_OUTPUT_PORT_TYPE
write_data[31] <= write_data.DB_MAX_OUTPUT_PORT_TYPE


