// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DuplicatedTagArray(
  input         clock,
  input         reset,
  input         io_read_0_valid,
  input  [7:0]  io_read_0_bits_idx,
  input         io_read_1_valid,
  input  [7:0]  io_read_1_bits_idx,
  input         io_read_2_valid,
  input  [7:0]  io_read_2_bits_idx,
  output        io_read_3_ready,
  input         io_read_3_valid,
  input  [7:0]  io_read_3_bits_idx,
  output [42:0] io_resp_0_0,
  output [42:0] io_resp_0_1,
  output [42:0] io_resp_0_2,
  output [42:0] io_resp_0_3,
  output [42:0] io_resp_1_0,
  output [42:0] io_resp_1_1,
  output [42:0] io_resp_1_2,
  output [42:0] io_resp_1_3,
  output [42:0] io_resp_2_0,
  output [42:0] io_resp_2_1,
  output [42:0] io_resp_2_2,
  output [42:0] io_resp_2_3,
  output [42:0] io_resp_3_0,
  output [42:0] io_resp_3_1,
  output [42:0] io_resp_3_2,
  output [42:0] io_resp_3_3,
  input         io_write_valid,
  input  [7:0]  io_write_bits_idx,
  input  [3:0]  io_write_bits_way_en,
  input  [35:0] io_write_bits_tag,
  input  [5:0]  boreChildrenBd_bore_array,
  input         boreChildrenBd_bore_all,
  input         boreChildrenBd_bore_req,
  output        boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_writeen,
  input  [1:0]  boreChildrenBd_bore_be,
  input  [8:0]  boreChildrenBd_bore_addr,
  input  [85:0] boreChildrenBd_bore_indata,
  input         boreChildrenBd_bore_readen,
  input  [8:0]  boreChildrenBd_bore_addr_rd,
  output [85:0] boreChildrenBd_bore_outdata,
  input         sigFromSrams_bore_ram_hold,
  input         sigFromSrams_bore_ram_bypass,
  input         sigFromSrams_bore_ram_bp_clken,
  input         sigFromSrams_bore_ram_aux_clk,
  input         sigFromSrams_bore_ram_aux_ckbp,
  input         sigFromSrams_bore_ram_mcp_hold,
  input         sigFromSrams_bore_cgen,
  input         sigFromSrams_bore_1_ram_hold,
  input         sigFromSrams_bore_1_ram_bypass,
  input         sigFromSrams_bore_1_ram_bp_clken,
  input         sigFromSrams_bore_1_ram_aux_clk,
  input         sigFromSrams_bore_1_ram_aux_ckbp,
  input         sigFromSrams_bore_1_ram_mcp_hold,
  input         sigFromSrams_bore_1_cgen,
  input         sigFromSrams_bore_2_ram_hold,
  input         sigFromSrams_bore_2_ram_bypass,
  input         sigFromSrams_bore_2_ram_bp_clken,
  input         sigFromSrams_bore_2_ram_aux_clk,
  input         sigFromSrams_bore_2_ram_aux_ckbp,
  input         sigFromSrams_bore_2_ram_mcp_hold,
  input         sigFromSrams_bore_2_cgen,
  input         sigFromSrams_bore_3_ram_hold,
  input         sigFromSrams_bore_3_ram_bypass,
  input         sigFromSrams_bore_3_ram_bp_clken,
  input         sigFromSrams_bore_3_ram_aux_clk,
  input         sigFromSrams_bore_3_ram_aux_ckbp,
  input         sigFromSrams_bore_3_ram_mcp_hold,
  input         sigFromSrams_bore_3_cgen,
  input         sigFromSrams_bore_4_ram_hold,
  input         sigFromSrams_bore_4_ram_bypass,
  input         sigFromSrams_bore_4_ram_bp_clken,
  input         sigFromSrams_bore_4_ram_aux_clk,
  input         sigFromSrams_bore_4_ram_aux_ckbp,
  input         sigFromSrams_bore_4_ram_mcp_hold,
  input         sigFromSrams_bore_4_cgen,
  input         sigFromSrams_bore_5_ram_hold,
  input         sigFromSrams_bore_5_ram_bypass,
  input         sigFromSrams_bore_5_ram_bp_clken,
  input         sigFromSrams_bore_5_ram_aux_clk,
  input         sigFromSrams_bore_5_ram_aux_ckbp,
  input         sigFromSrams_bore_5_ram_mcp_hold,
  input         sigFromSrams_bore_5_cgen,
  input         sigFromSrams_bore_6_ram_hold,
  input         sigFromSrams_bore_6_ram_bypass,
  input         sigFromSrams_bore_6_ram_bp_clken,
  input         sigFromSrams_bore_6_ram_aux_clk,
  input         sigFromSrams_bore_6_ram_aux_ckbp,
  input         sigFromSrams_bore_6_ram_mcp_hold,
  input         sigFromSrams_bore_6_cgen,
  input         sigFromSrams_bore_7_ram_hold,
  input         sigFromSrams_bore_7_ram_bypass,
  input         sigFromSrams_bore_7_ram_bp_clken,
  input         sigFromSrams_bore_7_ram_aux_clk,
  input         sigFromSrams_bore_7_ram_aux_ckbp,
  input         sigFromSrams_bore_7_ram_mcp_hold,
  input         sigFromSrams_bore_7_cgen
);

  wire [85:0] bd_outdata;
  wire        bd_ack;
  wire [85:0] childBd_7_rdata;
  wire [85:0] childBd_6_rdata;
  wire [85:0] childBd_5_rdata;
  wire [85:0] childBd_4_rdata;
  wire [85:0] childBd_3_rdata;
  wire [85:0] childBd_2_rdata;
  wire [85:0] childBd_1_rdata;
  wire [85:0] childBd_rdata;
  wire [5:0]  bd_array = boreChildrenBd_bore_array;
  wire        bd_all = boreChildrenBd_bore_all;
  wire        bd_req = boreChildrenBd_bore_req;
  wire        bd_writeen = boreChildrenBd_bore_writeen;
  wire [1:0]  bd_be = boreChildrenBd_bore_be;
  wire [8:0]  bd_addr = boreChildrenBd_bore_addr;
  wire [85:0] bd_indata = boreChildrenBd_bore_indata;
  wire        bd_readen = boreChildrenBd_bore_readen;
  wire [8:0]  bd_addr_rd = boreChildrenBd_bore_addr_rd;
  wire [35:0] _array_3_io_write_bits_ecc_syndromeUInt_T =
    io_write_bits_tag & 36'h556AAAD5B;
  wire [35:0] _array_3_io_write_bits_ecc_syndromeUInt_T_3 =
    io_write_bits_tag & 36'h99B33366D;
  wire [35:0] _array_3_io_write_bits_ecc_syndromeUInt_T_6 =
    io_write_bits_tag & 36'h1E3C3C78E;
  wire [35:0] _array_3_io_write_bits_ecc_syndromeUInt_T_9 =
    io_write_bits_tag & 36'hE03FC07F0;
  wire [35:0] _array_3_io_write_bits_ecc_syndromeUInt_T_12 =
    io_write_bits_tag & 36'h3FFF800;
  wire [35:0] _array_3_io_write_bits_ecc_syndromeUInt_T_15 =
    io_write_bits_tag & 36'hFFC000000;
  wire [8:0]  childBd_addr;
  wire [8:0]  childBd_addr_rd;
  wire [85:0] childBd_wdata;
  wire [1:0]  childBd_wmask;
  wire        childBd_re;
  wire        childBd_we;
  wire        childBd_ack;
  wire        childBd_selectedOH;
  wire [5:0]  childBd_array;
  wire [8:0]  childBd_1_addr;
  wire [8:0]  childBd_1_addr_rd;
  wire [85:0] childBd_1_wdata;
  wire [1:0]  childBd_1_wmask;
  wire        childBd_1_re;
  wire        childBd_1_we;
  wire        childBd_1_ack;
  wire        childBd_1_selectedOH;
  wire [5:0]  childBd_1_array;
  TagArray array_0 (
    .clock                            (clock),
    .reset                            (reset),
    .io_read_ready                    (/* unused */),
    .io_read_valid                    (io_read_0_valid),
    .io_read_bits_idx                 (io_read_0_bits_idx),
    .io_resp_0                        (io_resp_0_0),
    .io_resp_1                        (io_resp_0_1),
    .io_resp_2                        (io_resp_0_2),
    .io_resp_3                        (io_resp_0_3),
    .io_write_valid                   (io_write_valid),
    .io_write_bits_idx                (io_write_bits_idx),
    .io_write_bits_way_en             (io_write_bits_way_en),
    .io_write_bits_tag                (io_write_bits_tag),
    .io_write_bits_ecc
      ({^{^_array_3_io_write_bits_ecc_syndromeUInt_T_15,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_12,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_9,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_6,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_3,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T,
          io_write_bits_tag},
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_15,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_12,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_9,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_6,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_3,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T}),
    .boreChildrenBd_bore_addr         (childBd_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_wdata),
    .boreChildrenBd_bore_wmask        (childBd_wmask),
    .boreChildrenBd_bore_re           (childBd_re),
    .boreChildrenBd_bore_we           (childBd_we),
    .boreChildrenBd_bore_rdata        (childBd_rdata),
    .boreChildrenBd_bore_ack          (childBd_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_selectedOH),
    .boreChildrenBd_bore_array        (childBd_array),
    .boreChildrenBd_bore_1_addr       (childBd_1_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_1_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_1_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_1_wmask),
    .boreChildrenBd_bore_1_re         (childBd_1_re),
    .boreChildrenBd_bore_1_we         (childBd_1_we),
    .boreChildrenBd_bore_1_rdata      (childBd_1_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_1_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_1_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_1_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_1_cgen)
  );
  wire [8:0]  childBd_2_addr;
  wire [8:0]  childBd_2_addr_rd;
  wire [85:0] childBd_2_wdata;
  wire [1:0]  childBd_2_wmask;
  wire        childBd_2_re;
  wire        childBd_2_we;
  wire        childBd_2_ack;
  wire        childBd_2_selectedOH;
  wire [5:0]  childBd_2_array;
  wire [8:0]  childBd_3_addr;
  wire [8:0]  childBd_3_addr_rd;
  wire [85:0] childBd_3_wdata;
  wire [1:0]  childBd_3_wmask;
  wire        childBd_3_re;
  wire        childBd_3_we;
  wire        childBd_3_ack;
  wire        childBd_3_selectedOH;
  wire [5:0]  childBd_3_array;
  TagArray array_1 (
    .clock                            (clock),
    .reset                            (reset),
    .io_read_ready                    (/* unused */),
    .io_read_valid                    (io_read_1_valid),
    .io_read_bits_idx                 (io_read_1_bits_idx),
    .io_resp_0                        (io_resp_1_0),
    .io_resp_1                        (io_resp_1_1),
    .io_resp_2                        (io_resp_1_2),
    .io_resp_3                        (io_resp_1_3),
    .io_write_valid                   (io_write_valid),
    .io_write_bits_idx                (io_write_bits_idx),
    .io_write_bits_way_en             (io_write_bits_way_en),
    .io_write_bits_tag                (io_write_bits_tag),
    .io_write_bits_ecc
      ({^{^_array_3_io_write_bits_ecc_syndromeUInt_T_15,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_12,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_9,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_6,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_3,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T,
          io_write_bits_tag},
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_15,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_12,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_9,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_6,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_3,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T}),
    .boreChildrenBd_bore_addr         (childBd_2_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_2_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_2_wdata),
    .boreChildrenBd_bore_wmask        (childBd_2_wmask),
    .boreChildrenBd_bore_re           (childBd_2_re),
    .boreChildrenBd_bore_we           (childBd_2_we),
    .boreChildrenBd_bore_rdata        (childBd_2_rdata),
    .boreChildrenBd_bore_ack          (childBd_2_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_2_selectedOH),
    .boreChildrenBd_bore_array        (childBd_2_array),
    .boreChildrenBd_bore_1_addr       (childBd_3_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_3_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_3_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_3_wmask),
    .boreChildrenBd_bore_1_re         (childBd_3_re),
    .boreChildrenBd_bore_1_we         (childBd_3_we),
    .boreChildrenBd_bore_1_rdata      (childBd_3_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_3_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_3_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_3_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_2_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_3_cgen)
  );
  wire [8:0]  childBd_4_addr;
  wire [8:0]  childBd_4_addr_rd;
  wire [85:0] childBd_4_wdata;
  wire [1:0]  childBd_4_wmask;
  wire        childBd_4_re;
  wire        childBd_4_we;
  wire        childBd_4_ack;
  wire        childBd_4_selectedOH;
  wire [5:0]  childBd_4_array;
  wire [8:0]  childBd_5_addr;
  wire [8:0]  childBd_5_addr_rd;
  wire [85:0] childBd_5_wdata;
  wire [1:0]  childBd_5_wmask;
  wire        childBd_5_re;
  wire        childBd_5_we;
  wire        childBd_5_ack;
  wire        childBd_5_selectedOH;
  wire [5:0]  childBd_5_array;
  TagArray array_2 (
    .clock                            (clock),
    .reset                            (reset),
    .io_read_ready                    (/* unused */),
    .io_read_valid                    (io_read_2_valid),
    .io_read_bits_idx                 (io_read_2_bits_idx),
    .io_resp_0                        (io_resp_2_0),
    .io_resp_1                        (io_resp_2_1),
    .io_resp_2                        (io_resp_2_2),
    .io_resp_3                        (io_resp_2_3),
    .io_write_valid                   (io_write_valid),
    .io_write_bits_idx                (io_write_bits_idx),
    .io_write_bits_way_en             (io_write_bits_way_en),
    .io_write_bits_tag                (io_write_bits_tag),
    .io_write_bits_ecc
      ({^{^_array_3_io_write_bits_ecc_syndromeUInt_T_15,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_12,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_9,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_6,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_3,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T,
          io_write_bits_tag},
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_15,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_12,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_9,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_6,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_3,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T}),
    .boreChildrenBd_bore_addr         (childBd_4_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_4_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_4_wdata),
    .boreChildrenBd_bore_wmask        (childBd_4_wmask),
    .boreChildrenBd_bore_re           (childBd_4_re),
    .boreChildrenBd_bore_we           (childBd_4_we),
    .boreChildrenBd_bore_rdata        (childBd_4_rdata),
    .boreChildrenBd_bore_ack          (childBd_4_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_4_selectedOH),
    .boreChildrenBd_bore_array        (childBd_4_array),
    .boreChildrenBd_bore_1_addr       (childBd_5_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_5_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_5_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_5_wmask),
    .boreChildrenBd_bore_1_re         (childBd_5_re),
    .boreChildrenBd_bore_1_we         (childBd_5_we),
    .boreChildrenBd_bore_1_rdata      (childBd_5_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_5_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_5_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_5_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_4_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_4_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_4_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_4_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_4_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_4_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_4_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_5_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_5_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_5_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_5_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_5_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_5_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_5_cgen)
  );
  wire [8:0]  childBd_6_addr;
  wire [8:0]  childBd_6_addr_rd;
  wire [85:0] childBd_6_wdata;
  wire [1:0]  childBd_6_wmask;
  wire        childBd_6_re;
  wire        childBd_6_we;
  wire        childBd_6_ack;
  wire        childBd_6_selectedOH;
  wire [5:0]  childBd_6_array;
  wire [8:0]  childBd_7_addr;
  wire [8:0]  childBd_7_addr_rd;
  wire [85:0] childBd_7_wdata;
  wire [1:0]  childBd_7_wmask;
  wire        childBd_7_re;
  wire        childBd_7_we;
  wire        childBd_7_ack;
  wire        childBd_7_selectedOH;
  wire [5:0]  childBd_7_array;
  TagArray array_3 (
    .clock                            (clock),
    .reset                            (reset),
    .io_read_ready                    (io_read_3_ready),
    .io_read_valid                    (io_read_3_valid),
    .io_read_bits_idx                 (io_read_3_bits_idx),
    .io_resp_0                        (io_resp_3_0),
    .io_resp_1                        (io_resp_3_1),
    .io_resp_2                        (io_resp_3_2),
    .io_resp_3                        (io_resp_3_3),
    .io_write_valid                   (io_write_valid),
    .io_write_bits_idx                (io_write_bits_idx),
    .io_write_bits_way_en             (io_write_bits_way_en),
    .io_write_bits_tag                (io_write_bits_tag),
    .io_write_bits_ecc
      ({^{^_array_3_io_write_bits_ecc_syndromeUInt_T_15,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_12,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_9,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_6,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T_3,
          ^_array_3_io_write_bits_ecc_syndromeUInt_T,
          io_write_bits_tag},
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_15,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_12,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_9,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_6,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T_3,
        ^_array_3_io_write_bits_ecc_syndromeUInt_T}),
    .boreChildrenBd_bore_addr         (childBd_6_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_6_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_6_wdata),
    .boreChildrenBd_bore_wmask        (childBd_6_wmask),
    .boreChildrenBd_bore_re           (childBd_6_re),
    .boreChildrenBd_bore_we           (childBd_6_we),
    .boreChildrenBd_bore_rdata        (childBd_6_rdata),
    .boreChildrenBd_bore_ack          (childBd_6_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_6_selectedOH),
    .boreChildrenBd_bore_array        (childBd_6_array),
    .boreChildrenBd_bore_1_addr       (childBd_7_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_7_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_7_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_7_wmask),
    .boreChildrenBd_bore_1_re         (childBd_7_re),
    .boreChildrenBd_bore_1_we         (childBd_7_we),
    .boreChildrenBd_bore_1_rdata      (childBd_7_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_7_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_7_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_7_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_6_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_6_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_6_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_6_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_6_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_6_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_6_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_7_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_7_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_7_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_7_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_7_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_7_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_7_cgen)
  );
  MbistPipeDcacheTag mbistPl (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_array),
    .mbist_all           (bd_all),
    .mbist_req           (bd_req),
    .mbist_ack           (bd_ack),
    .mbist_writeen       (bd_writeen),
    .mbist_be            (bd_be),
    .mbist_addr          (bd_addr),
    .mbist_indata        (bd_indata),
    .mbist_readen        (bd_readen),
    .mbist_addr_rd       (bd_addr_rd),
    .mbist_outdata       (bd_outdata),
    .toSRAM_0_addr       (childBd_addr),
    .toSRAM_0_addr_rd    (childBd_addr_rd),
    .toSRAM_0_wdata      (childBd_wdata),
    .toSRAM_0_wmask      (childBd_wmask),
    .toSRAM_0_re         (childBd_re),
    .toSRAM_0_we         (childBd_we),
    .toSRAM_0_rdata      (childBd_rdata),
    .toSRAM_0_ack        (childBd_ack),
    .toSRAM_0_selectedOH (childBd_selectedOH),
    .toSRAM_0_array      (childBd_array),
    .toSRAM_1_addr       (childBd_1_addr),
    .toSRAM_1_addr_rd    (childBd_1_addr_rd),
    .toSRAM_1_wdata      (childBd_1_wdata),
    .toSRAM_1_wmask      (childBd_1_wmask),
    .toSRAM_1_re         (childBd_1_re),
    .toSRAM_1_we         (childBd_1_we),
    .toSRAM_1_rdata      (childBd_1_rdata),
    .toSRAM_1_ack        (childBd_1_ack),
    .toSRAM_1_selectedOH (childBd_1_selectedOH),
    .toSRAM_1_array      (childBd_1_array),
    .toSRAM_2_addr       (childBd_2_addr),
    .toSRAM_2_addr_rd    (childBd_2_addr_rd),
    .toSRAM_2_wdata      (childBd_2_wdata),
    .toSRAM_2_wmask      (childBd_2_wmask),
    .toSRAM_2_re         (childBd_2_re),
    .toSRAM_2_we         (childBd_2_we),
    .toSRAM_2_rdata      (childBd_2_rdata),
    .toSRAM_2_ack        (childBd_2_ack),
    .toSRAM_2_selectedOH (childBd_2_selectedOH),
    .toSRAM_2_array      (childBd_2_array),
    .toSRAM_3_addr       (childBd_3_addr),
    .toSRAM_3_addr_rd    (childBd_3_addr_rd),
    .toSRAM_3_wdata      (childBd_3_wdata),
    .toSRAM_3_wmask      (childBd_3_wmask),
    .toSRAM_3_re         (childBd_3_re),
    .toSRAM_3_we         (childBd_3_we),
    .toSRAM_3_rdata      (childBd_3_rdata),
    .toSRAM_3_ack        (childBd_3_ack),
    .toSRAM_3_selectedOH (childBd_3_selectedOH),
    .toSRAM_3_array      (childBd_3_array),
    .toSRAM_4_addr       (childBd_4_addr),
    .toSRAM_4_addr_rd    (childBd_4_addr_rd),
    .toSRAM_4_wdata      (childBd_4_wdata),
    .toSRAM_4_wmask      (childBd_4_wmask),
    .toSRAM_4_re         (childBd_4_re),
    .toSRAM_4_we         (childBd_4_we),
    .toSRAM_4_rdata      (childBd_4_rdata),
    .toSRAM_4_ack        (childBd_4_ack),
    .toSRAM_4_selectedOH (childBd_4_selectedOH),
    .toSRAM_4_array      (childBd_4_array),
    .toSRAM_5_addr       (childBd_5_addr),
    .toSRAM_5_addr_rd    (childBd_5_addr_rd),
    .toSRAM_5_wdata      (childBd_5_wdata),
    .toSRAM_5_wmask      (childBd_5_wmask),
    .toSRAM_5_re         (childBd_5_re),
    .toSRAM_5_we         (childBd_5_we),
    .toSRAM_5_rdata      (childBd_5_rdata),
    .toSRAM_5_ack        (childBd_5_ack),
    .toSRAM_5_selectedOH (childBd_5_selectedOH),
    .toSRAM_5_array      (childBd_5_array),
    .toSRAM_6_addr       (childBd_6_addr),
    .toSRAM_6_addr_rd    (childBd_6_addr_rd),
    .toSRAM_6_wdata      (childBd_6_wdata),
    .toSRAM_6_wmask      (childBd_6_wmask),
    .toSRAM_6_re         (childBd_6_re),
    .toSRAM_6_we         (childBd_6_we),
    .toSRAM_6_rdata      (childBd_6_rdata),
    .toSRAM_6_ack        (childBd_6_ack),
    .toSRAM_6_selectedOH (childBd_6_selectedOH),
    .toSRAM_6_array      (childBd_6_array),
    .toSRAM_7_addr       (childBd_7_addr),
    .toSRAM_7_addr_rd    (childBd_7_addr_rd),
    .toSRAM_7_wdata      (childBd_7_wdata),
    .toSRAM_7_wmask      (childBd_7_wmask),
    .toSRAM_7_re         (childBd_7_re),
    .toSRAM_7_we         (childBd_7_we),
    .toSRAM_7_rdata      (childBd_7_rdata),
    .toSRAM_7_ack        (childBd_7_ack),
    .toSRAM_7_selectedOH (childBd_7_selectedOH),
    .toSRAM_7_array      (childBd_7_array)
  );
  assign boreChildrenBd_bore_ack = bd_ack;
  assign boreChildrenBd_bore_outdata = bd_outdata;
endmodule

