# ISA_LAB3

In the two different folders there are:
- RISC_V: the lite RISC-V processor without the ABS unit
- RISC_V_ABS: the lite RISC-V processor with the ABS unit

Each of the two folders has:
- innovus folder: for innovus simulation files and result
- netlist folder
- sim folder: for modelsim simulation
- src folder: the VHDL source files
- syn folder: for synopsys synthesis
- tb folder: with the VHDL test-bench files