

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                     15.96591MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        2 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
8aa444bebaa7cbfca23dcaf7b8db40c4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_YMIfF4
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_heHLbb"
Running: cat _ptx_heHLbb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_i3FiIh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_i3FiIh --output-file  /dev/null 2> _ptx_heHLbbinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_heHLbb _ptx2_i3FiIh _ptx_heHLbbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1393139
gpu_sim_insn = 224892096
gpu_ipc =     161.4283
gpu_tot_sim_cycle = 1615289
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     139.2272
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 75947
gpu_stall_icnt2sh    = 275735
partiton_reqs_in_parallel = 30573111
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9455
partiton_level_parallism_total  =      18.9273
partiton_reqs_in_parallel_util = 30573111
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1391006
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9791
partiton_level_parallism_util_total  =      21.9791
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      27.0416 GB/Sec
L2_BW_total  =      23.3226 GB/Sec
gpu_total_sim_rate=119496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7038, 5583, 6064, 5578, 6577, 5575, 6111, 5611, 7037, 5568, 6061, 5569, 6569, 5568, 6100, 5606, 6861, 5434, 5911, 5433, 6409, 5433, 5953, 5466, 6500, 5146, 5599, 5141, 6074, 5142, 5641, 5176, 6502, 5143, 5596, 5142, 6066, 5129, 5628, 5167, 6141, 4858, 5289, 4849, 5725, 4849, 5322, 4882, 6137, 4856, 5284, 4856, 5723, 4848, 5317, 4882, 5779, 4573, 4976, 4567, 5395, 4567, 5011, 4590, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 282162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266415
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10861
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360197	W0_Idle:10784732	W0_Scoreboard:59176392	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 957 
maxdqlatency = 0 
maxmflatency = 126650 
averagemflatency = 3812 
max_icnt2mem_latency = 126392 
max_icnt2sh_latency = 1615288 
mrq_lat_table:51646 	4064 	7040 	19082 	33147 	20918 	15238 	13873 	14345 	1857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185190 	151208 	17918 	4387 	3029 	180 	6009 	10251 	16124 	2995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72277 	120873 	8864 	226 	148798 	6904 	369 	113 	447 	3029 	180 	6121 	13018 	13245 	2995 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60236 	96785 	40711 	2926 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	264 	118 	18 	1 	20 	6 	15 	29 	20 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        26        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        27        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    134538    134539    131500    131501    131641    131587    150723    150719    150386    150386    149774    149767    149521    149524    145684    145616 
dram[1]:    134537    134537    131481    131460    131644    131582    150703    150703    150390    150396    149759    149758    149528    149523    145304    145609 
dram[2]:    134532    134531    131462    131465    131630    131565    150700    150717    150396    150392    149759    149759    149474    149468    145692    145682 
dram[3]:    134536    134562    131466    131458    131625    131562    150714    150700    150391    150393    149761    149761    149485    149498    145681    145605 
dram[4]:    134562    134537    131457    131456    131618    131560    150705    150688    150422    150404    149761    149650    149499    149478    128184    130630 
dram[5]:    134517    134539    131439    131454    131665    131612    150715    150717    150403    150405    149649    149669    149477    149491    130508    128237 
dram[6]:    134538    134561    131455    131483    131666    131604    150717    150710    150379    150378    149668    149638    149491    149532    130493    128246 
dram[7]:    146362    146212    131484    131494    131656    131592    150707    150706    150372    150372    149666    149665    149532    149460    128241    130573 
dram[8]:    146322    146125    131495    131491    131630    131565    150707    150708    150412    150410    149680    149679    149459    149458    128139    130515 
dram[9]:    146202    146335    131511    131503    131666    131608    150700    150695    150409    150413    149686    149697    149513    149536    128074    130747 
dram[10]:    146188    146116    131503    131503    131706    131649    150678    150672    150415    150415    149679    149764    149546    149539    127987    130677 
average row accesses per activate:
dram[0]:  5.066964  5.145454  5.725119  5.994949  3.987288  4.376147  4.319249  4.787879  4.539216  4.643216  3.868644  3.951754  6.279762  6.378882  5.453659  5.791045 
dram[1]:  5.085586  5.156250  5.691176  5.816832  4.204444  4.407407  4.286385  4.521951  4.512077  4.541872  3.781893  4.217778  6.017341  6.173653  6.005155  5.772021 
dram[2]:  5.151376  5.514286  5.897059  5.964646  4.295455  4.626794  4.319445  4.456731  4.752525  4.957219  4.077253  4.061674  6.208333  5.908046  5.811224  6.425415 
dram[3]:  4.863248  5.258065  6.087629  6.153846  4.287611  4.495327  4.355769  4.793815  5.052910  4.922680  4.057017  4.373272  6.093023  6.147929  5.949495  5.633663 
dram[4]:  5.186956  5.070796  5.970297  5.751220  4.162996  4.500000  4.751269  4.907692  4.806122  4.937500  4.008696  3.913793  5.886364  6.088235  5.611111  5.627451 
dram[5]:  4.723849  5.097345  5.709524  5.623188  4.248889  4.511737  4.316038  4.814433  4.279070  4.433333  4.004348  4.167421  5.867816  6.035503  5.502512  5.739796 
dram[6]:  4.707113  4.783898  5.634615  5.772727  3.948718  4.237443  4.509804  4.776650  4.364486  4.439613  4.043478  4.442857  5.874286  6.310976  5.641414  5.734375 
dram[7]:  4.909483  5.056277  5.569378  5.862245  4.254464  4.365297  4.383886  4.600985  4.456731  4.823232  4.202765  4.211982  5.858757  6.104651  5.702020  5.286408 
dram[8]:  4.855932  5.103139  5.609524  5.792079  4.444445  4.327189  4.593137  4.766840  4.735000  5.032085  4.126126  4.171946  6.063584  6.351191  5.608040  5.671717 
dram[9]:  5.224215  5.406542  5.780000  6.067358  4.363636  4.396313  4.533980  4.626263  4.763819  5.096774  4.080357  4.004386  6.343373  6.191861  5.517413  5.560976 
dram[10]:  5.509346  5.183036  5.693069  5.693780  4.252252  4.281106  4.563981  4.861538  5.106952  5.042328  3.939394  3.889831  6.341317  6.487500  5.295774  5.912820 
average row locality = 181210/36202 = 5.005525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       682       680       752       731       506       519       488       516       494       492       479       467       607       579       670       716 
dram[1]:       677       703       705       719       511       517       481       495       502       490       484       514       593       583       717       666 
dram[2]:       671       706       747       725       510       532       501       495       509       495       515       487       595       580       691       715 
dram[3]:       686       689       726       745       534       527       474       498       523       523       490       514       600       591       730       690 
dram[4]:       741       694       751       724       510       519       504       525       510       516       487       473       588       588       662       699 
dram[5]:       677       700       744       709       521       526       483       502       488       499       486       486       574       573       646       676 
dram[6]:       673       677       717       688       489       493       488       509       502       487       495       498       581       588       668       652 
dram[7]:       686       715       709       694       518       521       493       502       495       523       477       479       590       603       681       641 
dram[8]:       693       685       723       715       525       504       505       488       515       509       481       487       601       619       668       675 
dram[9]:       712       704       701       716       525       519       502       484       516       516       479       478       605       617       661       692 
dram[10]:       726       708       695       735       510       495       531       516       523       521       475       483       611       590       680       705 
total reads: 103386
bank skew: 752/467 = 1.61
chip skew: 9540/9205 = 1.04
average mf latency per bank:
dram[0]:       8661      8545      7845      8051      7423      7241      8995      8784     11360     11428      9135      9319      7521      7892      5625      5212
dram[1]:       8694      8551      8354      8385      7367      7261      9165      8941     11111     11318      8980      8618      7728      7661      5298      5571
dram[2]:       8898      8599      8023      8191      7215      7118      8942      8873     11088     11260      8655      9061      7259      7336      5477      5267
dram[3]:       8527      8492      8446      8311      7114      7202      9073      8879     11169     10980      9123      8704      7323      7416      4961      5251
dram[4]:       8154      8591      8372      8444      7372      7290      8822      8701     11106     10525      8950      9045      7429      7333      7304      7099
dram[5]:       8963      8693      8299      8559      7348      7274      8939      8774     10851     10718      9019      9148      7362      7439      7420      7208
dram[6]:       8904      8871      8477      8790      7610      7542      8938      8811     10569     10849      9011      8951      7427      7467      7356      7359
dram[7]:       8981      8716      8558      8536      7272      7274      9205      8983     10761     10493      8999      9029      7515      7506      7213      7495
dram[8]:       8756      8852      8350      8368      7186      7420      8992      9074     10581     10698      9119      8927      8037      7745      7309      7251
dram[9]:       8633      8745      8453      8214      7149      7184      8954      9242     11263     11106      9028      8988      7734      7626      7202      7127
dram[10]:       8613      8744      8426      7889      7301      7377      8651      8786     11057     11020      9284      9246      7670      7703      7197      6175
maximum mf latency per bank:
dram[0]:     123947    123985    123866    123834     63171     63198    123810    123818    123498    123530    123739    123794    123475    123492    123269    123264
dram[1]:     123933    124000    123863    123837     63186     63199    123814    123825    123504    123535    123747    123668    123491    123487    123231    123258
dram[2]:     123931    124029    123848    123882     63179     63198    123826    123828    123510    123545    123640    123674    123499    123504    123173    123219
dram[3]:     123958    124009    123838    123869     63172     63191    123829    123822    123515    123532    123657    123658    123500    123507    123143    123186
dram[4]:     123940    124022    123806    123844     63184     63205    123785    123721    123516    123546    123628    123655    123489    123494    126650    126565
dram[5]:     123990    124074    123777    123896     63179     63192    123713    123713    123374    123420    123602    123617    123500    123455    126604    126584
dram[6]:     123996    124081    123858    123898     63171     63197    123811    123823    123462    123499    123589    123590    123315    123323    126595    126565
dram[7]:     123993    124064    123866    123898     63173     63187    123739    123749    123493    123506    123574    123607    123341    123388    126481    126471
dram[8]:     123988    124064    123839    123890     63178     63189    123828    123848    123604    123635    123586    123602    123379    123359    126471    126414
dram[9]:     123961    124040    123879    123893     63188     63207    123724    123747    123496    123533    123564    123571    123368    123410    126374    126381
dram[10]:     123968    124021    123879    123887     63200     63217    123823    123785    123593    123627    123752    123792    123409    123446    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528720 n_act=3321 n_pre=3305 n_req=16453 n_rd=28300 n_write=23208 bw_util=0.03982
n_activity=158848 dram_eff=0.6485
bk0: 1812a 2561524i bk1: 1808a 2559041i bk2: 1824a 2557774i bk3: 1824a 2556616i bk4: 1740a 2560144i bk5: 1740a 2558789i bk6: 1728a 2562205i bk7: 1728a 2561131i bk8: 1728a 2562604i bk9: 1728a 2560637i bk10: 1736a 2559817i bk11: 1736a 2559167i bk12: 1792a 2560447i bk13: 1792a 2559558i bk14: 1792a 2559527i bk15: 1792a 2558153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528753 n_act=3316 n_pre=3300 n_req=16433 n_rd=28304 n_write=23181 bw_util=0.03981
n_activity=158029 dram_eff=0.6516
bk0: 1808a 2561514i bk1: 1808a 2559646i bk2: 1824a 2557854i bk3: 1824a 2556380i bk4: 1740a 2560190i bk5: 1740a 2558030i bk6: 1728a 2561212i bk7: 1728a 2561241i bk8: 1728a 2562341i bk9: 1728a 2560334i bk10: 1740a 2559948i bk11: 1740a 2559371i bk12: 1792a 2559658i bk13: 1792a 2559721i bk14: 1792a 2558916i bk15: 1792a 2557996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528828 n_act=3247 n_pre=3231 n_req=16550 n_rd=28304 n_write=23244 bw_util=0.03985
n_activity=157952 dram_eff=0.6527
bk0: 1808a 2559836i bk1: 1808a 2558634i bk2: 1824a 2557363i bk3: 1824a 2556325i bk4: 1740a 2559683i bk5: 1740a 2558181i bk6: 1728a 2562773i bk7: 1728a 2560988i bk8: 1728a 2562672i bk9: 1728a 2562089i bk10: 1740a 2560067i bk11: 1740a 2558810i bk12: 1792a 2560784i bk13: 1792a 2560706i bk14: 1792a 2559867i bk15: 1792a 2557368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.776621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528762 n_act=3251 n_pre=3235 n_req=16614 n_rd=28296 n_write=23310 bw_util=0.0399
n_activity=157565 dram_eff=0.655
bk0: 1808a 2560105i bk1: 1808a 2559415i bk2: 1820a 2558239i bk3: 1820a 2557352i bk4: 1740a 2559567i bk5: 1740a 2558617i bk6: 1728a 2563170i bk7: 1728a 2561109i bk8: 1728a 2564148i bk9: 1728a 2561925i bk10: 1740a 2561381i bk11: 1740a 2560885i bk12: 1792a 2561040i bk13: 1792a 2559266i bk14: 1792a 2558901i bk15: 1792a 2557619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.791844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528704 n_act=3292 n_pre=3276 n_req=16566 n_rd=28300 n_write=23282 bw_util=0.03988
n_activity=156481 dram_eff=0.6593
bk0: 1808a 2560578i bk1: 1808a 2559676i bk2: 1820a 2558391i bk3: 1820a 2556843i bk4: 1740a 2559928i bk5: 1740a 2559603i bk6: 1728a 2561714i bk7: 1728a 2560547i bk8: 1728a 2561967i bk9: 1728a 2561741i bk10: 1740a 2562139i bk11: 1740a 2559159i bk12: 1792a 2561732i bk13: 1788a 2560344i bk14: 1796a 2558525i bk15: 1796a 2556412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528771 n_act=3340 n_pre=3324 n_req=16364 n_rd=28296 n_write=23123 bw_util=0.03975
n_activity=157514 dram_eff=0.6529
bk0: 1808a 2559414i bk1: 1808a 2559135i bk2: 1820a 2558164i bk3: 1820a 2556277i bk4: 1740a 2559771i bk5: 1740a 2559999i bk6: 1728a 2560696i bk7: 1728a 2560770i bk8: 1728a 2561619i bk9: 1728a 2559814i bk10: 1740a 2560491i bk11: 1740a 2558997i bk12: 1788a 2562625i bk13: 1788a 2560752i bk14: 1796a 2559053i bk15: 1796a 2556644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.792885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528850 n_act=3325 n_pre=3309 n_req=16279 n_rd=28296 n_write=23074 bw_util=0.03972
n_activity=157729 dram_eff=0.6514
bk0: 1808a 2560146i bk1: 1808a 2559124i bk2: 1820a 2558918i bk3: 1820a 2558488i bk4: 1740a 2560241i bk5: 1740a 2558128i bk6: 1728a 2561483i bk7: 1728a 2560667i bk8: 1728a 2560914i bk9: 1728a 2559633i bk10: 1740a 2559795i bk11: 1740a 2560041i bk12: 1788a 2561553i bk13: 1788a 2561355i bk14: 1796a 2558973i bk15: 1796a 2557220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.780965
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528781 n_act=3318 n_pre=3302 n_req=16401 n_rd=28296 n_write=23157 bw_util=0.03978
n_activity=156867 dram_eff=0.656
bk0: 1812a 2559791i bk1: 1812a 2557729i bk2: 1820a 2557946i bk3: 1820a 2556489i bk4: 1740a 2560336i bk5: 1740a 2559124i bk6: 1728a 2561725i bk7: 1728a 2561282i bk8: 1728a 2560861i bk9: 1728a 2559457i bk10: 1740a 2559799i bk11: 1740a 2557968i bk12: 1788a 2561758i bk13: 1788a 2560690i bk14: 1792a 2558749i bk15: 1792a 2557857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528808 n_act=3269 n_pre=3253 n_req=16469 n_rd=28304 n_write=23220 bw_util=0.03984
n_activity=157494 dram_eff=0.6543
bk0: 1812a 2560786i bk1: 1812a 2559345i bk2: 1820a 2558920i bk3: 1820a 2557043i bk4: 1740a 2561987i bk5: 1740a 2559394i bk6: 1728a 2561258i bk7: 1728a 2561223i bk8: 1728a 2562277i bk9: 1728a 2560296i bk10: 1740a 2559319i bk11: 1740a 2557942i bk12: 1792a 2562073i bk13: 1792a 2559055i bk14: 1792a 2559101i bk15: 1792a 2557601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528847 n_act=3252 n_pre=3236 n_req=16503 n_rd=28304 n_write=23215 bw_util=0.03983
n_activity=158112 dram_eff=0.6517
bk0: 1812a 2559532i bk1: 1812a 2559325i bk2: 1820a 2557893i bk3: 1820a 2556285i bk4: 1740a 2558815i bk5: 1740a 2559170i bk6: 1728a 2564131i bk7: 1728a 2561075i bk8: 1728a 2561887i bk9: 1728a 2560135i bk10: 1740a 2558955i bk11: 1740a 2557606i bk12: 1792a 2561080i bk13: 1792a 2558588i bk14: 1792a 2559898i bk15: 1792a 2557691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528747 n_act=3272 n_pre=3256 n_req=16578 n_rd=28296 n_write=23283 bw_util=0.03988
n_activity=158310 dram_eff=0.6516
bk0: 1812a 2561329i bk1: 1812a 2558603i bk2: 1820a 2558398i bk3: 1820a 2556608i bk4: 1736a 2560114i bk5: 1736a 2558818i bk6: 1728a 2560502i bk7: 1728a 2561927i bk8: 1728a 2563577i bk9: 1728a 2561291i bk10: 1740a 2558749i bk11: 1740a 2558042i bk12: 1792a 2559589i bk13: 1792a 2558169i bk14: 1792a 2558518i bk15: 1792a 2557231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 17
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7508, Reservation_fails = 9
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7561, Reservation_fails = 18
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7467, Reservation_fails = 12
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 9
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7597, Reservation_fails = 18
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7588, Reservation_fails = 15
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7602, Reservation_fails = 12
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7628, Reservation_fails = 9
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7605, Reservation_fails = 9
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7433, Reservation_fails = 12
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7546, Reservation_fails = 14
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7478, Reservation_fails = 12
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7381, Reservation_fails = 12
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7530, Reservation_fails = 7
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7548, Reservation_fails = 12
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7596, Reservation_fails = 14
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7447, Reservation_fails = 14
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 14
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7562, Reservation_fails = 16
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7611, Reservation_fails = 10
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 14
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 165896
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6871
	minimum = 6
	maximum = 542
Network latency average = 12.5071
	minimum = 6
	maximum = 542
Slowest packet = 410735
Flit latency average = 12.127
	minimum = 6
	maximum = 542
Slowest flit = 860274
Fragmentation average = 0.000495649
	minimum = 0
	maximum = 162
Injected packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Accepted packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Injected flit rate average = 0.0120023
	minimum = 0.0103314 (at node 0)
	maximum = 0.0138759 (at node 36)
Accepted flit rate average= 0.0120023
	minimum = 0.0106903 (at node 0)
	maximum = 0.0134394 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6871 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Network latency average = 12.5071 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Flit latency average = 12.127 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Fragmentation average = 0.000495649 (1 samples)
	minimum = 0 (1 samples)
	maximum = 162 (1 samples)
Injected packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Accepted packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Injected flit rate average = 0.0120023 (1 samples)
	minimum = 0.0103314 (1 samples)
	maximum = 0.0138759 (1 samples)
Accepted flit rate average = 0.0120023 (1 samples)
	minimum = 0.0106903 (1 samples)
	maximum = 0.0134394 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 22 sec (1882 sec)
gpgpu_simulation_rate = 119496 (inst/sec)
gpgpu_simulation_rate = 858 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 3285115
gpu_sim_insn = 113232736
gpu_ipc =      34.4684
gpu_tot_sim_cycle = 6301125
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      53.6610
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 741965
gpu_stall_icnt2sh    = 547054
partiton_reqs_in_parallel = 71606512
partiton_reqs_in_parallel_total    = 30573111
partiton_level_parallism =      21.7973
partiton_level_parallism_total  =      16.2161
partiton_reqs_in_parallel_util = 71606512
partiton_reqs_in_parallel_util_total    = 30573111
gpu_sim_cycle_parition_util = 3282067
gpu_tot_sim_cycle_parition_util    = 1391006
partiton_level_parallism_util =      21.8175
partiton_level_parallism_util_total  =      21.8656
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      26.7089 GB/Sec
L2_BW_total  =      19.9035 GB/Sec
gpu_total_sim_rate=45698

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6785
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61201
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505071
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6785
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61201
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9500, 8049, 8525, 8048, 9038, 8049, 8576, 8082, 9493, 8039, 8518, 8042, 9022, 8041, 8559, 8075, 9017, 7590, 8065, 7594, 8568, 7590, 8109, 7630, 8724, 7375, 7819, 7372, 8295, 7378, 7863, 7412, 8539, 7186, 7632, 7174, 8101, 7171, 7668, 7209, 8179, 6896, 7323, 6884, 7763, 6882, 7360, 6923, 8173, 6895, 7313, 6901, 7757, 6894, 7344, 6929, 7805, 6614, 7002, 6608, 7421, 6616, 7039, 6643, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 18159297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17899077
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 255334
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31018768	W0_Idle:35182338	W0_Scoreboard:184436692	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 1006 
maxdqlatency = 0 
maxmflatency = 243789 
averagemflatency = 4174 
max_icnt2mem_latency = 243493 
max_icnt2sh_latency = 6301124 
mrq_lat_table:156321 	10416 	13722 	34634 	90573 	57137 	38747 	29663 	28872 	2549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	608239 	218199 	276632 	74274 	38090 	12655 	11462 	31675 	34001 	9903 	7750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	134010 	246716 	126010 	134477 	201852 	11290 	130871 	134929 	65723 	31651 	11441 	10983 	35053 	30502 	9907 	7746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	459833 	277701 	116143 	10308 	190 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	92638 	169476 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	563 	429 	856 	162 	51 	37 	56 	93 	129 	92 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        34        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        31        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    253897    252295    252758    252232    254762    256967    248948    260295    262703    255908    260847    259852    257351    258607    260981    253488 
dram[1]:    252786    253950    253341    253963    256383    256379    255664    260315    262771    261584    261442    262031    264419    256731    265058    261063 
dram[2]:    255678    252271    254978    253949    254762    254061    261054    250658    259373    262794    257598    260841    261297    258524    263884    255206 
dram[3]:    255068    253985    253231    253879    254122    252928    260937    257448    265756    262885    262241    254586    255663    256249    258608    257513 
dram[4]:    253999    255782    255544    254541    254706    248981    260397    258707    254818    262253    253375    260951    259124    256638    258095    256270 
dram[5]:    254003    253866    258436    259339    255015    253478    255323    251083    258780    259954    261511    257436    261396    258430    260412    260999 
dram[6]:    255704    255036    251568    260040    255219    254690    258582    258110    262059    254675    256279    262643    259544    254468    259836    254003 
dram[7]:    253870    253290    261109    257966    252999    255306    282991    251837    256461    258716    263112    265493    274448    273255    253880    252287 
dram[8]:    253381    253382    261222    258211    255959    255659    260404    280369    262679    257602    262019    261455    273799    276135    259563    260343 
dram[9]:    254979    254436    258910    255775    248385    255914    256553    257555    254536    252338    264581    260857    258954    258453    247585    252128 
dram[10]:    255563    255689    258407    261725    254120    255911    255279    260899    253588    264470    262519    261948    274989    272054    258736    260555 
average row accesses per activate:
dram[0]:  2.618596  2.633238  2.786561  2.732683  2.320256  2.456292  2.443149  2.531873  2.522796  2.513131  2.309346  2.330806  2.663337  2.655589  2.637500  2.670182 
dram[1]:  2.567568  2.659962  2.733530  2.810675  2.416508  2.489258  2.394460  2.464321  2.458661  2.486000  2.264840  2.361242  2.575728  2.607882  2.677885  2.683333 
dram[2]:  2.611586  2.757185  2.748047  2.751724  2.433078  2.529064  2.388469  2.523524  2.500000  2.549642  2.275362  2.363463  2.568116  2.591177  2.677983  2.807460 
dram[3]:  2.571695  2.692982  2.708333  2.723837  2.420358  2.484966  2.441406  2.556231  2.494059  2.436170  2.338664  2.324074  2.597073  2.621782  2.728070  2.689387 
dram[4]:  2.647225  2.640610  2.726041  2.724340  2.334862  2.439351  2.502473  2.587221  2.361923  2.492064  2.248869  2.325494  2.627976  2.579922  2.607245  2.708415 
dram[5]:  2.521540  2.608083  2.727185  2.717221  2.373840  2.385475  2.476802  2.557692  2.345609  2.422740  2.363463  2.371538  2.606541  2.674797  2.639535  2.574906 
dram[6]:  2.539243  2.592279  2.706511  2.721619  2.324449  2.358807  2.481737  2.565789  2.425656  2.463754  2.320298  2.424684  2.560194  2.552124  2.664723  2.686699 
dram[7]:  2.591378  2.559633  2.714565  2.751992  2.308943  2.398687  2.400381  2.505451  2.421206  2.565749  2.376561  2.392271  2.583984  2.654691  2.637931  2.609990 
dram[8]:  2.546875  2.649712  2.721248  2.707198  2.368762  2.389464  2.512413  2.566905  2.511512  2.585744  2.276654  2.307621  2.552253  2.715299  2.673171  2.756269 
dram[9]:  2.322500  2.659330  2.388793  2.726738  2.189050  2.378026  2.184961  2.474359  2.173010  2.522613  2.087690  2.287431  2.315972  2.583977  2.357450  2.665381 
dram[10]:  2.722060  2.640418  2.689689  2.739980  2.346544  2.347867  2.528190  2.595506  2.529648  2.625261  2.424510  2.371893  2.588178  2.658977  2.620000  2.666667 
average row locality = 462634/183075 = 2.527019
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1475      1473      1540      1521      1292      1306      1272      1300      1268      1266      1249      1237      1395      1366      1463      1505 
dram[1]:      1471      1493      1500      1511      1296      1298      1265      1279      1276      1264      1255      1285      1382      1376      1505      1457 
dram[2]:      1466      1498      1534      1513      1294      1316      1285      1279      1283      1269      1287      1259      1387      1372      1481      1505 
dram[3]:      1478      1479      1517      1533      1317      1311      1258      1281      1297      1297      1261      1285      1391      1377      1519      1482 
dram[4]:      1530      1486      1538      1509      1294      1303      1288      1309      1284      1290      1260      1247      1378      1377      1454      1487 
dram[5]:      1467      1491      1531      1499      1308      1311      1267      1285      1262      1272      1259      1258      1360      1362      1443      1469 
dram[6]:      1466      1469      1507      1479      1278      1280      1272      1293      1275      1260      1267      1270      1367      1374      1461      1446 
dram[7]:      1480      1505      1499      1485      1305      1306      1276      1286      1268      1296      1249      1251      1376      1390      1473      1436 
dram[8]:      1486      1476      1514      1505      1312      1289      1288      1271      1288      1282      1252      1258      1390      1408      1459      1467 
dram[9]:      1502      1494      1493      1506      1308      1303      1286      1268      1290      1289      1251      1250      1396      1405      1456      1484 
dram[10]:      1516      1498      1487      1525      1296      1281      1315      1300      1296      1294      1248      1256      1399      1379      1471      1496 
total reads: 241458
bank skew: 1540/1237 = 1.24
chip skew: 22083/21764 = 1.01
average mf latency per bank:
dram[0]:      10918     10954     13480     13542     14853     14735     14228     13963     11570     11632     11039     11089      8555      8718      8431      8235
dram[1]:      11026     10869     13723     13703     14881     14900     14126     13967     11512     11648     11128     11031      8769      8663      8225      8353
dram[2]:      10982     10787     13473     13483     14849     14810     13937     13832     11471     11546     10927     10998      8500      8442      8330      8283
dram[3]:      10770     10817     13893     13798     14709     14636     13996     13862     11608     11520     11014     10866      8455      8563      8130      8246
dram[4]:      10696     10846     13774     13848     14851     14797     13827     13695     11626     11373     10959     10949      8526      8494      9170      9109
dram[5]:      11030     10893     13633     13839     14835     14823     13956     13849     11585     11468     10935     10941      8492      8562      9239      9122
dram[6]:      11129     11159     13810     13957     15095     14938     13885     13833     11387     11598     10925     10845      8552      8382      9222      9259
dram[7]:      11238     11048     13885     13895     14801     14854     14019     13816     11609     11518     10881     10906      8433      8405      9117      9249
dram[8]:      11035     11152     13960     13862     14786     14962     13958     13973     11364     11403     10898     10840      8667      8562      9200      9153
dram[9]:      11663     11265     14322     13836     15333     14884     14302     13990     60959     11631     11379     10947      9112      8595      9710      9175
dram[10]:      11064     11058     13886     13614     15073     15158     13584     13710     11579     11425     11210     11098      8499      8503      9197      8698
maximum mf latency per bank:
dram[0]:     151046    151047    242884    242917    153664    153664    153656    153665    153656    153663    153669    153670    153673    153676    151040    151060
dram[1]:     151053    151052    243761    243786    153667    153666    153660    153676    153660    153657    153667    153671    153667    153671    151041    151051
dram[2]:     151035    151046    243732    243782    153663    153666    153661    153664    153659    153659    153673    153675    153669    153677    151049    151047
dram[3]:     151034    151047    243744    243773    153667    153663    153657    153669    153647    153669    153670    153668    153664    153666    151047    151049
dram[4]:     151049    151051    243748    243789    153667    153665    153657    153657    153651    153666    153658    153675    153680    153670    151056    151049
dram[5]:     151049    151049    243597    243446    153655    153681    153654    153662    153647    153646    153673    153663    153669    153677    151042    151050
dram[6]:     151049    151051    243500    243527    153662    153674    153663    153671    153651    153652    153665    153668    153668    153670    151050    151059
dram[7]:     151049    151052    243507    243683    153670    153673    153659    153662    153670    153680    153668    153666    153668    153668    151045    151064
dram[8]:     151049    151058    243486    243510    153678    153662    153680    153659    153654    153653    153668    153666    153684    153670    151046    151045
dram[9]:     151044    151054    242952    242937    153664    153669    153660    153668    153654    153658    153676    153665    153671    153671    151046    151046
dram[10]:     151049    151047    242954    242904    153658    153663    153658    153662    153663    153657    153679    153670    153670    153669    151049    151053
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8500042 n_act=16488 n_pre=16472 n_req=42033 n_rd=80420 n_write=73408 bw_util=0.03542
n_activity=518327 dram_eff=0.5936
bk0: 5140a 8599249i bk1: 5136a 8594337i bk2: 5120a 8597060i bk3: 5120a 8592455i bk4: 5004a 8596334i bk5: 5004a 8594144i bk6: 4968a 8602999i bk7: 4968a 8599625i bk8: 4888a 8602198i bk9: 4888a 8598162i bk10: 4888a 8598631i bk11: 4888a 8595478i bk12: 5084a 8595191i bk13: 5084a 8594350i bk14: 5120a 8593991i bk15: 5120a 8590113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.494288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8499893 n_act=16554 n_pre=16538 n_req=42023 n_rd=80440 n_write=73405 bw_util=0.03542
n_activity=519167 dram_eff=0.5927
bk0: 5136a 8598270i bk1: 5136a 8595104i bk2: 5120a 8597298i bk3: 5120a 8594077i bk4: 5004a 8598078i bk5: 5004a 8594659i bk6: 4968a 8601664i bk7: 4968a 8600046i bk8: 4888a 8601710i bk9: 4888a 8599274i bk10: 4900a 8597855i bk11: 4900a 8596765i bk12: 5084a 8594828i bk13: 5084a 8594315i bk14: 5120a 8594875i bk15: 5120a 8592651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.498829
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8500084 n_act=16431 n_pre=16415 n_req=42138 n_rd=80440 n_write=73460 bw_util=0.03543
n_activity=519696 dram_eff=0.5923
bk0: 5136a 8597579i bk1: 5136a 8596015i bk2: 5120a 8595578i bk3: 5120a 8591920i bk4: 5004a 8596972i bk5: 5004a 8594442i bk6: 4968a 8602691i bk7: 4968a 8600729i bk8: 4888a 8603003i bk9: 4888a 8599370i bk10: 4900a 8598643i bk11: 4900a 8596721i bk12: 5084a 8595767i bk13: 5084a 8595787i bk14: 5120a 8594009i bk15: 5120a 8590619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.498383
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8499856 n_act=16542 n_pre=16526 n_req=42189 n_rd=80424 n_write=73482 bw_util=0.03543
n_activity=519157 dram_eff=0.5929
bk0: 5136a 8598119i bk1: 5136a 8595220i bk2: 5112a 8595653i bk3: 5112a 8592289i bk4: 5004a 8598110i bk5: 5004a 8595293i bk6: 4968a 8604649i bk7: 4968a 8600875i bk8: 4888a 8601834i bk9: 4888a 8598778i bk10: 4900a 8600364i bk11: 4900a 8596479i bk12: 5084a 8597913i bk13: 5084a 8592946i bk14: 5120a 8593938i bk15: 5120a 8590777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.498115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8499676 n_act=16644 n_pre=16628 n_req=42141 n_rd=80428 n_write=73454 bw_util=0.03543
n_activity=521703 dram_eff=0.5899
bk0: 5136a 8597404i bk1: 5136a 8595606i bk2: 5112a 8596785i bk3: 5112a 8595385i bk4: 5004a 8597940i bk5: 5004a 8596985i bk6: 4968a 8603152i bk7: 4968a 8601619i bk8: 4888a 8600915i bk9: 4888a 8601587i bk10: 4900a 8599688i bk11: 4900a 8597200i bk12: 5084a 8599305i bk13: 5080a 8595618i bk14: 5124a 8593516i bk15: 5124a 8590512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495266
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8499809 n_act=16639 n_pre=16623 n_req=41949 n_rd=80420 n_write=73339 bw_util=0.0354
n_activity=523374 dram_eff=0.5876
bk0: 5136a 8596693i bk1: 5136a 8595909i bk2: 5112a 8595638i bk3: 5112a 8591733i bk4: 5004a 8596359i bk5: 5004a 8595692i bk6: 4968a 8603140i bk7: 4968a 8602981i bk8: 4888a 8602121i bk9: 4884a 8598025i bk10: 4900a 8601245i bk11: 4900a 8597615i bk12: 5080a 8600026i bk13: 5080a 8596985i bk14: 5124a 8592717i bk15: 5124a 8588470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495899
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8499924 n_act=16598 n_pre=16582 n_req=41868 n_rd=80416 n_write=73310 bw_util=0.03539
n_activity=519749 dram_eff=0.5915
bk0: 5136a 8599076i bk1: 5136a 8595004i bk2: 5112a 8598204i bk3: 5112a 8594988i bk4: 5004a 8596744i bk5: 5004a 8592454i bk6: 4968a 8602570i bk7: 4968a 8601432i bk8: 4884a 8602660i bk9: 4884a 8596959i bk10: 4900a 8597824i bk11: 4900a 8596818i bk12: 5080a 8598072i bk13: 5080a 8595542i bk14: 5124a 8593644i bk15: 5124a 8589974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.496139
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8499827 n_act=16611 n_pre=16595 n_req=41987 n_rd=80424 n_write=73373 bw_util=0.03541
n_activity=518471 dram_eff=0.5933
bk0: 5140a 8598028i bk1: 5140a 8594274i bk2: 5112a 8597176i bk3: 5112a 8594021i bk4: 5004a 8596929i bk5: 5004a 8595690i bk6: 4968a 8603475i bk7: 4968a 8600450i bk8: 4884a 8601677i bk9: 4884a 8599493i bk10: 4900a 8599611i bk11: 4900a 8595641i bk12: 5080a 8599126i bk13: 5080a 8596059i bk14: 5124a 8592173i bk15: 5124a 8590775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.494094
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8499982 n_act=16498 n_pre=16482 n_req=42055 n_rd=80440 n_write=73428 bw_util=0.03543
n_activity=520359 dram_eff=0.5914
bk0: 5140a 8598431i bk1: 5140a 8595391i bk2: 5112a 8596865i bk3: 5112a 8594298i bk4: 5004a 8599521i bk5: 5004a 8594150i bk6: 4968a 8603198i bk7: 4968a 8601782i bk8: 4884a 8601910i bk9: 4884a 8599976i bk10: 4900a 8596657i bk11: 4900a 8594248i bk12: 5088a 8597088i bk13: 5088a 8594521i bk14: 5124a 8594224i bk15: 5124a 8593364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.493016
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8497689 n_act=17645 n_pre=17629 n_req=42090 n_rd=80436 n_write=73431 bw_util=0.03543
n_activity=665065 dram_eff=0.4627
bk0: 5140a 8602239i bk1: 5140a 8602370i bk2: 5112a 8601545i bk3: 5112a 8600135i bk4: 5004a 8601557i bk5: 5004a 8602405i bk6: 4968a 8609590i bk7: 4964a 8607550i bk8: 4888a 8606247i bk9: 4884a 8605628i bk10: 4900a 8602348i bk11: 4900a 8600670i bk12: 5088a 8602143i bk13: 5088a 8600635i bk14: 5124a 8601130i bk15: 5120a 8599185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453411
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8686830 n_nop=8500083 n_act=16426 n_pre=16410 n_req=42161 n_rd=80416 n_write=73495 bw_util=0.03544
n_activity=517519 dram_eff=0.5948
bk0: 5140a 8598970i bk1: 5140a 8593348i bk2: 5112a 8596446i bk3: 5112a 8593576i bk4: 5000a 8596846i bk5: 5000a 8592269i bk6: 4964a 8601062i bk7: 4964a 8599853i bk8: 4884a 8603287i bk9: 4884a 8601113i bk10: 4900a 8597464i bk11: 4900a 8594108i bk12: 5088a 8595044i bk13: 5088a 8592140i bk14: 5120a 8595281i bk15: 5120a 8591563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.499874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9754, Reservation_fails = 17
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9734, Reservation_fails = 9
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9809, Reservation_fails = 18
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9759, Reservation_fails = 12
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9833, Reservation_fails = 9
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9867, Reservation_fails = 18
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9840, Reservation_fails = 15
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9846, Reservation_fails = 12
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 9937, Reservation_fails = 9
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9868, Reservation_fails = 9
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9667, Reservation_fails = 12
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9842, Reservation_fails = 14
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9763, Reservation_fails = 12
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9634, Reservation_fails = 12
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9781, Reservation_fails = 7
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9768, Reservation_fails = 12
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9828, Reservation_fails = 14
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9647, Reservation_fails = 14
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 9448, Reservation_fails = 14
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9710, Reservation_fails = 16
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9779, Reservation_fails = 10
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9788, Reservation_fails = 14
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 214902
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 481055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 230.388
	minimum = 6
	maximum = 5463
Network latency average = 129.711
	minimum = 6
	maximum = 3027
Slowest packet = 795367
Flit latency average = 79.0942
	minimum = 6
	maximum = 3027
Slowest flit = 1672643
Fragmentation average = 0.0863782
	minimum = 0
	maximum = 963
Injected packet rate average = 0.00563574
	minimum = 0.00494473 (at node 17)
	maximum = 0.0254474 (at node 46)
Accepted packet rate average = 0.00563574
	minimum = 0.00494473 (at node 17)
	maximum = 0.0254474 (at node 46)
Injected flit rate average = 0.0132669
	minimum = 0.00880365 (at node 17)
	maximum = 0.113978 (at node 46)
Accepted flit rate average= 0.0132669
	minimum = 0.0104812 (at node 28)
	maximum = 0.0304336 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 123.038 (2 samples)
	minimum = 6 (2 samples)
	maximum = 3002.5 (2 samples)
Network latency average = 71.1089 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Flit latency average = 45.6106 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Fragmentation average = 0.0434369 (2 samples)
	minimum = 0 (2 samples)
	maximum = 562.5 (2 samples)
Injected packet rate average = 0.00567085 (2 samples)
	minimum = 0.00497032 (2 samples)
	maximum = 0.0159682 (2 samples)
Accepted packet rate average = 0.00567085 (2 samples)
	minimum = 0.00497032 (2 samples)
	maximum = 0.0159682 (2 samples)
Injected flit rate average = 0.0126346 (2 samples)
	minimum = 0.0095675 (2 samples)
	maximum = 0.063927 (2 samples)
Accepted flit rate average = 0.0126346 (2 samples)
	minimum = 0.0105857 (2 samples)
	maximum = 0.0219365 (2 samples)
Injected packet size average = 2.22799 (2 samples)
Accepted packet size average = 2.22799 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 19 sec (7399 sec)
gpgpu_simulation_rate = 45698 (inst/sec)
gpgpu_simulation_rate = 851 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 46787 Tlb_hit: 34235 Tlb_miss: 12552 Tlb_hit_rate: 0.731720
Shader1: Tlb_access: 47130 Tlb_hit: 34650 Tlb_miss: 12480 Tlb_hit_rate: 0.735201
Shader2: Tlb_access: 46857 Tlb_hit: 34483 Tlb_miss: 12374 Tlb_hit_rate: 0.735920
Shader3: Tlb_access: 47192 Tlb_hit: 34827 Tlb_miss: 12365 Tlb_hit_rate: 0.737985
Shader4: Tlb_access: 47284 Tlb_hit: 34813 Tlb_miss: 12471 Tlb_hit_rate: 0.736253
Shader5: Tlb_access: 47549 Tlb_hit: 34819 Tlb_miss: 12730 Tlb_hit_rate: 0.732276
Shader6: Tlb_access: 47460 Tlb_hit: 34933 Tlb_miss: 12527 Tlb_hit_rate: 0.736051
Shader7: Tlb_access: 47793 Tlb_hit: 35283 Tlb_miss: 12510 Tlb_hit_rate: 0.738246
Shader8: Tlb_access: 46727 Tlb_hit: 34349 Tlb_miss: 12378 Tlb_hit_rate: 0.735100
Shader9: Tlb_access: 47594 Tlb_hit: 35075 Tlb_miss: 12519 Tlb_hit_rate: 0.736963
Shader10: Tlb_access: 47154 Tlb_hit: 34644 Tlb_miss: 12510 Tlb_hit_rate: 0.734699
Shader11: Tlb_access: 47239 Tlb_hit: 34820 Tlb_miss: 12419 Tlb_hit_rate: 0.737103
Shader12: Tlb_access: 47452 Tlb_hit: 34750 Tlb_miss: 12702 Tlb_hit_rate: 0.732319
Shader13: Tlb_access: 47472 Tlb_hit: 34948 Tlb_miss: 12524 Tlb_hit_rate: 0.736181
Shader14: Tlb_access: 47323 Tlb_hit: 34626 Tlb_miss: 12697 Tlb_hit_rate: 0.731695
Shader15: Tlb_access: 46912 Tlb_hit: 34246 Tlb_miss: 12666 Tlb_hit_rate: 0.730005
Shader16: Tlb_access: 47684 Tlb_hit: 35075 Tlb_miss: 12609 Tlb_hit_rate: 0.735572
Shader17: Tlb_access: 46752 Tlb_hit: 34237 Tlb_miss: 12515 Tlb_hit_rate: 0.732311
Shader18: Tlb_access: 46798 Tlb_hit: 34261 Tlb_miss: 12537 Tlb_hit_rate: 0.732104
Shader19: Tlb_access: 46991 Tlb_hit: 34398 Tlb_miss: 12593 Tlb_hit_rate: 0.732013
Shader20: Tlb_access: 47213 Tlb_hit: 34829 Tlb_miss: 12384 Tlb_hit_rate: 0.737699
Shader21: Tlb_access: 47292 Tlb_hit: 34835 Tlb_miss: 12457 Tlb_hit_rate: 0.736594
Shader22: Tlb_access: 47464 Tlb_hit: 34884 Tlb_miss: 12580 Tlb_hit_rate: 0.734957
Shader23: Tlb_access: 47725 Tlb_hit: 35087 Tlb_miss: 12638 Tlb_hit_rate: 0.735191
Shader24: Tlb_access: 46990 Tlb_hit: 34386 Tlb_miss: 12604 Tlb_hit_rate: 0.731773
Shader25: Tlb_access: 47097 Tlb_hit: 34589 Tlb_miss: 12508 Tlb_hit_rate: 0.734420
Shader26: Tlb_access: 47707 Tlb_hit: 35064 Tlb_miss: 12643 Tlb_hit_rate: 0.734986
Shader27: Tlb_access: 47214 Tlb_hit: 34542 Tlb_miss: 12672 Tlb_hit_rate: 0.731605
Tlb_tot_access: 1322852 Tlb_tot_hit: 971688, Tlb_tot_miss: 351164, Tlb_tot_hit_rate: 0.734540
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1309 Tlb_invalidate: 1180 Tlb_evict: 0 Tlb_page_evict: 1180
Shader1: Tlb_validate: 1311 Tlb_invalidate: 1182 Tlb_evict: 0 Tlb_page_evict: 1182
Shader2: Tlb_validate: 1318 Tlb_invalidate: 1189 Tlb_evict: 0 Tlb_page_evict: 1189
Shader3: Tlb_validate: 1342 Tlb_invalidate: 1213 Tlb_evict: 0 Tlb_page_evict: 1213
Shader4: Tlb_validate: 1331 Tlb_invalidate: 1202 Tlb_evict: 0 Tlb_page_evict: 1202
Shader5: Tlb_validate: 1343 Tlb_invalidate: 1214 Tlb_evict: 0 Tlb_page_evict: 1214
Shader6: Tlb_validate: 1362 Tlb_invalidate: 1233 Tlb_evict: 0 Tlb_page_evict: 1233
Shader7: Tlb_validate: 1332 Tlb_invalidate: 1203 Tlb_evict: 0 Tlb_page_evict: 1203
Shader8: Tlb_validate: 1306 Tlb_invalidate: 1177 Tlb_evict: 0 Tlb_page_evict: 1177
Shader9: Tlb_validate: 1351 Tlb_invalidate: 1222 Tlb_evict: 0 Tlb_page_evict: 1222
Shader10: Tlb_validate: 1341 Tlb_invalidate: 1212 Tlb_evict: 0 Tlb_page_evict: 1212
Shader11: Tlb_validate: 1327 Tlb_invalidate: 1198 Tlb_evict: 0 Tlb_page_evict: 1198
Shader12: Tlb_validate: 1340 Tlb_invalidate: 1211 Tlb_evict: 0 Tlb_page_evict: 1211
Shader13: Tlb_validate: 1331 Tlb_invalidate: 1202 Tlb_evict: 0 Tlb_page_evict: 1202
Shader14: Tlb_validate: 1351 Tlb_invalidate: 1222 Tlb_evict: 0 Tlb_page_evict: 1222
Shader15: Tlb_validate: 1315 Tlb_invalidate: 1186 Tlb_evict: 0 Tlb_page_evict: 1186
Shader16: Tlb_validate: 1341 Tlb_invalidate: 1212 Tlb_evict: 0 Tlb_page_evict: 1212
Shader17: Tlb_validate: 1317 Tlb_invalidate: 1188 Tlb_evict: 0 Tlb_page_evict: 1188
Shader18: Tlb_validate: 1343 Tlb_invalidate: 1214 Tlb_evict: 0 Tlb_page_evict: 1214
Shader19: Tlb_validate: 1314 Tlb_invalidate: 1185 Tlb_evict: 0 Tlb_page_evict: 1185
Shader20: Tlb_validate: 1309 Tlb_invalidate: 1180 Tlb_evict: 0 Tlb_page_evict: 1180
Shader21: Tlb_validate: 1326 Tlb_invalidate: 1197 Tlb_evict: 0 Tlb_page_evict: 1197
Shader22: Tlb_validate: 1336 Tlb_invalidate: 1207 Tlb_evict: 0 Tlb_page_evict: 1207
Shader23: Tlb_validate: 1302 Tlb_invalidate: 1173 Tlb_evict: 0 Tlb_page_evict: 1173
Shader24: Tlb_validate: 1316 Tlb_invalidate: 1187 Tlb_evict: 0 Tlb_page_evict: 1187
Shader25: Tlb_validate: 1347 Tlb_invalidate: 1218 Tlb_evict: 0 Tlb_page_evict: 1218
Shader26: Tlb_validate: 1346 Tlb_invalidate: 1217 Tlb_evict: 0 Tlb_page_evict: 1217
Shader27: Tlb_validate: 1314 Tlb_invalidate: 1185 Tlb_evict: 0 Tlb_page_evict: 1185
Tlb_tot_valiate: 37221 Tlb_invalidate: 33609, Tlb_tot_evict: 0, Tlb_tot_evict page: 33609
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:12552 Page_hit: 9015 Page_miss: 3537 Page_hit_rate: 0.718212
Shader1: Page_table_access:12480 Page_hit: 8900 Page_miss: 3580 Page_hit_rate: 0.713141
Shader2: Page_table_access:12374 Page_hit: 8670 Page_miss: 3704 Page_hit_rate: 0.700663
Shader3: Page_table_access:12365 Page_hit: 8765 Page_miss: 3600 Page_hit_rate: 0.708856
Shader4: Page_table_access:12471 Page_hit: 8865 Page_miss: 3606 Page_hit_rate: 0.710849
Shader5: Page_table_access:12730 Page_hit: 8952 Page_miss: 3778 Page_hit_rate: 0.703221
Shader6: Page_table_access:12527 Page_hit: 8715 Page_miss: 3812 Page_hit_rate: 0.695697
Shader7: Page_table_access:12510 Page_hit: 8708 Page_miss: 3802 Page_hit_rate: 0.696083
Shader8: Page_table_access:12378 Page_hit: 8530 Page_miss: 3848 Page_hit_rate: 0.689126
Shader9: Page_table_access:12519 Page_hit: 8718 Page_miss: 3801 Page_hit_rate: 0.696382
Shader10: Page_table_access:12510 Page_hit: 8624 Page_miss: 3886 Page_hit_rate: 0.689368
Shader11: Page_table_access:12419 Page_hit: 8562 Page_miss: 3857 Page_hit_rate: 0.689427
Shader12: Page_table_access:12702 Page_hit: 8745 Page_miss: 3957 Page_hit_rate: 0.688474
Shader13: Page_table_access:12524 Page_hit: 8769 Page_miss: 3755 Page_hit_rate: 0.700176
Shader14: Page_table_access:12697 Page_hit: 8779 Page_miss: 3918 Page_hit_rate: 0.691423
Shader15: Page_table_access:12666 Page_hit: 8682 Page_miss: 3984 Page_hit_rate: 0.685457
Shader16: Page_table_access:12609 Page_hit: 9008 Page_miss: 3601 Page_hit_rate: 0.714410
Shader17: Page_table_access:12515 Page_hit: 8514 Page_miss: 4001 Page_hit_rate: 0.680304
Shader18: Page_table_access:12537 Page_hit: 8611 Page_miss: 3926 Page_hit_rate: 0.686847
Shader19: Page_table_access:12593 Page_hit: 8599 Page_miss: 3994 Page_hit_rate: 0.682840
Shader20: Page_table_access:12384 Page_hit: 8553 Page_miss: 3831 Page_hit_rate: 0.690649
Shader21: Page_table_access:12457 Page_hit: 8733 Page_miss: 3724 Page_hit_rate: 0.701052
Shader22: Page_table_access:12580 Page_hit: 8746 Page_miss: 3834 Page_hit_rate: 0.695231
Shader23: Page_table_access:12638 Page_hit: 8900 Page_miss: 3738 Page_hit_rate: 0.704225
Shader24: Page_table_access:12604 Page_hit: 8803 Page_miss: 3801 Page_hit_rate: 0.698429
Shader25: Page_table_access:12508 Page_hit: 8656 Page_miss: 3852 Page_hit_rate: 0.692037
Shader26: Page_table_access:12643 Page_hit: 8782 Page_miss: 3861 Page_hit_rate: 0.694614
Shader27: Page_table_access:12672 Page_hit: 8789 Page_miss: 3883 Page_hit_rate: 0.693576
Page_table_tot_access: 351164 Page_tot_hit: 244693, Page_tot_miss 106471, Page_tot_hit_rate: 0.696805 Page_tot_fault: 347 Page_tot_pending: 106124
Total_memory_access_page_fault: 347, Average_latency: 5103300.500000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 288 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.622398
[0-25]: 0.197925, [26-50]: 0.027063, [51-75]: 0.775012, [76-100]: 0.000000
Pcie_write_utilization: 0.648690
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:   222150----T:  1615289 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(940.674561)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c00f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284267----T:   287697 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   287697----T:   317009 	 St: c0114000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   320879----T:   323484 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323484----T:   384320 	 St: c0151000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393154----T:   395759 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395759----T:   516848 	 St: c01d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   516848----T:   519453 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519453----T:   527693 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527693----T:   530298 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530298----T:   538538 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   554827----T:   557432 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   557432----T:   565672 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   566190----T:   568795 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568795----T:   584490 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   584490----T:   587920 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   587920----T:   594785 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   594785----T:   598597 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   598597----T:   601397 	 St: c02f5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   601397----T:   614285 	 St: c02f7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:   614285----T:   616890 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616890----T:   632585 	 St: c1aa1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   633349----T:   636149 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   636149----T:   666402 	 St: c0312000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   670363----T:   672968 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672968----T:   733804 	 St: c0351000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   742508----T:   745308 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   745308----T:   865926 	 St: c03d2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:   884627----T:   887232 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887232----T:   895472 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   895472----T:   898902 	 St: c04e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   898902----T:   905767 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   906450----T:   909055 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909055----T:   939778 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   939778----T:   942383 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942383----T:   945183 	 St: c04f1000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   945183----T:   959941 	 St: c04f3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   959941----T:   964160 	 St: c0510000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   964160----T:   966765 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966765----T:   994667 	 St: c0517000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   994667----T:   997272 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997272----T:  1027995 	 St: c1ac1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1029212----T:  1032642 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1032642----T:  1092066 	 St: c0554000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  1100343----T:  1102948 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102948----T:  1224037 	 St: c05d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1242778----T:  1245383 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245383----T:  1253623 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1253623----T:  1256228 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256228----T:  1264468 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1265407----T:  1268012 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268012----T:  1271098 	 St: c06f1000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1271098----T:  1285388 	 St: c06f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  1285388----T:  1288474 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1288474----T:  1318257 	 St: c0713000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  1321784----T:  1324389 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1324389----T:  1385225 	 St: c0751000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1393909----T:  1396514 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396514----T:  1517603 	 St: c07d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1536365----T:  1538970 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538970----T:  1547210 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1547210----T:  1549815 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549815----T:  1558055 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1558954----T:  1561559 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561559----T:  1577254 	 St: c08f1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1577254----T:  1581066 	 St: c0910000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1581066----T:  1609908 	 St: c0915000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  1615289----T:  1617894 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1615289----T:  1623529 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1626134----T:  1628739 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1626134----T:  1634374 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1636979----T:  1639584 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1636979----T:  1652674 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1655279----T:  1657884 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1655279----T:  1686002 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1688607----T:  1691212 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1688607----T:  1749443 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1752048----T:  1754653 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1752048----T:  1873137 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1875742----T:  1878347 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1875742----T:  1883982 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1886587----T:  1889192 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1886587----T:  1894827 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1897432----T:  1900037 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1897432----T:  1913127 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1915732----T:  1918337 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1915732----T:  1946455 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1949060----T:  1951665 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1949060----T:  2009896 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2012501----T:  2015106 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2012501----T:  2133590 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2136195----T:  2138800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2136195----T:  2144435 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2147040----T:  2149645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2147040----T:  2155280 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2157885----T:  2160490 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2157885----T:  2173580 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2176185----T:  2178790 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2176185----T:  2206908 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2209513----T:  2212118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2209513----T:  2270349 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2272954----T:  2275559 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2272954----T:  2394043 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2396648----T:  2399253 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2396648----T:  2404888 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2407493----T:  2410098 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2407493----T:  2415733 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2418338----T:  2420943 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2418338----T:  2434033 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2436638----T:  2439243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2436638----T:  2467361 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2469966----T:  2472571 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2469966----T:  2530802 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2533407----T:  2536012 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2533407----T:  2654496 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2657101----T:  2659706 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2657101----T:  2665341 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2667946----T:  2670551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2667946----T:  2676186 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2678791----T:  2681396 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2678791----T:  2694486 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2697091----T:  2699696 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2697091----T:  2727814 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2730419----T:  2733024 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2730419----T:  2791255 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3016010----T:  6301125 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2218.173584)
F:  3016783----T:  3019388 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019388----T:  3027628 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3027933----T:  3030733 	 St: c11e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3030733----T:  3038513 	 St: c11e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3038513----T:  3041118 	 St: c11f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041118----T:  3049358 	 St: c11f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3049358----T:  3054432 	 St: c1200000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3054432----T:  3066853 	 St: c1208000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  3066853----T:  3069458 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069458----T:  3077698 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3077698----T:  3080303 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080303----T:  3088543 	 St: c0961000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3088543----T:  3091148 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3091148----T:  3106843 	 St: c0971000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3111572----T:  3117984 	 St: c1220000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3117984----T:  3144006 	 St: c122b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3144006----T:  3146611 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3146611----T:  3177334 	 St: c0991000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3189968----T:  3193054 	 St: c1260000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3193054----T:  3252949 	 St: c1263000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3252949----T:  3255554 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255554----T:  3316390 	 St: c09d1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  3350428----T:  3353033 	 St: c12e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353033----T:  3474122 	 St: c12e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3474122----T:  3476727 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3476727----T:  3597816 	 St: c0a51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3677458----T:  3680544 	 St: c13e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3680544----T:  3687866 	 St: c13e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3687866----T:  3690666 	 St: c0b50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3690666----T:  3698446 	 St: c0b52000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3700673----T:  3705747 	 St: c13f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3705747----T:  3710821 	 St: c13f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3710821----T:  3714251 	 St: c1400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3714251----T:  3728541 	 St: c1404000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3728541----T:  3731341 	 St: c0b60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3731341----T:  3735560 	 St: c0b62000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3735560----T:  3740634 	 St: c0b68000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3740634----T:  3743434 	 St: c0b70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3743434----T:  3758660 	 St: c0b72000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  3762239----T:  3767313 	 St: c1420000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3767313----T:  3794745 	 St: c1428000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  3794745----T:  3797350 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797350----T:  3828073 	 St: c0b91000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3840830----T:  3843916 	 St: c1460000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3843916----T:  3903811 	 St: c1463000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3903811----T:  3906897 	 St: c0bd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3906897----T:  3966792 	 St: c0bd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4000456----T:  4003061 	 St: c14e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003061----T:  4124150 	 St: c14e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4124150----T:  4126755 	 St: c0c50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126755----T:  4247844 	 St: c0c51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4327426----T:  4330031 	 St: c15e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330031----T:  4338271 	 St: c15e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4338271----T:  4340876 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340876----T:  4349116 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4351287----T:  4353892 	 St: c15f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353892----T:  4362132 	 St: c15f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4362132----T:  4365218 	 St: c1600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4365218----T:  4379976 	 St: c1603000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4379976----T:  4382581 	 St: c0d60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382581----T:  4390821 	 St: c0d61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4390821----T:  4393621 	 St: c0d70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4393621----T:  4396226 	 St: c0d72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396226----T:  4410984 	 St: c0d73000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4414553----T:  4426041 	 St: c1620000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  4426041----T:  4446895 	 St: c1636000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  4446895----T:  4449981 	 St: c0d90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4449981----T:  4479764 	 St: c0d93000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  4492529----T:  4496341 	 St: c1660000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4496341----T:  4555294 	 St: c1665000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  4555294----T:  4558380 	 St: c0dd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4558380----T:  4618275 	 St: c0dd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4652506----T:  4655306 	 St: c16e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4655306----T:  4775924 	 St: c16e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4775924----T:  4778724 	 St: c0e50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4778724----T:  4899342 	 St: c0e52000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4979046----T:  4981651 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981651----T:  4989891 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4989891----T:  4992496 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992496----T:  5000736 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5003530----T:  5008171 	 St: c17f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5008171----T:  5013686 	 St: c17f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5013686----T:  5016291 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016291----T:  5031986 	 St: c1801000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5031986----T:  5035798 	 St: c0f60000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5035798----T:  5042210 	 St: c0f65000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5042210----T:  5044815 	 St: c0f70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044815----T:  5060510 	 St: c0f71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5064067----T:  5067879 	 St: c1820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5067879----T:  5096721 	 St: c1825000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5096721----T:  5100533 	 St: c0f90000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5100533----T:  5129375 	 St: c0f95000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5137704----T:  5140309 	 St: c1860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140309----T:  5201145 	 St: c1861000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5201145----T:  5203750 	 St: c0fd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203750----T:  5264586 	 St: c0fd1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5303095----T:  5305895 	 St: c18e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5305895----T:  5426513 	 St: c18e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  5306518----T:  5315220 	 St: c0950000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5315221----T:  5323923 	 St: c0960000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5426513----T:  5429118 	 St: c1050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5429118----T:  5550207 	 St: c1051000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5629336----T:  5631941 	 St: c19e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5631941----T:  5634546 	 St: c19e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632821----T:  5641523 	 St: c0970000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5634546----T:  5637151 	 St: c19e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637151----T:  5639756 	 St: c19e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5639756----T:  5642361 	 St: c19e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5642361----T:  5644966 	 St: c19e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5644966----T:  5647571 	 St: c19e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5647571----T:  5650176 	 St: c19e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650176----T:  5652781 	 St: c1150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5652781----T:  5655386 	 St: c1151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5655386----T:  5657991 	 St: c1153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5657991----T:  5660596 	 St: c1152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660596----T:  5663201 	 St: c1155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663201----T:  5665806 	 St: c1154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5665806----T:  5668411 	 St: c1156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5668411----T:  5671016 	 St: c1157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5672650----T:  5675255 	 St: c19f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5675155----T:  5683857 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5675255----T:  5677860 	 St: c19fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5677860----T:  5680465 	 St: c19fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5680465----T:  5683070 	 St: c19ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5683070----T:  5685675 	 St: c19f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5683857----T:  5692559 	 St: c0990000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5685675----T:  5688280 	 St: c19ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5688280----T:  5690885 	 St: c19f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5690885----T:  5693490 	 St: c19e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692559----T:  5701261 	 St: c09a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5693490----T:  5696095 	 St: c19ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5696095----T:  5698700 	 St: c19e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5698700----T:  5701305 	 St: c19ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5701262----T:  5709964 	 St: c09b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5701305----T:  5703910 	 St: c19eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5703910----T:  5706515 	 St: c19ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5706515----T:  5709120 	 St: c19f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5709120----T:  5711725 	 St: c19f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5709965----T:  5718667 	 St: c09c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5711725----T:  5714330 	 St: c1a05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5714330----T:  5716935 	 St: c19f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5716935----T:  5719540 	 St: c19f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5719540----T:  5722145 	 St: c19f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5722145----T:  5724750 	 St: c19f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724750----T:  5727355 	 St: c19f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5727355----T:  5729960 	 St: c19ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5729960----T:  5732565 	 St: c19fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5732565----T:  5735170 	 St: c19fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5735170----T:  5737775 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737775----T:  5740380 	 St: c1a04000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5740380----T:  5742985 	 St: c19fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5742985----T:  5745590 	 St: c1a01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745590----T:  5748195 	 St: c1a02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5748195----T:  5750800 	 St: c1a03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750800----T:  5753405 	 St: c1a1b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5751201----T:  5759903 	 St: c09d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5753405----T:  5756010 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5756010----T:  5758615 	 St: c1a09000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5758615----T:  5761220 	 St: c1a0c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5761220----T:  5763825 	 St: c1a1a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763825----T:  5766430 	 St: c1a14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5766430----T:  5769035 	 St: c1a13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5769035----T:  5771640 	 St: c1a0d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5771640----T:  5774245 	 St: c1a0a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5774245----T:  5776850 	 St: c1a06000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776850----T:  5779455 	 St: c1a0b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5779455----T:  5782060 	 St: c1a0e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5782060----T:  5784665 	 St: c1a07000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5784665----T:  5787270 	 St: c1a08000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5787270----T:  5789875 	 St: c1a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5789875----T:  5792480 	 St: c1a11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5792480----T:  5795085 	 St: c1a12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5792882----T:  5801584 	 St: c09e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5795085----T:  5797690 	 St: c1a19000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5797690----T:  5800295 	 St: c1a16000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5800295----T:  5802900 	 St: c1a1d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5802900----T:  5805505 	 St: c1a15000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5805505----T:  5808110 	 St: c1a1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5808110----T:  5810715 	 St: c1a17000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810715----T:  5813320 	 St: c1a1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5813320----T:  5815925 	 St: c1a18000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5815925----T:  5818530 	 St: c1a22000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5818530----T:  5821135 	 St: c1a1c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5821135----T:  5823740 	 St: c1a21000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5823740----T:  5826345 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5826345----T:  5828950 	 St: c1167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5828950----T:  5831555 	 St: c116e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5831555----T:  5834160 	 St: c116d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5834160----T:  5836765 	 St: c115e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5836765----T:  5839370 	 St: c1165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5839370----T:  5841975 	 St: c115f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5841975----T:  5844580 	 St: c1166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5844580----T:  5847185 	 St: c1158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5847185----T:  5849790 	 St: c115d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5849790----T:  5852395 	 St: c1159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5852395----T:  5855000 	 St: c115a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855000----T:  5857605 	 St: c115b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5857605----T:  5860210 	 St: c115c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5860210----T:  5862815 	 St: c1164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5862815----T:  5865420 	 St: c1160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5865420----T:  5868025 	 St: c1175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868025----T:  5870630 	 St: c1161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5870630----T:  5873235 	 St: c1162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5873235----T:  5875840 	 St: c1163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5875840----T:  5878445 	 St: c1168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5878445----T:  5881050 	 St: c1169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5881050----T:  5883655 	 St: c116f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5883655----T:  5886260 	 St: c116a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5886260----T:  5888865 	 St: c116c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5888865----T:  5891470 	 St: c1170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5891470----T:  5894075 	 St: c1174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5894075----T:  5896680 	 St: c116b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5896680----T:  5899285 	 St: c1171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5899285----T:  5901890 	 St: c1172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5901890----T:  5904495 	 St: c1173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5904495----T:  5907100 	 St: c118b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5907100----T:  5909705 	 St: c1180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5909705----T:  5912310 	 St: c1179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5912310----T:  5914915 	 St: c117c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5914915----T:  5917520 	 St: c118a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5917520----T:  5920125 	 St: c1184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5920125----T:  5922730 	 St: c1183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5922730----T:  5925335 	 St: c117d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5925335----T:  5927940 	 St: c117a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5927940----T:  5930545 	 St: c1176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5930545----T:  5933150 	 St: c117b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5933150----T:  5935755 	 St: c117e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5935755----T:  5938360 	 St: c1177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5938360----T:  5940965 	 St: c1178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5940965----T:  5943570 	 St: c117f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5943570----T:  5946175 	 St: c1181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5946175----T:  5948780 	 St: c1182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5948780----T:  5951385 	 St: c1189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5951385----T:  5953990 	 St: c1186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5953990----T:  5956595 	 St: c118d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5956595----T:  5959200 	 St: c1185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5959200----T:  5961805 	 St: c118e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5961805----T:  5964410 	 St: c1187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5964410----T:  5967015 	 St: c118f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5967015----T:  5969620 	 St: c1188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5969620----T:  5972225 	 St: c1192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5972225----T:  5974830 	 St: c118c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5974830----T:  5977435 	 St: c1191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5977435----T:  5980040 	 St: c1190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5981683----T:  5984288 	 St: c1a36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5984062----T:  5992764 	 St: c09f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5984288----T:  5986893 	 St: c1a35000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5986893----T:  5989498 	 St: c1a27000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5989498----T:  5992103 	 St: c1a26000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5992103----T:  5994708 	 St: c1a2e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5992764----T:  6001466 	 St: c0a00000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5994708----T:  5997313 	 St: c1a2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5997313----T:  5999918 	 St: c1a3d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5999918----T:  6002523 	 St: c1a29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001466----T:  6010168 	 St: c0a10000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6002523----T:  6005128 	 St: c1a28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6005128----T:  6007733 	 St: c1a23000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6007733----T:  6010338 	 St: c1a24000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6010168----T:  6018870 	 St: c0a20000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6010338----T:  6012943 	 St: c1a25000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6012943----T:  6015548 	 St: c1a2a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6015548----T:  6018153 	 St: c1a2b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6018153----T:  6020758 	 St: c1a30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6018871----T:  6027573 	 St: c0a30000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6020758----T:  6023363 	 St: c1a3e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6023363----T:  6025968 	 St: c1a3c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6025968----T:  6028573 	 St: c1a2c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6028573----T:  6031178 	 St: c1a44000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6031178----T:  6033783 	 St: c1a31000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6033783----T:  6036388 	 St: c1a38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6036388----T:  6038993 	 St: c1a32000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6038993----T:  6041598 	 St: c1a37000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6041598----T:  6044203 	 St: c1a3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6044203----T:  6046808 	 St: c1a39000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6046808----T:  6049413 	 St: c1a2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6047208----T:  6055910 	 St: c0a40000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6049413----T:  6052018 	 St: c1a33000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6052018----T:  6054623 	 St: c1a34000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6054623----T:  6057228 	 St: c1a3b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6057228----T:  6059833 	 St: c1a3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6059833----T:  6062438 	 St: c1a4b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6062438----T:  6065043 	 St: c1a54000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6065043----T:  6067648 	 St: c1a45000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6067648----T:  6070253 	 St: c1a4c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6070253----T:  6072858 	 St: c1a4d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6072858----T:  6075463 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6075463----T:  6078068 	 St: c1a47000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6078068----T:  6080673 	 St: c1a41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6080673----T:  6083278 	 St: c1a48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6083278----T:  6085883 	 St: c1a46000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6085883----T:  6088488 	 St: c1a53000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6088488----T:  6091093 	 St: c1a42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6088893----T:  6097595 	 St: c0a50000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6091093----T:  6093698 	 St: c1a49000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6093698----T:  6096303 	 St: c1a43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6096303----T:  6098908 	 St: c1a4a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6098908----T:  6101513 	 St: c1a55000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6101513----T:  6104118 	 St: c11a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6104118----T:  6106723 	 St: c1a57000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6106723----T:  6109328 	 St: c1a4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6109328----T:  6111933 	 St: c1a56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6111933----T:  6114538 	 St: c1a5c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6114538----T:  6117143 	 St: c1a4e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6117143----T:  6119748 	 St: c1a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6119748----T:  6122353 	 St: c1a51000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6122353----T:  6124958 	 St: c1a5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6124958----T:  6127563 	 St: c1a52000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6127563----T:  6130168 	 St: c1a58000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6130168----T:  6132773 	 St: c1a5a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6132773----T:  6135378 	 St: c11a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6133161----T:  6141863 	 St: c0a70000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6135378----T:  6137983 	 St: c1a59000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6137983----T:  6140588 	 St: c1197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6140588----T:  6143193 	 St: c1196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6143193----T:  6145798 	 St: c119e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6145798----T:  6148403 	 St: c119f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6148403----T:  6151008 	 St: c11ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6151008----T:  6153613 	 St: c1199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6153613----T:  6156218 	 St: c1198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6156218----T:  6158823 	 St: c1193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6158823----T:  6161428 	 St: c1194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6161428----T:  6164033 	 St: c1195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6164033----T:  6166638 	 St: c119a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6166638----T:  6169243 	 St: c119b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6169243----T:  6171848 	 St: c11a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6171848----T:  6174453 	 St: c11ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6174453----T:  6177058 	 St: c11ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6177058----T:  6179663 	 St: c119c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6179663----T:  6182268 	 St: c11b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6182268----T:  6184873 	 St: c11a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6184873----T:  6187478 	 St: c11a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6187478----T:  6190083 	 St: c11a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6190083----T:  6192688 	 St: c11a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6192688----T:  6195293 	 St: c11af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6195293----T:  6197898 	 St: c11a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6197898----T:  6200503 	 St: c119d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6200503----T:  6203108 	 St: c11a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6203108----T:  6205713 	 St: c11a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6205713----T:  6208318 	 St: c11ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6208318----T:  6210923 	 St: c11aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6210923----T:  6213528 	 St: c11bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6213528----T:  6216133 	 St: c11c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6216133----T:  6218738 	 St: c11b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6218738----T:  6221343 	 St: c11bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6221343----T:  6223948 	 St: c11bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6223948----T:  6226553 	 St: c11b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6226553----T:  6229158 	 St: c11b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6229158----T:  6231763 	 St: c11b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6231763----T:  6234368 	 St: c11b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6234368----T:  6236973 	 St: c11b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6236973----T:  6239578 	 St: c11c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6239578----T:  6242183 	 St: c11b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6242183----T:  6244788 	 St: c11b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6244788----T:  6247393 	 St: c11b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6247393----T:  6249998 	 St: c11ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6249998----T:  6252603 	 St: c11c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6252603----T:  6255208 	 St: c11c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6255208----T:  6257813 	 St: c11bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6257813----T:  6260418 	 St: c11c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6260418----T:  6263023 	 St: c11cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6263023----T:  6265628 	 St: c11be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6265628----T:  6268233 	 St: c11c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6268233----T:  6270838 	 St: c11c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6270838----T:  6273443 	 St: c11cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6273443----T:  6276048 	 St: c11c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6276048----T:  6278653 	 St: c11c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6278653----T:  6281258 	 St: c11ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6281258----T:  6283863 	 St: c11c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6284510----T:  6287115 	 St: c1a5d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6287115----T:  6289720 	 St: c1a5e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6289720----T:  6292325 	 St: c1a5f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6292325----T:  6294930 	 St: c11cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6294930----T:  6297535 	 St: c11ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6297535----T:  6300140 	 St: c11cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6301125----T:  6303730 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6301125----T:  6309365 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6311970----T:  6314575 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6311970----T:  6320210 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6322815----T:  6325420 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6322815----T:  6338510 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6341115----T:  6343720 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6341115----T:  6371838 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6374443----T:  6377048 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6374443----T:  6435279 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6437884----T:  6440489 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6437884----T:  6558973 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6561578----T:  6564183 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6561578----T:  6569818 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6572423----T:  6575028 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6572423----T:  6580663 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6583268----T:  6585873 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6583268----T:  6598963 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6601568----T:  6604173 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6601568----T:  6632291 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6634896----T:  6637501 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6634896----T:  6695732 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6698337----T:  6700942 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6698337----T:  6819426 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6822031----T:  6824636 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6822031----T:  6830271 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6832876----T:  6835481 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6832876----T:  6841116 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6843721----T:  6846326 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6843721----T:  6859416 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6862021----T:  6864626 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6862021----T:  6892744 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6895349----T:  6897954 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6895349----T:  6956185 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6958790----T:  6961395 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6958790----T:  7079879 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7082484----T:  7085089 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7082484----T:  7090724 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7093329----T:  7095934 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7093329----T:  7101569 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7104174----T:  7106779 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7104174----T:  7119869 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7122474----T:  7125079 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7122474----T:  7153197 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7155802----T:  7158407 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7155802----T:  7216638 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7219243----T:  7221848 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7219243----T:  7340332 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7342937----T:  7345542 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7342937----T:  7351177 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7353782----T:  7356387 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7353782----T:  7362022 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7364627----T:  7367232 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7364627----T:  7380322 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7382927----T:  7385532 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7382927----T:  7413650 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7416255----T:  7418860 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7416255----T:  7477091 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7479696----T:  7482301 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7479696----T:  7600785 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7603390----T:  7605995 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7603390----T:  7611630 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7614235----T:  7616840 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7614235----T:  7622475 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7625080----T:  7627685 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7625080----T:  7640775 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7643380----T:  7645985 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7643380----T:  7674103 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7676708----T:  7679313 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7676708----T:  7737544 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7740149----T:  7742754 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7740149----T:  7861238 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7863843----T:  7866448 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7863843----T:  7872083 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7874688----T:  7877293 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7874688----T:  7882928 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7885533----T:  7888138 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7885533----T:  7901228 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7903833----T:  7906438 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7903833----T:  7934556 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7937161----T:  7939766 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7937161----T:  7997997 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8000602----T:  8003207 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8000602----T:  8121691 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8124296----T:  8126901 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8124296----T:  8132536 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8135141----T:  8137746 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8135141----T:  8143381 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8145986----T:  8148591 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8145986----T:  8161681 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8164286----T:  8166891 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8164286----T:  8195009 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8197614----T:  8200219 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8197614----T:  8258450 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8261055----T:  8263660 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8261055----T:  8367080 	 St: 0 Sz: 913408 	 Sm: 0 	 T: device_sync(71.590141)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4678254(cycle), 3158.848145(us)
Tot_kernel_exec_time_and_fault_time: 27804069(cycle), 18773.847656(us)
Tot_memcpy_h2d_time: 4014268(cycle), 2710.511719(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 4014268(cycle), 2710.511719(us)
Tot_devicesync_time: 3247131(cycle), 2192.525879(us)
Tot_writeback_time: 156636(cycle), 105.763672(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 3403767(cycle), 2298.289551(us)
GPGPU-Sim: *** exit detected ***
