Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6110d506d94b3a91fee18fe04ffd85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot symbol_to_7segment_tb_behav xil_defaultlib.symbol_to_7segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_7segment
Compiling module xil_defaultlib.symbol_to_7segment_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot symbol_to_7segment_tb_behav
