// Seed: 3524812084
module module_0 #(
    parameter id_4 = 32'd55,
    parameter id_5 = 32'd93
) (
    input  uwire id_0,
    output uwire id_1,
    input  wire  id_2
);
  defparam id_4.id_5 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wand id_4,
    output wire id_5,
    input wire id_6,
    output tri id_7,
    input wand id_8,
    input supply0 id_9,
    output wor id_10,
    input tri id_11,
    output logic id_12
);
  reg id_14;
  always @(id_6 or 1);
  module_0(
      id_8, id_10, id_6
  );
  final begin
    id_12 <= id_14;
  end
  assign id_12 = ~"" / 1'b0;
endmodule
