<!DOCTYPE html><html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><script type="text/javascript" src="https://file.bkxsj.com/skin/book/js/sk.js"></script><meta name="robots" content="index,follow"><title>3维超大规模集成电路 2.5集成方案[PDF|Epub|txt|kindle电子书版本网盘下载]-灵感之桥</title><meta name="Keywords" content="3维超大规模集成电路 2.5集成方案"/><meta name="description" content="3维超大规模集成电路 2.5集成方案pdf下载文件大小为22MB,PDF页数为209页"/><meta http-equiv="X-UA-Compatible" content="IE=9; IE=8; IE=7; IE=EDGE;chrome=1"><link type="image/x-icon" rel="shortcut icon" href="https://www.shukui.net/skin/book/images/favicon.ico"><link type="text/css" rel="stylesheet" href="https://www.shukui.net/skin/book/css/style.css"><style>#main .d-main {margin-left: 0;width: 620px;}.down-btn {animation: myShake 2.5s linear .15s infinite}@keyframes myShake {0%, 66% {transform: translateZ(0)}67%, 73.6%, 83.6%, 93.6%, to {animation-timing-function: cubic-bezier(.215, .61, .355, 1);transform: translateZ(0)}80.3%, 81.4% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -4px, 0)}90.3% {animation-timing-function: cubic-bezier(.755, .05, .855, .06);transform: translate3d(0, -2px, 0)}97% {transform: translate3d(0, -.5px, 0)}}.copylink-btn {margin-right: 20px;}.copymd5-btn {margin-bottom: 25px;margin-left: 10px;}</style></head><body><div id="header"><div class="inner"><div class="logo"><a href="/"><img width="103" height="25" alt="灵感之桥"src="https://www.shukui.net/skin/book/images/logo.png"></a></div><div class="search"><form action="/so/search.php" target="_blank"><input type="text" autocomplete="off" id="bdcsMain" name="q" placeholder="书名 / 作者 / 出版社 / ISBN"class="inp-txt"><select class="inp-select" id="datasource" onchange="selectDatasource(this)"><option value="so">主库</option><option value="s">从库</option></select><input type="submit" value="搜索" class="inp-btn"></form></div></div></div><div id="main"><div class="d-main"><div class="tit"><h3>图书介绍</h3></div><h1 class="book-name">3维超大规模集成电路 2.5集成方案PDF|Epub|txt|kindle电子书版本网盘下载</h1><div class="d-info"><div class="b-thumb"><img src="https://www.shukui.net/cover/26/30292425.jpg" alt="3维超大规模集成电路 2.5集成方案"></div><div class="b-info"><ul><li>邓仰东，（美）马利著 著</li><li>出版社： 北京：清华大学出版社</li><li>ISBN：9787302211655</li><li>出版时间：2010</li><li>标注页数：194页</li><li>文件大小：22MB</li><li>文件页数：209页</li><li>主题词：超大规模集成电路－英文</li></ul></div></div><div class="tit"><h3>PDF下载</h3></div><div></br><a style="color:red;" rel="external nofollow" href="https://www.kjlm.net/ebook/268114.html"target="_blank"><b>点此进入-本书在线PDF格式电子书下载【推荐-云解压-方便快捷】直接下载PDF格式图书。移动端-PC端通用</a></b></br><a class="down-btn" rel="external nofollow" href="https://down.trackerbk.com/bt/00/30292425.torrent"target="_blank">种子下载</a>[BT下载速度快]温馨提示：（请使用BT下载软件FDM进行下载）<a rel="nofollow" href="https://www.freedownloadmanager.org/zh/" target="_blank">软件下载地址页</a><a class="down-btn" rel="external nofollow" href="https://down.p2spdb.com/00/30292425.rar" target="_blank">直链下载</a>[便捷但速度慢]&nbsp;&nbsp;<a style="color:red;" rel="external nofollow" href="https://pdfyl.ertongbook.com/07/30292425.pdf" target="_blank"><b>[在线试读本书]</b></a>&nbsp;&nbsp;<b> <a style="color:red;" rel="external nofollow" href="https://web.jyjl.org/index/recovery.html" target="_blank">[在线获取解压码]</a></b><div class="copymd5-btn"><a href="javascript:copyToClip('f66b4178eb3b1b9bc05c9bd8c8fbc72b')">点击复制MD5值：f66b4178eb3b1b9bc05c9bd8c8fbc72b</a></div></div><div class="tit"><h3>下载说明</h3></div><div style="margin:20px 10px"><h2>3维超大规模集成电路 2.5集成方案PDF格式电子书版下载</h2>下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。<br><br><div class="copymd5-btn"><a href="javascript:copyToClip('magnet:?xt=urn:btih:RX6G6JQ2LJW7PBBEDNUSCQM7ICDMHIWK')">点击复制85GB完整离线版磁力链接到迅雷FDM等BT下载工具进行下载</a>&nbsp;&nbsp;<a rel="nofollow" target="_blank">详情点击-查看共享计划</a></div>建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台）。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用！后期资源热门了。安装了迅雷也可以迅雷进行下载！<br><br><b>（文件页数 要大于 标注页数，上中下等多册电子书除外）</b><br><br><p style="color:red;"> <b>注意：本站所有压缩包均有解压码：</b> <a rel="nofollow" target="_blank"><b>点击下载压缩包解压工具</b></a></p></div><div class="tit"><h3>图书目录</h3></div><div id="book-contents"><p>1 Introduction1</p><p>1.1 2.5-D Integration5</p><p>1.2 Enabling Technologies8</p><p>1.2.1 Fabrication Technology8</p><p>1.2.2 Testing Methodology and Fault Tolerance Technique9</p><p>1.2.3 Design Technology10</p><p>1.3 Objectives and Book Organization13</p><p>References16</p><p>2 A Cost Comparison of VLSI Integration Schemes21</p><p>2.1 Non-Monolithic Integration Schemes22</p><p>2.1.1 Multiple-Reticle Wafer23</p><p>2.1.2 Multiple Chip Module(MCM)23</p><p>2.1.3 Three-Dimensional(3-D)integration24</p><p>2.2 Yield Analysis of Different VLSI Integration Approaches26</p><p>2.2.1 Monolithic Soc28</p><p>2.2.2 Multiple-Reticle Wafer(MRW)28</p><p>2.2.3 Three-Dimensional(3-D)Integration30</p><p>2.2.4 2.5-D System Integration31</p><p>2.2.5 Multi-Chip Module34</p><p>2.2.6 Summing Up35</p><p>2.3 Observations37</p><p>References38</p><p>3 Design Case Studies42</p><p>3.1 Crossbar43</p><p>3.2 A 2.5-D Rambus DRAM Architecture46</p><p>3.2.1 Tackle the Long Bus Wire46</p><p>3.2 2 Serialized Channel in the 3rd Dimension48</p><p>3.3 A 2.5-D Redesign of PipeRench50</p><p>3.3.1 The 2.5-D Implementation52</p><p>3.3.2 Simulation Results54</p><p>3.4 A 2.5-D Integrated Microprocessor System56</p><p>3.4.1 A 2.5-D Integrated Microprocessor System57</p><p>3.4.2 An Analytical Performance Model62</p><p>3.4.3 Detailed Performance Simulation for Reduced Memory Latency66</p><p>3.5 Observations69</p><p>References71</p><p>4 An Automatic 2.5-D Layout Design Flow74</p><p>4.1 A 2.5-D Layout Design Framework75</p><p>4.1.1 2.5-D Floorplanning77</p><p>4.1.2 2.5-D Placement78</p><p>4.1.3 2.5-D Global Routing78</p><p>4.2 Observations81</p><p>References81</p><p>5 Floorplanning for 2.5-D Integration83</p><p>5.1 Floorplan Level Evaluation—Category 2 Circuits87</p><p>5.1.1 Technique87</p><p>5.1.2 Results89</p><p>5.2 Floorplan Level Evaluation—Category 3 Circuits91</p><p>5.2.1 Technique91</p><p>5.2.2 Results92</p><p>5.3 Thermal driven floorplanning93</p><p>5.3.1 Chip Level Thermal Modeling and Analysis for 2.5-D Floorplanning95</p><p>5.3.2 Coupled Temperature and Leakage Estimation99</p><p>5.3.3 2.5-D Thermal Driven Floorplanning Techniques105</p><p>5.3.4 Experimental results107</p><p>5.4 Observations111</p><p>References113</p><p>6 Placement for 2.5-D Integration117</p><p>6.1 Pure Standard Cell Designs119</p><p>6.1.1 Placement Techniques120</p><p>6.1.2 Benchmarks and Layout Model123</p><p>6.1.3 Evaluation of Vertical Partitioning Strategies125</p><p>6.1.4 Wire length scaling126</p><p>6.1.5 Wire length reduction129</p><p>6.1.6 Wire Length vs.Inter-Chip Contact Pitch133</p><p>6.2 Mixed Macro and Standard Cell Designs134</p><p>6.2.1 Placement Techniques136</p><p>6.2.2 Results and Analysis138</p><p>6.3 Observations140</p><p>References142</p><p>7 A Road map of 2.5-D Integration144</p><p>7.1 Stacked Memory145</p><p>7.2 DRAM Integration for Bandwidth-Demanding Applications147</p><p>7.3 Hybrid System Integration151</p><p>7.4 Extremely High Performance Systems155</p><p>7.4.1 Highly Integrated Image Sensor System155</p><p>7.4.2 Radar-in-Cube158</p><p>References160</p><p>8 Conclusion and Future Work164</p><p>8.1 Main Contributions and Conclusions165</p><p>8.2 Future Work168</p><p>8.2.1 Fabrication Technology for 2.5-D Systems169</p><p>8.2.2 Testing Techniques for 2.5-D Integration171</p><p>8.2.3 Design Technology for 2.5-D Integration173</p><p>References186</p><p>Index188</p><p>Figure 1.1 Actual chip complexity increases faster than Moore's law2</p><p>Figure 1.2 An imaginary 2.5-D system(see colour plate)5</p><p>Figure 2.1 Total consumed silicon area of multiple-reticle wafer30</p><p>Figure 2.2 Silicon area of the 2.5-D implementation with 4 slices of chips33</p><p>Figure 2.3 Silicon area of the 2.5-D implementation34</p><p>Figure 2.4 Silicon area of the MCM implementation35</p><p>Figure 2.5 Silicon area comparison of different integration schemes36</p><p>Figure 2.6 System planning for future VLSI systems38</p><p>Figure 3.1 Stick diagram of a monolithic crossbar(see colour plate)44</p><p>Figure 3.2 Stick diagram of a 2.5-D crossbar(see colour plate)45</p><p>Figure 3.3 Rambus DRAM46</p><p>Figure 3.4 2.5-D Rambus DRAM48</p><p>Figure 3.5 RDRAM memory system49</p><p>Figure 3.6 3-D Rambus DRAM:4-channel configuration50</p><p>Figure 3.7 Original monolithic implementation of PipeRench51</p><p>Figure 3.8 Critical path of PipeRench system52</p><p>Figure 3.9 The 2.5-D re-design of PipeRench(see colourplate)53</p><p>Figure 3.10 Alpha 21364 floorplan and memory bus placement58</p><p>Figure 3.11 A 2.5-D stacked microprocessor and DRAM60</p><p>Figure 3.12 A diagram of computer system60</p><p>Figure 3.13 CPI calculation63</p><p>Figure 3.14 CPI with regard to main memory latency and L2 cache miss rate(see colour plate)65</p><p>Figure 3.15 IPC Speedup by reduced memory latency68</p><p>Figure 4.1 A 2.5-D layout synthesis framework76</p><p>Figure 4.2 2.5-D routing graph79</p><p>Figure 5.1 2.5-D floorplanning87</p><p>Figure 5.2 A floorplan example89</p><p>Figure 5.3 Insert a 0-weight cell91</p><p>Figure 5.4 2.5-D thermal-driven floorplanning flow95</p><p>Figure 5.5 A 3-D IC with two stacked chip layers in a package96</p><p>Figure 5.6 Thermal interactions between a region of the top transistor layer to all other regions on both transistor layers(not all interactions are drawn)98</p><p>Figure 5.7 Thermal simulation of a set of floorplans with varying total area and aspect ratio(only one stacked layer is shown for each case)99</p><p>Figure 5.8 Modeling the temperature dependency of the leakage power using a linear model101</p><p>Figure 5.9 Leakage power distribution is confined within the placed circuit blocks103</p><p>Figure 5.10 The distribution of wire length and temperature gradient109</p><p>Figure 5.11 Temperature snapshots of the thermal driven floorplanning with Benchmark AMI49.Both the maximum temperature and the temperature gradient are reduced during the optimization(see colour plate)111</p><p>Figure 6.1 2.5-D placement problem(see colour plate)119</p><p>Figure 6.2 2.5-D placement process121</p><p>Figure 6.3 Wire length reductions vs.vertical partitioning126</p><p>Figure 6.4 Monolithic and 2.5-D placements for the same design127</p><p>Figure 6.5 A profile of wire length reduction128</p><p>Figure 6.6 Wire length reductions of standard cell placement130</p><p>Figure 6.7 Wire length distribution of one design132</p><p>Figure 6.8 Interconnect power comparison—2-D and 2.5-D solutions133</p><p>Figure 6.9 Wire length vs.pitch of inter-chip contact pitch134</p><p>Figure 6.10 Block splitting during mixed placement138</p><p>Figure 6.11 Wire length reductions of mixed placement140</p><p>Figure 7.1 Road map for the development of 2.5-D ICs145</p><p>Figure 7.2 Flash memory capacity in cellular phones(adapted from)146</p><p>Figure 7.3 Peak memory bandwidths of major NVidia GPUs148</p><p>Figure 7.4 Intel's wire-bonded stacked Chip Scale Packaged flash memory(courtesy of Intel Corporation)148</p><p>Figure 7.5 Normalized clock rate vs.peak memory bandwidth of NVidia149</p><p>Figure 7.6 Tile-based multiprocessor architecture151</p><p>Figure 7.7 A multi-chip wireless handset solution(courtesy of Texas Instruments)152</p><p>Figure 7.8 Passive components in package155</p><p>Figure 7.9 An image sensor system digram156</p><p>Figure 7.10 A 2.5-D camera/IR sensor system158</p><p>Figure 7.11 Computational demands for military radar systems(adapted from)159</p><p>Figure 7.12 Block diagram of a radar system159</p><p>Figure 7.13 2.5-D implementation of a radar system160</p><p>Figure 8.1 Area power I/O for 2.5-D integration(see colour plate)168</p><p>Figure 8.2 MEMS based inter-chip contact(see colour plate)170</p><p>Figure 8.3 Design flow for 2.5-D ICs184</p><p>Table 1.1 Design variables involved in designing a 2.5-D system11</p><p>Table 2.1 Wafer bonding based 3-D integration technologies25</p><p>Table 2.2 Values for the major parameters of our cost model28</p><p>Table 3.1 SPICE simulation on the critical path55</p><p>Table 3.2 Configuration of target microprocessor58</p><p>Table 3.3 SPEC2000 benchmark programs under study67</p><p>Table 3.4 IPC improvement by Reduced Memory Latency68</p><p>Table 5.1 2-D and 2.5-D floorplans for Category 2 designs90</p><p>Table 5.2 2-D and 2.5-D floorplans for Category 3 designs93</p><p>Table 5.3 2.5-D thermal-driven floorplans with different weighting factors for thermal cost108</p><p>Table 5.4 3-D floorplans with and without thermal concern110</p><p>Table 6.1 Placement benchmarks123</p><p>Table 6.2 Worst-case wire length reduction for nets with large fan-out129</p><p>Table 6.3 Wire length comparison of standard cell placements131</p><p>Table 6.4 Mixed Layout Benchmarks135</p><p>Table 6.5 Wire length characteristics of mixed placement139</p><p></p></div></div><div class="d-rt"><h3>热门推荐</h3><ul><li><a href="/book/60825.html">60825.html</a></li><li><a href="/book/1124680.html">1124680.html</a></li><li><a href="/book/1133618.html">1133618.html</a></li><li><a href="/book/2778014.html">2778014.html</a></li><li><a href="/book/3864075.html">3864075.html</a></li><li><a href="/book/3753254.html">3753254.html</a></li><li><a href="/book/2784599.html">2784599.html</a></li><li><a href="/book/3753883.html">3753883.html</a></li><li><a href="/book/533098.html">533098.html</a></li><li><a href="/book/2832786.html">2832786.html</a></li></ul></div></div><div id="footer"><p>Copyright&nbsp;&copy;&nbsp;2025&nbsp;&nbsp;<a href="/list/">最新更新</a></p><p>请使用FDM BitComet qBittorrent uTorrent等BT下载工具，下载本站电子书资源！首推Free Download Manager下载软件。文件页数>标注页数[分册图书除外]</p></div></body></html>