Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Nov 25 19:58:46 2023
| Host         : VivoBook running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file modul_principal_control_sets_placed.rpt
| Design       : modul_principal
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+------------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG |                           | deb2/SR[0]             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | deb1/stble0_out           |                        |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | deb2/sigTmp_i_1__0_n_0    |                        |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | deb2/stble0_out           |                        |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | Rx_i/rx_baud_tick_reg_n_0 | deb2/SR[0]             |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | deb1/clear                |                        |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG | Rx_i/rx_baud_tick_reg_n_0 |                        |                1 |              4 |         4.00 |
|  Clk_IBUF_BUFG |                           | deb2/stbleTmp_reg_0[0] |                2 |             10 |         5.00 |
|  Clk_IBUF_BUFG | Rx_i/uart_rx_data_vec     | deb2/SR[0]             |                3 |             11 |         3.67 |
|  Clk_IBUF_BUFG | deb2/cnt                  | deb2/sigTmp_i_1__0_n_0 |                3 |             12 |         4.00 |
|  Clk_IBUF_BUFG | deb1/cnt                  | deb1/clear             |                3 |             12 |         4.00 |
|  Clk_IBUF_BUFG |                           |                        |                5 |             13 |         2.60 |
|  Clk_IBUF_BUFG |                           | Tx_i/bitTmr            |                4 |             14 |         3.50 |
|  Clk_IBUF_BUFG |                           | ssd_i/Count[0]_i_1_n_0 |                5 |             20 |         4.00 |
|  Clk_IBUF_BUFG | Tx_i/bitIndex             | Tx_i/TxReady_OBUF      |                9 |             32 |         3.56 |
+----------------+---------------------------+------------------------+------------------+----------------+--------------+


