{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-28_14-24-39/tmp/2b03f0a1c4cb44a88d54b5734c17bb6c.lib ",
   "modules": {
      "\\NN": {
         "num_wires":         62627,
         "num_wire_bits":     64049,
         "num_pub_wires":     101,
         "num_pub_wire_bits": 1499,
         "num_ports":         16,
         "num_port_bits":     394,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         63368,
         "num_cells_by_type": {
            "$_ANDNOT_": 18567,
            "$_AND_": 1231,
            "$_DFFE_PN0N_": 150,
            "$_DFFE_PN0P_": 264,
            "$_MUX_": 7712,
            "$_NAND_": 1268,
            "$_NOR_": 6877,
            "$_NOT_": 2257,
            "$_ORNOT_": 2621,
            "$_OR_": 13176,
            "$_XNOR_": 3495,
            "$_XOR_": 5750
         }
      }
   },
      "design": {
         "num_wires":         62627,
         "num_wire_bits":     64049,
         "num_pub_wires":     101,
         "num_pub_wire_bits": 1499,
         "num_ports":         16,
         "num_port_bits":     394,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         63368,
         "num_cells_by_type": {
            "$_ANDNOT_": 18567,
            "$_AND_": 1231,
            "$_DFFE_PN0N_": 150,
            "$_DFFE_PN0P_": 264,
            "$_MUX_": 7712,
            "$_NAND_": 1268,
            "$_NOR_": 6877,
            "$_NOT_": 2257,
            "$_ORNOT_": 2621,
            "$_OR_": 13176,
            "$_XNOR_": 3495,
            "$_XOR_": 5750
         }
      }
}

