
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Netlist 29-17] Analyzing 1285 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.LP7umMCouy/device.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.375 ; gain = 0.000 ; free physical = 13635 ; free virtual = 33837
Finished Parsing XDC File [/tmp/tmp.LP7umMCouy/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.375 ; gain = 0.000 ; free physical = 13642 ; free virtual = 33844
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 36 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 2390.375 ; gain = 901.332 ; free physical = 13642 ; free virtual = 33844
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2460.344 ; gain = 69.969 ; free physical = 13609 ; free virtual = 33839

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14bb8daaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2731.375 ; gain = 271.031 ; free physical = 14775 ; free virtual = 34951

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 256 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 55c2ff65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2848.281 ; gain = 0.004 ; free physical = 14224 ; free virtual = 34400
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 48ecd2c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2848.281 ; gain = 0.004 ; free physical = 14297 ; free virtual = 34474
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c9be9873

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2848.281 ; gain = 0.004 ; free physical = 14275 ; free virtual = 34451
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c9be9873

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2848.281 ; gain = 0.004 ; free physical = 14227 ; free virtual = 34403
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c9be9873

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2848.281 ; gain = 0.004 ; free physical = 14175 ; free virtual = 34351
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c9be9873

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2848.281 ; gain = 0.004 ; free physical = 14144 ; free virtual = 34320
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2848.281 ; gain = 0.000 ; free physical = 14133 ; free virtual = 34309
Ending Logic Optimization Task | Checksum: 1bbf8fcbe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2848.281 ; gain = 0.004 ; free physical = 14101 ; free virtual = 34277

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bbf8fcbe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2848.281 ; gain = 0.000 ; free physical = 14032 ; free virtual = 34208

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bbf8fcbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.281 ; gain = 0.000 ; free physical = 14031 ; free virtual = 34207

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2848.281 ; gain = 0.000 ; free physical = 14031 ; free virtual = 34207
Ending Netlist Obfuscation Task | Checksum: 1bbf8fcbe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2848.281 ; gain = 0.000 ; free physical = 14041 ; free virtual = 34217
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2848.281 ; gain = 457.906 ; free physical = 14062 ; free virtual = 34239
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.281 ; gain = 0.000 ; free physical = 14095 ; free virtual = 34271
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.LP7umMCouy/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.301 ; gain = 32.020 ; free physical = 14064 ; free virtual = 34242
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.LP7umMCouy/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3008.148 ; gain = 127.848 ; free physical = 13309 ; free virtual = 33489
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.117 ; gain = 0.000 ; free physical = 12822 ; free virtual = 33002
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d529fa08

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3011.117 ; gain = 0.000 ; free physical = 12822 ; free virtual = 33002
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.117 ; gain = 0.000 ; free physical = 12815 ; free virtual = 32994

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f547a540

Time (s): cpu = 00:00:50 ; elapsed = 00:02:12 . Memory (MB): peak = 4114.359 ; gain = 1103.242 ; free physical = 11409 ; free virtual = 31592

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f578f838

Time (s): cpu = 00:01:02 ; elapsed = 00:02:17 . Memory (MB): peak = 4153.398 ; gain = 1142.281 ; free physical = 11329 ; free virtual = 31537

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f578f838

Time (s): cpu = 00:01:03 ; elapsed = 00:02:17 . Memory (MB): peak = 4153.398 ; gain = 1142.281 ; free physical = 11328 ; free virtual = 31536
Phase 1 Placer Initialization | Checksum: f578f838

Time (s): cpu = 00:01:03 ; elapsed = 00:02:17 . Memory (MB): peak = 4153.398 ; gain = 1142.281 ; free physical = 11327 ; free virtual = 31535

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d27bbc21

Time (s): cpu = 00:01:28 ; elapsed = 00:02:28 . Memory (MB): peak = 4153.398 ; gain = 1142.281 ; free physical = 11053 ; free virtual = 31232

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 10278 ; free virtual = 30480

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11092274b

Time (s): cpu = 00:02:20 ; elapsed = 00:02:53 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10376 ; free virtual = 30589
Phase 2.2 Global Placement Core | Checksum: 14ff51919

Time (s): cpu = 00:02:22 ; elapsed = 00:02:54 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10294 ; free virtual = 30511
Phase 2 Global Placement | Checksum: 14ff51919

Time (s): cpu = 00:02:22 ; elapsed = 00:02:54 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10300 ; free virtual = 30517

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f70c4047

Time (s): cpu = 00:02:25 ; elapsed = 00:02:55 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10326 ; free virtual = 30543

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17e86c010

Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10316 ; free virtual = 30539

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164d2b627

Time (s): cpu = 00:02:28 ; elapsed = 00:02:56 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10314 ; free virtual = 30515

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 20067b60b

Time (s): cpu = 00:02:29 ; elapsed = 00:02:57 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10298 ; free virtual = 30498

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 175eff474

Time (s): cpu = 00:02:34 ; elapsed = 00:02:59 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10212 ; free virtual = 30444

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 201969f04

Time (s): cpu = 00:02:38 ; elapsed = 00:03:02 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10046 ; free virtual = 30279

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1ae26de47

Time (s): cpu = 00:02:39 ; elapsed = 00:03:02 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10079 ; free virtual = 30313

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 18055a4d9

Time (s): cpu = 00:02:43 ; elapsed = 00:03:06 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10133 ; free virtual = 30329

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 19a8006f9

Time (s): cpu = 00:02:54 ; elapsed = 00:03:09 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10088 ; free virtual = 30285

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 160d0886a

Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10084 ; free virtual = 30281

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 2733ee19c

Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10083 ; free virtual = 30280
Phase 3 Detail Placement | Checksum: 2733ee19c

Time (s): cpu = 00:02:56 ; elapsed = 00:03:11 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 10086 ; free virtual = 30283

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 139f4780e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 139f4780e

Time (s): cpu = 00:03:15 ; elapsed = 00:03:16 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 9979 ; free virtual = 30177
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.519. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e2271567

Time (s): cpu = 00:03:25 ; elapsed = 00:03:24 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 9849 ; free virtual = 30047
Phase 4.1 Post Commit Optimization | Checksum: 1e2271567

Time (s): cpu = 00:03:25 ; elapsed = 00:03:25 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 9847 ; free virtual = 30045

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e2271567

Time (s): cpu = 00:03:26 ; elapsed = 00:03:25 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 9833 ; free virtual = 30031

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e2271567

Time (s): cpu = 00:03:29 ; elapsed = 00:03:28 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 9767 ; free virtual = 29969

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 9767 ; free virtual = 29968
Phase 4.4 Final Placement Cleanup | Checksum: 2170b18c1

Time (s): cpu = 00:03:29 ; elapsed = 00:03:28 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 9771 ; free virtual = 29972
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2170b18c1

Time (s): cpu = 00:03:29 ; elapsed = 00:03:28 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 9761 ; free virtual = 29962
Ending Placer Task | Checksum: 1802e4a13

Time (s): cpu = 00:03:29 ; elapsed = 00:03:28 . Memory (MB): peak = 4161.402 ; gain = 1150.285 ; free physical = 9773 ; free virtual = 29974
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:37 ; elapsed = 00:03:40 . Memory (MB): peak = 4161.402 ; gain = 1153.254 ; free physical = 9808 ; free virtual = 30009
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 9807 ; free virtual = 30008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 9741 ; free virtual = 29969
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.LP7umMCouy/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 12226 ; free virtual = 32433
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 12222 ; free virtual = 32430
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 12213 ; free virtual = 32421
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e272c17f ConstDB: 0 ShapeSum: 9dbb8894 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_int0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Q_int0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Q_int0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "go" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "go". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "R_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "R_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 7808e50a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 13555 ; free virtual = 33763
Post Restoration Checksum: NetGraph: 444f2b15 NumContArr: 33b9b9f5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7808e50a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 13493 ; free virtual = 33702

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7808e50a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 13440 ; free virtual = 33649

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7808e50a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 13430 ; free virtual = 33639

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 7808e50a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 13394 ; free virtual = 33603

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 149e07e53

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 13463 ; free virtual = 33672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.999  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: a4e55b63

Time (s): cpu = 00:01:17 ; elapsed = 00:00:47 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 13291 ; free virtual = 33503

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20852
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18434
  Number of Partially Routed Nets     = 2418
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c980dde6

Time (s): cpu = 00:01:39 ; elapsed = 00:00:55 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 12981 ; free virtual = 33194

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3932
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.316  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 233956649

Time (s): cpu = 00:03:30 ; elapsed = 00:01:55 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 17843 ; free virtual = 38061

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d4504346

Time (s): cpu = 00:03:30 ; elapsed = 00:01:56 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 17840 ; free virtual = 38058
Phase 4 Rip-up And Reroute | Checksum: 1d4504346

Time (s): cpu = 00:03:30 ; elapsed = 00:01:56 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 17839 ; free virtual = 38058

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d4504346

Time (s): cpu = 00:03:30 ; elapsed = 00:01:56 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 17840 ; free virtual = 38058

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d4504346

Time (s): cpu = 00:03:30 ; elapsed = 00:01:56 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 17839 ; free virtual = 38058
Phase 5 Delay and Skew Optimization | Checksum: 1d4504346

Time (s): cpu = 00:03:30 ; elapsed = 00:01:56 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 17839 ; free virtual = 38058

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ae529a33

Time (s): cpu = 00:03:37 ; elapsed = 00:01:58 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18040 ; free virtual = 38261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.316  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ae529a33

Time (s): cpu = 00:03:37 ; elapsed = 00:01:58 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18037 ; free virtual = 38259
Phase 6 Post Hold Fix | Checksum: 2ae529a33

Time (s): cpu = 00:03:38 ; elapsed = 00:01:58 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18036 ; free virtual = 38257

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.35424 %
  Global Horizontal Routing Utilization  = 4.90511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 297b4e56d

Time (s): cpu = 00:03:38 ; elapsed = 00:01:59 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18166 ; free virtual = 38386

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 297b4e56d

Time (s): cpu = 00:03:38 ; elapsed = 00:01:59 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18166 ; free virtual = 38387

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 297b4e56d

Time (s): cpu = 00:03:40 ; elapsed = 00:02:01 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18092 ; free virtual = 38314

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.316  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 297b4e56d

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18093 ; free virtual = 38314
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18131 ; free virtual = 38353

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:02:11 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18130 ; free virtual = 38351
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18125 ; free virtual = 38347
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18086 ; free virtual = 38340
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.LP7umMCouy/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4161.402 ; gain = 0.000 ; free physical = 18123 ; free virtual = 38352
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.LP7umMCouy/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4272.176 ; gain = 110.773 ; free physical = 17775 ; free virtual = 38046
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.LP7umMCouy/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 4272.176 ; gain = 0.000 ; free physical = 17470 ; free virtual = 37710
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 4272.176 ; gain = 0.000 ; free physical = 17110 ; free virtual = 37355
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 12:02:47 2020...
