[gold]
read_verilog -sv ../SystemVerilog/display_timings.sv
prep -top display_timings

[gate]
ghdl --std=08 ../VHDL/display_timings.vhd  -e display_timings
prep -top display_timings

[strategy simple]
use sat
depth 30