

.equiv  ADC1_CR1                , 0x40012404  @ control register 1
.equiv  ADC1_CR2                , 0x40012408  @ control register 2
.equiv  ADC1_DR                 , 0x4001244C  @ regular data register
.equiv  ADC1_HTR                , 0x40012424  @ watchdog higher threshold register
.equiv  ADC1_JDR1               , 0x4001243C  @ injected data register x
.equiv  ADC1_JDR2               , 0x40012440  @ injected data register x
.equiv  ADC1_JDR3               , 0x40012444  @ injected data register x
.equiv  ADC1_JDR4               , 0x40012448  @ injected data register x
.equiv  ADC1_JOFR1              , 0x40012414  @ injected channel data offset register x
.equiv  ADC1_JOFR2              , 0x40012418  @ injected channel data offset register x
.equiv  ADC1_JOFR3              , 0x4001241C  @ injected channel data offset register x
.equiv  ADC1_JOFR4              , 0x40012420  @ injected channel data offset register x
.equiv  ADC1_JSQR               , 0x40012438  @ injected sequence register
.equiv  ADC1_LTR                , 0x40012428  @ watchdog lower threshold register
.equiv  ADC1_SMPR1              , 0x4001240C  @ sample time register 1
.equiv  ADC1_SMPR2              , 0x40012410  @ sample time register 2
.equiv  ADC1_SQR1               , 0x4001242C  @ regular sequence register 1
.equiv  ADC1_SQR2               , 0x40012430  @ regular sequence register 2
.equiv  ADC1_SQR3               , 0x40012434  @ regular sequence register 3
.equiv  ADC1_SR                 , 0x40012400  @ status register

.equiv  ADC2_CR1                , 0x40012804  @ control register 1
.equiv  ADC2_CR2                , 0x40012808  @ control register 2
.equiv  ADC2_DR                 , 0x4001284C  @ regular data register
.equiv  ADC2_HTR                , 0x40012824  @ watchdog higher threshold register
.equiv  ADC2_JDR1               , 0x4001283C  @ injected data register x
.equiv  ADC2_JDR2               , 0x40012840  @ injected data register x
.equiv  ADC2_JDR3               , 0x40012844  @ injected data register x
.equiv  ADC2_JDR4               , 0x40012848  @ injected data register x
.equiv  ADC2_JOFR1              , 0x40012814  @ injected channel data offset register x
.equiv  ADC2_JOFR2              , 0x40012818  @ injected channel data offset register x
.equiv  ADC2_JOFR3              , 0x4001281C  @ injected channel data offset register x
.equiv  ADC2_JOFR4              , 0x40012820  @ injected channel data offset register x
.equiv  ADC2_JSQR               , 0x40012838  @ injected sequence register
.equiv  ADC2_LTR                , 0x40012828  @ watchdog lower threshold register
.equiv  ADC2_SMPR1              , 0x4001280C  @ sample time register 1
.equiv  ADC2_SMPR2              , 0x40012810  @ sample time register 2
.equiv  ADC2_SQR1               , 0x4001282C  @ regular sequence register 1
.equiv  ADC2_SQR2               , 0x40012830  @ regular sequence register 2
.equiv  ADC2_SQR3               , 0x40012834  @ regular sequence register 3
.equiv  ADC2_SR                 , 0x40012800  @ status register

.equiv  ADC3_CR1                , 0x40013C04  @ control register 1
.equiv  ADC3_CR2                , 0x40013C08  @ control register 2
.equiv  ADC3_DR                 , 0x40013C4C  @ regular data register
.equiv  ADC3_HTR                , 0x40013C24  @ watchdog higher threshold register
.equiv  ADC3_JDR1               , 0x40013C3C  @ injected data register x
.equiv  ADC3_JDR2               , 0x40013C40  @ injected data register x
.equiv  ADC3_JDR3               , 0x40013C44  @ injected data register x
.equiv  ADC3_JDR4               , 0x40013C48  @ injected data register x
.equiv  ADC3_JOFR1              , 0x40013C14  @ injected channel data offset register x
.equiv  ADC3_JOFR2              , 0x40013C18  @ injected channel data offset register x
.equiv  ADC3_JOFR3              , 0x40013C1C  @ injected channel data offset register x
.equiv  ADC3_JOFR4              , 0x40013C20  @ injected channel data offset register x
.equiv  ADC3_JSQR               , 0x40013C38  @ injected sequence register
.equiv  ADC3_LTR                , 0x40013C28  @ watchdog lower threshold register
.equiv  ADC3_SMPR1              , 0x40013C0C  @ sample time register 1
.equiv  ADC3_SMPR2              , 0x40013C10  @ sample time register 2
.equiv  ADC3_SQR1               , 0x40013C2C  @ regular sequence register 1
.equiv  ADC3_SQR2               , 0x40013C30  @ regular sequence register 2
.equiv  ADC3_SQR3               , 0x40013C34  @ regular sequence register 3
.equiv  ADC3_SR                 , 0x40013C00  @ status register

.equiv  AFIO_EVCR               , 0x40010000  @ Event Control Register 
.equiv  AFIO_EXTICR1            , 0x40010008  @ External interrupt configuration register 1 
.equiv  AFIO_EXTICR2            , 0x4001000C  @ External interrupt configuration register 2 
.equiv  AFIO_EXTICR3            , 0x40010010  @ External interrupt configuration register 3 
.equiv  AFIO_EXTICR4            , 0x40010014  @ External interrupt configuration register 4 
.equiv  AFIO_MAPR               , 0x40010004  @ AF remap and debug I/O configuration register 
.equiv  AFIO_MAPR2              , 0x4001001C  @ AF remap and debug I/O configuration register

.equiv  BKP_CR                  , 0x40006C30  @ Backup control register 
.equiv  BKP_CSR                 , 0x40006C34  @ BKP_CSR control/status register 
.equiv  BKP_DR1                 , 0x40006C04  @ Backup data register 
.equiv  BKP_DR2                 , 0x40006C08  @ Backup data register 
.equiv  BKP_DR3                 , 0x40006C0C  @ Backup data register 
.equiv  BKP_DR4                 , 0x40006C10  @ Backup data register 
.equiv  BKP_DR5                 , 0x40006C14  @ Backup data register 
.equiv  BKP_DR6                 , 0x40006C18  @ Backup data register 
.equiv  BKP_DR7                 , 0x40006C1C  @ Backup data register 
.equiv  BKP_DR8                 , 0x40006C20  @ Backup data register 
.equiv  BKP_DR9                 , 0x40006C24  @ Backup data register 
.equiv  BKP_DR10                , 0x40006C28  @ Backup data register 
.equiv  BKP_DR11                , 0x40006C40  @ Backup data register 
.equiv  BKP_DR12                , 0x40006C44  @ Backup data register 
.equiv  BKP_DR13                , 0x40006C48  @ Backup data register 
.equiv  BKP_DR14                , 0x40006C4C  @ Backup data register 
.equiv  BKP_DR15                , 0x40006C50  @ Backup data register 
.equiv  BKP_DR16                , 0x40006C54  @ Backup data register 
.equiv  BKP_DR17                , 0x40006C58  @ Backup data register 
.equiv  BKP_DR18                , 0x40006C5C  @ Backup data register 
.equiv  BKP_DR19                , 0x40006C60  @ Backup data register 
.equiv  BKP_DR20                , 0x40006C64  @ Backup data register 
.equiv  BKP_DR21                , 0x40006C68  @ Backup data register 
.equiv  BKP_DR22                , 0x40006C6C  @ Backup data register 
.equiv  BKP_DR23                , 0x40006C70  @ Backup data register 
.equiv  BKP_DR24                , 0x40006C74  @ Backup data register 
.equiv  BKP_DR25                , 0x40006C78  @ Backup data register 
.equiv  BKP_DR26                , 0x40006C7C  @ Backup data register 
.equiv  BKP_DR27                , 0x40006C80  @ Backup data register 
.equiv  BKP_DR28                , 0x40006C84  @ Backup data register 
.equiv  BKP_DR29                , 0x40006C88  @ Backup data register 
.equiv  BKP_DR30                , 0x40006C8C  @ Backup data register 
.equiv  BKP_DR31                , 0x40006C90  @ Backup data register 
.equiv  BKP_DR32                , 0x40006C94  @ Backup data register 
.equiv  BKP_DR33                , 0x40006C98  @ Backup data register 
.equiv  BKP_DR34                , 0x40006C9C  @ Backup data register 
.equiv  BKP_DR35                , 0x40006CA0  @ Backup data register 
.equiv  BKP_DR36                , 0x40006CA4  @ Backup data register 
.equiv  BKP_DR37                , 0x40006CA8  @ Backup data register 
.equiv  BKP_DR38                , 0x40006CAC  @ Backup data register 
.equiv  BKP_DR39                , 0x40006CB0  @ Backup data register 
.equiv  BKP_DR40                , 0x40006CB4  @ Backup data register 
.equiv  BKP_DR41                , 0x40006CB8  @ Backup data register 
.equiv  BKP_DR42                , 0x40006CBC  @ Backup data register 
.equiv  BKP_RTCCR               , 0x40006C2C  @ RTC clock calibration register 

.equiv  CAN_CAN_BTR             , 0x4000641C  @ CAN_BTR
.equiv  CAN_CAN_ESR             , 0x40006418  @ CAN_ESR
.equiv  CAN_CAN_FA1R            , 0x4000661C  @ CAN_FA1R
.equiv  CAN_CAN_FFA1R           , 0x40006614  @ CAN_FFA1R
.equiv  CAN_CAN_FM1R            , 0x40006604  @ CAN_FM1R
.equiv  CAN_CAN_FMR             , 0x40006600  @ CAN_FMR
.equiv  CAN_CAN_FS1R            , 0x4000660C  @ CAN_FS1R
.equiv  CAN_CAN_IER             , 0x40006414  @ CAN_IER
.equiv  CAN_CAN_MCR             , 0x40006400  @ CAN_MCR
.equiv  CAN_CAN_MSR             , 0x40006404  @ CAN_MSR
.equiv  CAN_CAN_RDH0R           , 0x400065BC  @ CAN_RDH0R
.equiv  CAN_CAN_RDH1R           , 0x400065CC  @ CAN_RDH1R
.equiv  CAN_CAN_RDL0R           , 0x400065B8  @ CAN_RDL0R
.equiv  CAN_CAN_RDL1R           , 0x400065C8  @ CAN_RDL1R
.equiv  CAN_CAN_RDT0R           , 0x400065B4  @ CAN_RDT0R
.equiv  CAN_CAN_RDT1R           , 0x400065C4  @ CAN_RDT1R
.equiv  CAN_CAN_RF0R            , 0x4000640C  @ CAN_RF0R
.equiv  CAN_CAN_RF1R            , 0x40006410  @ CAN_RF1R
.equiv  CAN_CAN_RI0R            , 0x400065B0  @ CAN_RI0R
.equiv  CAN_CAN_RI1R            , 0x400065C0  @ CAN_RI1R
.equiv  CAN_CAN_TDH0R           , 0x4000658C  @ CAN_TDH0R
.equiv  CAN_CAN_TDH1R           , 0x4000659C  @ CAN_TDH1R
.equiv  CAN_CAN_TDH2R           , 0x400065AC  @ CAN_TDH2R
.equiv  CAN_CAN_TDL0R           , 0x40006588  @ CAN_TDL0R
.equiv  CAN_CAN_TDL1R           , 0x40006598  @ CAN_TDL1R
.equiv  CAN_CAN_TDL2R           , 0x400065A8  @ CAN_TDL2R
.equiv  CAN_CAN_TDT0R           , 0x40006584  @ CAN_TDT0R
.equiv  CAN_CAN_TDT1R           , 0x40006594  @ CAN_TDT1R
.equiv  CAN_CAN_TDT2R           , 0x400065A4  @ CAN_TDT2R
.equiv  CAN_CAN_TI0R            , 0x40006580  @ CAN_TI0R
.equiv  CAN_CAN_TI1R            , 0x40006590  @ CAN_TI1R
.equiv  CAN_CAN_TI2R            , 0x400065A0  @ CAN_TI2R
.equiv  CAN_CAN_TSR             , 0x40006408  @ CAN_TSR
.equiv  CAN_F0R1                , 0x40006640  @ Filter bank 0 register 1
.equiv  CAN_F0R2                , 0x40006644  @ Filter bank 0 register 2
.equiv  CAN_F1R1                , 0x40006648  @ Filter bank 1 register 1
.equiv  CAN_F1R2                , 0x4000664C  @ Filter bank 1 register 2
.equiv  CAN_F2R1                , 0x40006650  @ Filter bank 2 register 1
.equiv  CAN_F2R2                , 0x40006654  @ Filter bank 2 register 2
.equiv  CAN_F3R1                , 0x40006658  @ Filter bank 3 register 1
.equiv  CAN_F3R2                , 0x4000665C  @ Filter bank 3 register 2
.equiv  CAN_F4R1                , 0x40006660  @ Filter bank 4 register 1
.equiv  CAN_F4R2                , 0x40006664  @ Filter bank 4 register 2
.equiv  CAN_F5R1                , 0x40006668  @ Filter bank 5 register 1
.equiv  CAN_F5R2                , 0x4000666C  @ Filter bank 5 register 2
.equiv  CAN_F6R1                , 0x40006670  @ Filter bank 6 register 1
.equiv  CAN_F6R2                , 0x40006674  @ Filter bank 6 register 2
.equiv  CAN_F7R1                , 0x40006678  @ Filter bank 7 register 1
.equiv  CAN_F7R2                , 0x4000667C  @ Filter bank 7 register 2
.equiv  CAN_F8R1                , 0x40006680  @ Filter bank 8 register 1
.equiv  CAN_F8R2                , 0x40006684  @ Filter bank 8 register 2
.equiv  CAN_F9R1                , 0x40006688  @ Filter bank 9 register 1
.equiv  CAN_F9R2                , 0x4000668C  @ Filter bank 9 register 2
.equiv  CAN_F10R1               , 0x40006690  @ Filter bank 10 register 1
.equiv  CAN_F10R2               , 0x40006694  @ Filter bank 10 register 2
.equiv  CAN_F11R1               , 0x40006698  @ Filter bank 11 register 1
.equiv  CAN_F11R2               , 0x4000669C  @ Filter bank 11 register 2
.equiv  CAN_F12R1               , 0x400066A0  @ Filter bank 4 register 1
.equiv  CAN_F12R2               , 0x400066A4  @ Filter bank 12 register 2
.equiv  CAN_F13R1               , 0x400066A8  @ Filter bank 13 register 1
.equiv  CAN_F13R2               , 0x400066AC  @ Filter bank 13 register 2

.equiv  CRC_CR                  , 0x40023008  @ Control register
.equiv  CRC_DR                  , 0x40023000  @ Data register
.equiv  CRC_IDR                 , 0x40023004  @ Independent Data register

.equiv  DAC_CR                  , 0x40007400  @ Control register 
.equiv  DAC_DHR8R1              , 0x40007410  @ DAC channel1 8-bit right aligned data holding register 
.equiv  DAC_DHR8R2              , 0x4000741C  @ DAC channel2 8-bit right-aligned data holding register 
.equiv  DAC_DHR8RD              , 0x40007428  @ DUAL DAC 8-bit right aligned data holding register , Bits 31:16 Reserved
.equiv  DAC_DHR12L1             , 0x4000740C  @ DAC channel1 12-bit left aligned data holding register 
.equiv  DAC_DHR12L2             , 0x40007418  @ DAC channel2 12-bit left aligned data holding register 
.equiv  DAC_DHR12LD             , 0x40007424  @ DUAL DAC 12-bit left aligned data holding register , Bits 19:16 Reserved, Bits 3:0 Reserved
.equiv  DAC_DHR12R1             , 0x40007408  @ DAC channel1 12-bit right-aligned data holding register
.equiv  DAC_DHR12R2             , 0x40007414  @ DAC channel2 12-bit right aligned data holding register 
.equiv  DAC_DHR12RD             , 0x40007420  @ Dual DAC 12-bit right-aligned data holding register , Bits 31:28 Reserved, Bits 15:12 Reserved
.equiv  DAC_DOR1                , 0x4000742C  @ DAC channel1 data output register 
.equiv  DAC_DOR2                , 0x40007430  @ DAC channel2 data output register 
.equiv  DAC_SWTRIGR             , 0x40007404  @ DAC software trigger register 

.equiv  DBG_CR                  , 0xE0042004  @ DBGMCU_CR
.equiv  DBG_IDCODE              , 0xE0042000  @ DBGMCU_IDCODE

.equiv  DMA1_CCR1               , 0x40020008  @ DMA channel configuration register 
.equiv  DMA1_CCR2               , 0x4002001C  @ DMA channel configuration register 
.equiv  DMA1_CCR3               , 0x40020030  @ DMA channel configuration register 
.equiv  DMA1_CCR4               , 0x40020044  @ DMA channel configuration register 
.equiv  DMA1_CCR5               , 0x40020058  @ DMA channel configuration register 
.equiv  DMA1_CCR6               , 0x4002006C  @ DMA channel configuration register 
.equiv  DMA1_CCR7               , 0x40020080  @ DMA channel configuration register 
.equiv  DMA1_CMAR1              , 0x40020014  @ DMA channel 1 memory address register
.equiv  DMA1_CMAR2              , 0x40020028  @ DMA channel 2 memory address register
.equiv  DMA1_CMAR3              , 0x4002003C  @ DMA channel 3 memory address register
.equiv  DMA1_CMAR4              , 0x40020050  @ DMA channel 4 memory address register
.equiv  DMA1_CMAR5              , 0x40020064  @ DMA channel 5 memory address register
.equiv  DMA1_CMAR6              , 0x40020078  @ DMA channel 6 memory address register
.equiv  DMA1_CMAR7              , 0x4002008C  @ DMA channel 7 memory address register
.equiv  DMA1_CNDTR1             , 0x4002000C  @ DMA channel 1 number of data register
.equiv  DMA1_CNDTR2             , 0x40020020  @ DMA channel 2 number of data register
.equiv  DMA1_CNDTR3             , 0x40020034  @ DMA channel 3 number of data register
.equiv  DMA1_CNDTR4             , 0x40020048  @ DMA channel 4 number of data register
.equiv  DMA1_CNDTR5             , 0x4002005C  @ DMA channel 5 number of data register
.equiv  DMA1_CNDTR6             , 0x40020070  @ DMA channel 6 number of data register
.equiv  DMA1_CNDTR7             , 0x40020084  @ DMA channel 7 number of data register
.equiv  DMA1_CPAR1              , 0x40020010  @ DMA channel 1 peripheral address register
.equiv  DMA1_CPAR2              , 0x40020024  @ DMA channel 2 peripheral address register
.equiv  DMA1_CPAR3              , 0x40020038  @ DMA channel 3 peripheral address register
.equiv  DMA1_CPAR4              , 0x4002004C  @ DMA channel 4 peripheral address register
.equiv  DMA1_CPAR5              , 0x40020060  @ DMA channel 5 peripheral address register
.equiv  DMA1_CPAR6              , 0x40020074  @ DMA channel 6 peripheral address register
.equiv  DMA1_CPAR7              , 0x40020088  @ DMA channel 7 peripheral address register
.equiv  DMA1_IFCR               , 0x40020004  @ DMA interrupt flag clear register 
.equiv  DMA1_ISR                , 0x40020000  @ DMA interrupt status register 

.equiv  DMA2_CCR1               , 0x40020408  @ DMA channel configuration register 
.equiv  DMA2_CCR2               , 0x4002041C  @ DMA channel configuration register 
.equiv  DMA2_CCR3               , 0x40020430  @ DMA channel configuration register 
.equiv  DMA2_CCR4               , 0x40020444  @ DMA channel configuration register 
.equiv  DMA2_CCR5               , 0x40020458  @ DMA channel configuration register 
.equiv  DMA2_CCR6               , 0x4002046C  @ DMA channel configuration register 
.equiv  DMA2_CCR7               , 0x40020480  @ DMA channel configuration register 
.equiv  DMA2_CMAR1              , 0x40020414  @ DMA channel 1 memory address register
.equiv  DMA2_CMAR2              , 0x40020428  @ DMA channel 2 memory address register
.equiv  DMA2_CMAR3              , 0x4002043C  @ DMA channel 3 memory address register
.equiv  DMA2_CMAR4              , 0x40020450  @ DMA channel 4 memory address register
.equiv  DMA2_CMAR5              , 0x40020464  @ DMA channel 5 memory address register
.equiv  DMA2_CMAR6              , 0x40020478  @ DMA channel 6 memory address register
.equiv  DMA2_CMAR7              , 0x4002048C  @ DMA channel 7 memory address register
.equiv  DMA2_CNDTR1             , 0x4002040C  @ DMA channel 1 number of data register
.equiv  DMA2_CNDTR2             , 0x40020420  @ DMA channel 2 number of data register
.equiv  DMA2_CNDTR3             , 0x40020434  @ DMA channel 3 number of data register
.equiv  DMA2_CNDTR4             , 0x40020448  @ DMA channel 4 number of data register
.equiv  DMA2_CNDTR5             , 0x4002045C  @ DMA channel 5 number of data register
.equiv  DMA2_CNDTR6             , 0x40020470  @ DMA channel 6 number of data register
.equiv  DMA2_CNDTR7             , 0x40020484  @ DMA channel 7 number of data register
.equiv  DMA2_CPAR1              , 0x40020410  @ DMA channel 1 peripheral address register
.equiv  DMA2_CPAR2              , 0x40020424  @ DMA channel 2 peripheral address register
.equiv  DMA2_CPAR3              , 0x40020438  @ DMA channel 3 peripheral address register
.equiv  DMA2_CPAR4              , 0x4002044C  @ DMA channel 4 peripheral address register
.equiv  DMA2_CPAR5              , 0x40020460  @ DMA channel 5 peripheral address register
.equiv  DMA2_CPAR6              , 0x40020474  @ DMA channel 6 peripheral address register
.equiv  DMA2_CPAR7              , 0x40020488  @ DMA channel 7 peripheral address register
.equiv  DMA2_IFCR               , 0x40020404  @ DMA interrupt flag clear register 
.equiv  DMA2_ISR                , 0x40020400  @ DMA interrupt status register 

.equiv  EXTI_EMR                , 0x40010404  @ Event mask register 
.equiv  EXTI_FTSR               , 0x4001040C  @ Falling Trigger selection register 
.equiv  EXTI_IMR                , 0x40010400  @ Interrupt mask register 
.equiv  EXTI_PR                 , 0x40010414  @ Pending register 
.equiv  EXTI_RTSR               , 0x40010408  @ Rising Trigger selection register 
.equiv  EXTI_SWIER              , 0x40010410  @ Software interrupt event register 

.equiv  FLASH_ACR               , 0x40022000  @ Flash access control register
.equiv  FLASH_AR                , 0x40022014  @ Flash address register
.equiv  FLASH_CR                , 0x40022010  @ Control register
.equiv  FLASH_KEYR              , 0x40022004  @ Flash key register
.equiv  FLASH_OBR               , 0x4002201C  @ Option byte register
.equiv  FLASH_OPTKEYR           , 0x40022008  @ Flash option key register
.equiv  FLASH_SR                , 0x4002200C  @ Status register
.equiv  FLASH_WRPR              , 0x40022020  @ Write protection register

.equiv  FSMC_BCR1               , 0xA0000000  @ SRAM/NOR-Flash chip-select control register 1
.equiv  FSMC_BCR2               , 0xA0000008  @ SRAM/NOR-Flash chip-select control register 2
.equiv  FSMC_BCR3               , 0xA0000010  @ SRAM/NOR-Flash chip-select control register 3
.equiv  FSMC_BCR4               , 0xA0000018  @ SRAM/NOR-Flash chip-select control register 4
.equiv  FSMC_BTR1               , 0xA0000004  @ SRAM/NOR-Flash chip-select timing register 1
.equiv  FSMC_BTR2               , 0xA000000C  @ SRAM/NOR-Flash chip-select timing register 2
.equiv  FSMC_BTR3               , 0xA0000014  @ SRAM/NOR-Flash chip-select timing register 3
.equiv  FSMC_BTR4               , 0xA000001C  @ SRAM/NOR-Flash chip-select timing register 4
.equiv  FSMC_BWTR1              , 0xA0000104  @ SRAM/NOR-Flash write timing registers 1
.equiv  FSMC_BWTR2              , 0xA000010C  @ SRAM/NOR-Flash write timing registers 2
.equiv  FSMC_BWTR3              , 0xA0000114  @ SRAM/NOR-Flash write timing registers 3
.equiv  FSMC_BWTR4              , 0xA000011C  @ SRAM/NOR-Flash write timing registers 4
.equiv  FSMC_ECCR2              , 0xA0000074  @ ECC result register 2
.equiv  FSMC_ECCR3              , 0xA0000094  @ ECC result register 3
.equiv  FSMC_PATT2              , 0xA000006C  @ Attribute memory space timing register 2
.equiv  FSMC_PATT3              , 0xA000008C  @ Attribute memory space timing register 3
.equiv  FSMC_PATT4              , 0xA00000AC  @ Attribute memory space timing register 4
.equiv  FSMC_PCR2               , 0xA0000060  @ PC Card/NAND Flash control register 2
.equiv  FSMC_PCR3               , 0xA0000080  @ PC Card/NAND Flash control register 3
.equiv  FSMC_PCR4               , 0xA00000A0  @ PC Card/NAND Flash control register 4
.equiv  FSMC_PIO4               , 0xA00000B0  @ I/O space timing register 4
.equiv  FSMC_PMEM2              , 0xA0000068  @ Common memory space timing register 2
.equiv  FSMC_PMEM3              , 0xA0000088  @ Common memory space timing register 3
.equiv  FSMC_PMEM4              , 0xA00000A8  @ Common memory space timing register 4
.equiv  FSMC_SR2                , 0xA0000064  @ FIFO status and interrupt register 2
.equiv  FSMC_SR3                , 0xA0000084  @ FIFO status and interrupt register 3
.equiv  FSMC_SR4                , 0xA00000A4  @ FIFO status and interrupt register 4

.equiv  GPIOA_BRR               , 0x40010814  @ Port bit reset register 
.equiv  GPIOA_BSRR              , 0x40010810  @ Port bit set/reset register 
.equiv  GPIOA_CRH               , 0x40010804  @ Port configuration register high 
.equiv  GPIOA_CRL               , 0x40010800  @ Port configuration register low 
.equiv  GPIOA_IDR               , 0x40010808  @ Port input data register 
.equiv  GPIOA_LCKR              , 0x40010818  @ Port configuration lock register
.equiv  GPIOA_ODR               , 0x4001080C  @ Port output data register 

.equiv  GPIOB_BRR               , 0x40010C14  @ Port bit reset register 
.equiv  GPIOB_BSRR              , 0x40010C10  @ Port bit set/reset register 
.equiv  GPIOB_CRH               , 0x40010C04  @ Port configuration register high 
.equiv  GPIOB_CRL               , 0x40010C00  @ Port configuration register low 
.equiv  GPIOB_IDR               , 0x40010C08  @ Port input data register 
.equiv  GPIOB_LCKR              , 0x40010C18  @ Port configuration lock register
.equiv  GPIOB_ODR               , 0x40010C0C  @ Port output data register 

.equiv  GPIOC_BRR               , 0x40011014  @ Port bit reset register 
.equiv  GPIOC_BSRR              , 0x40011010  @ Port bit set/reset register 
.equiv  GPIOC_CRH               , 0x40011004  @ Port configuration register high 
.equiv  GPIOC_CRL               , 0x40011000  @ Port configuration register low 
.equiv  GPIOC_IDR               , 0x40011008  @ Port input data register 
.equiv  GPIOC_LCKR              , 0x40011018  @ Port configuration lock register
.equiv  GPIOC_ODR               , 0x4001100C  @ Port output data register 

.equiv  GPIOD_BRR               , 0x40011414  @ Port bit reset register 
.equiv  GPIOD_BSRR              , 0x40011410  @ Port bit set/reset register 
.equiv  GPIOD_CRH               , 0x40011404  @ Port configuration register high 
.equiv  GPIOD_CRL               , 0x40011400  @ Port configuration register low 
.equiv  GPIOD_IDR               , 0x40011408  @ Port input data register 
.equiv  GPIOD_LCKR              , 0x40011418  @ Port configuration lock register
.equiv  GPIOD_ODR               , 0x4001140C  @ Port output data register 

.equiv  GPIOE_BRR               , 0x40011814  @ Port bit reset register 
.equiv  GPIOE_BSRR              , 0x40011810  @ Port bit set/reset register 
.equiv  GPIOE_CRH               , 0x40011804  @ Port configuration register high 
.equiv  GPIOE_CRL               , 0x40011800  @ Port configuration register low 
.equiv  GPIOE_IDR               , 0x40011808  @ Port input data register 
.equiv  GPIOE_LCKR              , 0x40011818  @ Port configuration lock register
.equiv  GPIOE_ODR               , 0x4001180C  @ Port output data register 

.equiv  GPIOF_BRR               , 0x40011C14  @ Port bit reset register 
.equiv  GPIOF_BSRR              , 0x40011C10  @ Port bit set/reset register 
.equiv  GPIOF_CRH               , 0x40011C04  @ Port configuration register high 
.equiv  GPIOF_CRL               , 0x40011C00  @ Port configuration register low 
.equiv  GPIOF_IDR               , 0x40011C08  @ Port input data register 
.equiv  GPIOF_LCKR              , 0x40011C18  @ Port configuration lock register
.equiv  GPIOF_ODR               , 0x40011C0C  @ Port output data register 

.equiv  GPIOG_BRR               , 0x40012014  @ Port bit reset register 
.equiv  GPIOG_BSRR              , 0x40012010  @ Port bit set/reset register 
.equiv  GPIOG_CRH               , 0x40012004  @ Port configuration register high 
.equiv  GPIOG_CRL               , 0x40012000  @ Port configuration register low 
.equiv  GPIOG_IDR               , 0x40012008  @ Port input data register 
.equiv  GPIOG_LCKR              , 0x40012018  @ Port configuration lock register
.equiv  GPIOG_ODR               , 0x4001200C  @ Port output data register 

.equiv  I2C1_CCR                , 0x4000541C  @ Clock control register
.equiv  I2C1_CR1                , 0x40005400  @ Control register 1
.equiv  I2C1_CR2                , 0x40005404  @ Control register 2
.equiv  I2C1_DR                 , 0x40005410  @ Data register
.equiv  I2C1_OAR1               , 0x40005408  @ Own address register 1
.equiv  I2C1_OAR2               , 0x4000540C  @ Own address register 2
.equiv  I2C1_SR1                , 0x40005414  @ Status register 1
.equiv  I2C1_SR2                , 0x40005418  @ Status register 2
.equiv  I2C1_TRISE              , 0x40005420  @ TRISE register

.equiv  I2C2_CCR                , 0x4000581C  @ Clock control register
.equiv  I2C2_CR1                , 0x40005800  @ Control register 1
.equiv  I2C2_CR2                , 0x40005804  @ Control register 2
.equiv  I2C2_DR                 , 0x40005810  @ Data register
.equiv  I2C2_OAR1               , 0x40005808  @ Own address register 1
.equiv  I2C2_OAR2               , 0x4000580C  @ Own address register 2
.equiv  I2C2_SR1                , 0x40005814  @ Status register 1
.equiv  I2C2_SR2                , 0x40005818  @ Status register 2
.equiv  I2C2_TRISE              , 0x40005820  @ TRISE register

.equiv  IWDG_KR                 , 0x40003000  @ Key register 
.equiv  IWDG_PR                 , 0x40003004  @ Prescaler register 
.equiv  IWDG_RLR                , 0x40003008  @ Reload register 
.equiv  IWDG_SR                 , 0x4000300C  @ Status register 

.equiv  NVIC_IABR0              , 0xE000E300  @ Interrupt Active Bit Register
.equiv  NVIC_IABR1              , 0xE000E304  @ Interrupt Active Bit Register
.equiv  NVIC_ICER0              , 0xE000E180  @ Interrupt Clear-Enable Register
.equiv  NVIC_ICER1              , 0xE000E184  @ Interrupt Clear-Enable Register
.equiv  NVIC_ICPR0              , 0xE000E280  @ Interrupt Clear-Pending Register
.equiv  NVIC_ICPR1              , 0xE000E284  @ Interrupt Clear-Pending Register
.equiv  NVIC_ICTR               , 0xE000E004  @ Interrupt Controller Type Register
.equiv  NVIC_IPR0               , 0xE000E400  @ Interrupt Priority Register
.equiv  NVIC_IPR1               , 0xE000E404  @ Interrupt Priority Register
.equiv  NVIC_IPR2               , 0xE000E408  @ Interrupt Priority Register
.equiv  NVIC_IPR3               , 0xE000E40C  @ Interrupt Priority Register
.equiv  NVIC_IPR4               , 0xE000E410  @ Interrupt Priority Register
.equiv  NVIC_IPR5               , 0xE000E414  @ Interrupt Priority Register
.equiv  NVIC_IPR6               , 0xE000E418  @ Interrupt Priority Register
.equiv  NVIC_IPR7               , 0xE000E41C  @ Interrupt Priority Register
.equiv  NVIC_IPR8               , 0xE000E420  @ Interrupt Priority Register
.equiv  NVIC_IPR9               , 0xE000E424  @ Interrupt Priority Register
.equiv  NVIC_IPR10              , 0xE000E428  @ Interrupt Priority Register
.equiv  NVIC_IPR11              , 0xE000E42C  @ Interrupt Priority Register
.equiv  NVIC_IPR12              , 0xE000E430  @ Interrupt Priority Register
.equiv  NVIC_IPR13              , 0xE000E434  @ Interrupt Priority Register
.equiv  NVIC_IPR14              , 0xE000E438  @ Interrupt Priority Register
.equiv  NVIC_ISER0              , 0xE000E100  @ Interrupt Set-Enable Register
.equiv  NVIC_ISER1              , 0xE000E104  @ Interrupt Set-Enable Register
.equiv  NVIC_ISPR0              , 0xE000E200  @ Interrupt Set-Pending Register
.equiv  NVIC_ISPR1              , 0xE000E204  @ Interrupt Set-Pending Register
.equiv  NVIC_STIR               , 0xE000EF00  @ Software Triggered Interrupt Register

.equiv  PWR_CR                  , 0x40007000  @ Power control register 
.equiv  PWR_CSR                 , 0x40007004  @ Power control register 

.equiv  RCC_AHBENR              , 0x40021014  @ AHB Peripheral Clock enable register 
.equiv  RCC_APB1ENR             , 0x4002101C  @ APB1 peripheral clock enable register 
.equiv  RCC_APB1RSTR            , 0x40021010  @ APB1 peripheral reset register 
.equiv  RCC_APB2ENR             , 0x40021018  @ APB2 peripheral clock enable register 
.equiv  RCC_APB2RSTR            , 0x4002100C  @ APB2 peripheral reset register 
.equiv  RCC_BDCR                , 0x40021020  @ Backup domain control register 
.equiv  RCC_CFGR                , 0x40021004  @ Clock configuration register 
.equiv  RCC_CIR                 , 0x40021008  @ Clock interrupt register 
.equiv  RCC_CR                  , 0x40021000  @ Clock control register
.equiv  RCC_CSR                 , 0x40021024  @ Control/status register 

.equiv  RTC_ALRH                , 0x40002820  @ RTC Alarm Register High
.equiv  RTC_ALRL                , 0x40002824  @ RTC Alarm Register Low
.equiv  RTC_CNTH                , 0x40002818  @ RTC Counter Register High
.equiv  RTC_CNTL                , 0x4000281C  @ RTC Counter Register Low
.equiv  RTC_CRH                 , 0x40002800  @ RTC Control Register High
.equiv  RTC_CRL                 , 0x40002804  @ RTC Control Register Low
.equiv  RTC_DIVH                , 0x40002810  @ RTC Prescaler Divider Register High
.equiv  RTC_DIVL                , 0x40002814  @ RTC Prescaler Divider Register Low
.equiv  RTC_PRLH                , 0x40002808  @ RTC Prescaler Load Register High
.equiv  RTC_PRLL                , 0x4000280C  @ RTC Prescaler Load Register Low

.equiv  SDIO_ARG                , 0x40018008  @ Bits 31:0 = : Command argument
.equiv  SDIO_CLKCR              , 0x40018004  @ SDI clock control register 
.equiv  SDIO_CMD                , 0x4001800C  @ SDIO command register 
.equiv  SDIO_DCOUNT             , 0x40018030  @ Bits 24:0 = DATACOUNT: Data count value
.equiv  SDIO_DCTRL              , 0x4001802C  @ SDIO data control register 
.equiv  SDIO_DLEN               , 0x40018028  @ Bits 24:0 = DATALENGTH: Data length value
.equiv  SDIO_DTIMER             , 0x40018024  @ Bits 31:0 = DATATIME: Data timeout period
.equiv  SDIO_FIFO               , 0x40018080  @ bits 31:0 = FIFOData: Receive and transmit FIFO data
.equiv  SDIO_FIFOCNT            , 0x40018048  @ Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the FIFO
.equiv  SDIO_ICR                , 0x40018038  @ SDIO interrupt clear register 
.equiv  SDIO_MASK               , 0x4001803C  @ SDIO mask register 
.equiv  SDIO_POWER              , 0x40018000  @ Bits 1:0 = PWRCTRL: Power supply control bits
.equiv  SDIO_RESP2              , 0x40018018  @ Bits 31:0 = CARDSTATUS2
.equiv  SDIO_RESP3              , 0x4001801C  @ Bits 31:0 = CARDSTATUS3
.equiv  SDIO_RESP4              , 0x40018020  @ Bits 31:0 = CARDSTATUS4
.equiv  SDIO_RESPCMD            , 0x40018010  @ SDIO command register
.equiv  SDIO_RESPI1             , 0x40018014  @ Bits 31:0 = CARDSTATUS1
.equiv  SDIO_STA                , 0x40018034  @ SDIO status register 

.equiv  SPI1_CR1                , 0x40013000  @ control register 1
.equiv  SPI1_CR2                , 0x40013004  @ control register 2
.equiv  SPI1_CRCPR              , 0x40013010  @ CRC polynomial register
.equiv  SPI1_DR                 , 0x4001300C  @ data register
.equiv  SPI1_I2SCFGR            , 0x4001301C  @ I2S configuration register
.equiv  SPI1_I2SPR              , 0x40013020  @ I2S prescaler register
.equiv  SPI1_RXCRCR             , 0x40013014  @ RX CRC register
.equiv  SPI1_SR                 , 0x40013008  @ status register
.equiv  SPI1_TXCRCR             , 0x40013018  @ TX CRC register

.equiv  SPI2_CR1                , 0x40003800  @ control register 1
.equiv  SPI2_CR2                , 0x40003804  @ control register 2
.equiv  SPI2_CRCPR              , 0x40003810  @ CRC polynomial register
.equiv  SPI2_DR                 , 0x4000380C  @ data register
.equiv  SPI2_I2SCFGR            , 0x4000381C  @ I2S configuration register
.equiv  SPI2_I2SPR              , 0x40003820  @ I2S prescaler register
.equiv  SPI2_RXCRCR             , 0x40003814  @ RX CRC register
.equiv  SPI2_SR                 , 0x40003808  @ status register
.equiv  SPI2_TXCRCR             , 0x40003818  @ TX CRC register

.equiv  SPI3_CR1                , 0x40003C00  @ control register 1
.equiv  SPI3_CR2                , 0x40003C04  @ control register 2
.equiv  SPI3_CRCPR              , 0x40003C10  @ CRC polynomial register
.equiv  SPI3_DR                 , 0x40003C0C  @ data register
.equiv  SPI3_I2SCFGR            , 0x40003C1C  @ I2S configuration register
.equiv  SPI3_I2SPR              , 0x40003C20  @ I2S prescaler register
.equiv  SPI3_RXCRCR             , 0x40003C14  @ RX CRC register
.equiv  SPI3_SR                 , 0x40003C08  @ status register
.equiv  SPI3_TXCRCR             , 0x40003C18  @ TX CRC register

.equiv  STK_CALIB               , 0xE000E01C  @ Calibration Value Register
.equiv  STK_CTRL                , 0xE000E010  @ Control and Status Register
.equiv  STK_LOAD                , 0xE000E014  @ Reload Value Register
.equiv  STK_VAL                 , 0xE000E018  @ Current Value Register

.equiv  TIM1_ARR                , 0x40012C2C  @ auto-reload register
.equiv  TIM1_BDTR               , 0x40012C44  @ break and dead-time register
.equiv  TIM1_CCER               , 0x40012C20  @ capture/compare enable register
.equiv  TIM1_CCMR1_INPUT        , 0x40012C18  @ capture/compare mode register 1 
.equiv  TIM1_CCMR1_OUTPUT       , 0x40012C18  @ capture/compare mode register 
.equiv  TIM1_CCMR2_INPUT        , 0x40012C1C  @ capture/compare mode register 2 
.equiv  TIM1_CCMR2_OUTPUT       , 0x40012C1C  @ capture/compare mode register 
.equiv  TIM1_CCR1               , 0x40012C34  @ capture/compare register 1
.equiv  TIM1_CCR2               , 0x40012C38  @ capture/compare register 2
.equiv  TIM1_CCR3               , 0x40012C3C  @ capture/compare register 3
.equiv  TIM1_CCR4               , 0x40012C40  @ capture/compare register 4
.equiv  TIM1_CNT                , 0x40012C24  @ counter
.equiv  TIM1_CR1                , 0x40012C00  @ control register 1
.equiv  TIM1_CR2                , 0x40012C04  @ control register 2
.equiv  TIM1_DCR                , 0x40012C48  @ DMA control register
.equiv  TIM1_DIER               , 0x40012C0C  @ DMA/Interrupt enable register
.equiv  TIM1_DMAR               , 0x40012C4C  @ DMA address for full transfer
.equiv  TIM1_EGR                , 0x40012C14  @ event generation register
.equiv  TIM1_PSC                , 0x40012C28  @ prescaler
.equiv  TIM1_RCR                , 0x40012C30  @ repetition counter register
.equiv  TIM1_SMCR               , 0x40012C08  @ slave mode control register
.equiv  TIM1_SR                 , 0x40012C10  @ status register

.equiv  TIM10_ARR               , 0x4001502C  @ auto-reload register
.equiv  TIM10_CCER              , 0x40015020  @ capture/compare enable register
.equiv  TIM10_CCMR1_INPUT       , 0x40015018  @ capture/compare mode register 
.equiv  TIM10_CCMR1_OUTPUT      , 0x40015018  @ capture/compare mode register 
.equiv  TIM10_CCR1              , 0x40015034  @ capture/compare register 1
.equiv  TIM10_CNT               , 0x40015024  @ counter
.equiv  TIM10_CR1               , 0x40015000  @ control register 1
.equiv  TIM10_CR2               , 0x40015004  @ control register 2
.equiv  TIM10_DIER              , 0x4001500C  @ DMA/Interrupt enable register
.equiv  TIM10_EGR               , 0x40015014  @ event generation register
.equiv  TIM10_PSC               , 0x40015028  @ prescaler
.equiv  TIM10_SR                , 0x40015010  @ status register

.equiv  TIM11_ARR               , 0x4001542C  @ auto-reload register
.equiv  TIM11_CCER              , 0x40015420  @ capture/compare enable register
.equiv  TIM11_CCMR1_INPUT       , 0x40015418  @ capture/compare mode register 
.equiv  TIM11_CCMR1_OUTPUT      , 0x40015418  @ capture/compare mode register 
.equiv  TIM11_CCR1              , 0x40015434  @ capture/compare register 1
.equiv  TIM11_CNT               , 0x40015424  @ counter
.equiv  TIM11_CR1               , 0x40015400  @ control register 1
.equiv  TIM11_CR2               , 0x40015404  @ control register 2
.equiv  TIM11_DIER              , 0x4001540C  @ DMA/Interrupt enable register
.equiv  TIM11_EGR               , 0x40015414  @ event generation register
.equiv  TIM11_PSC               , 0x40015428  @ prescaler
.equiv  TIM11_SR                , 0x40015410  @ status register

.equiv  TIM12_ARR               , 0x4000182C  @ auto-reload register
.equiv  TIM12_CCER              , 0x40001820  @ capture/compare enable register
.equiv  TIM12_CCMR1_INPUT       , 0x40001818  @ capture/compare mode register 1 
.equiv  TIM12_CCMR1_OUTPUT      , 0x40001818  @ capture/compare mode register 1 
.equiv  TIM12_CCR1              , 0x40001834  @ capture/compare register 1
.equiv  TIM12_CCR2              , 0x40001838  @ capture/compare register 2
.equiv  TIM12_CNT               , 0x40001824  @ counter
.equiv  TIM12_CR1               , 0x40001800  @ control register 1
.equiv  TIM12_CR2               , 0x40001804  @ control register 2
.equiv  TIM12_DIER              , 0x4000180C  @ DMA/Interrupt enable register
.equiv  TIM12_EGR               , 0x40001814  @ event generation register
.equiv  TIM12_PSC               , 0x40001828  @ prescaler
.equiv  TIM12_SMCR              , 0x40001808  @ slave mode control register
.equiv  TIM12_SR                , 0x40001810  @ status register

.equiv  TIM13_ARR               , 0x40001C2C  @ auto-reload register
.equiv  TIM13_CCER              , 0x40001C20  @ capture/compare enable register
.equiv  TIM13_CCMR1_INPUT       , 0x40001C18  @ capture/compare mode register 
.equiv  TIM13_CCMR1_OUTPUT      , 0x40001C18  @ capture/compare mode register 
.equiv  TIM13_CCR1              , 0x40001C34  @ capture/compare register 1
.equiv  TIM13_CNT               , 0x40001C24  @ counter
.equiv  TIM13_CR1               , 0x40001C00  @ control register 1
.equiv  TIM13_CR2               , 0x40001C04  @ control register 2
.equiv  TIM13_DIER              , 0x40001C0C  @ DMA/Interrupt enable register
.equiv  TIM13_EGR               , 0x40001C14  @ event generation register
.equiv  TIM13_PSC               , 0x40001C28  @ prescaler
.equiv  TIM13_SR                , 0x40001C10  @ status register

.equiv  TIM14_ARR               , 0x4000202C  @ auto-reload register
.equiv  TIM14_CCER              , 0x40002020  @ capture/compare enable register
.equiv  TIM14_CCMR1_INPUT       , 0x40002018  @ capture/compare mode register 
.equiv  TIM14_CCMR1_OUTPUT      , 0x40002018  @ capture/compare mode register 
.equiv  TIM14_CCR1              , 0x40002034  @ capture/compare register 1
.equiv  TIM14_CNT               , 0x40002024  @ counter
.equiv  TIM14_CR1               , 0x40002000  @ control register 1
.equiv  TIM14_CR2               , 0x40002004  @ control register 2
.equiv  TIM14_DIER              , 0x4000200C  @ DMA/Interrupt enable register
.equiv  TIM14_EGR               , 0x40002014  @ event generation register
.equiv  TIM14_PSC               , 0x40002028  @ prescaler
.equiv  TIM14_SR                , 0x40002010  @ status register

.equiv  TIM2_ARR                , 0x4000002C  @ auto-reload register
.equiv  TIM2_CCER               , 0x40000020  @ capture/compare enable register
.equiv  TIM2_CCMR1_INPUT        , 0x40000018  @ capture/compare mode register 1 
.equiv  TIM2_CCMR1_OUTPUT       , 0x40000018  @ capture/compare mode register 1 
.equiv  TIM2_CCMR2_INPUT        , 0x4000001C  @ capture/compare mode register 2 
.equiv  TIM2_CCMR2_OUTPUT       , 0x4000001C  @ capture/compare mode register 2 
.equiv  TIM2_CCR1               , 0x40000034  @ capture/compare register 1
.equiv  TIM2_CCR2               , 0x40000038  @ capture/compare register 2
.equiv  TIM2_CCR3               , 0x4000003C  @ capture/compare register 3
.equiv  TIM2_CCR4               , 0x40000040  @ capture/compare register 4
.equiv  TIM2_CNT                , 0x40000024  @ counter
.equiv  TIM2_CR1                , 0x40000000  @ control register 1
.equiv  TIM2_CR2                , 0x40000004  @ control register 2
.equiv  TIM2_DCR                , 0x40000048  @ DMA control register
.equiv  TIM2_DIER               , 0x4000000C  @ DMA/Interrupt enable register
.equiv  TIM2_DMAR               , 0x4000004C  @ DMA address for full transfer
.equiv  TIM2_EGR                , 0x40000014  @ event generation register
.equiv  TIM2_PSC                , 0x40000028  @ prescaler
.equiv  TIM2_SMCR               , 0x40000008  @ slave mode control register
.equiv  TIM2_SR                 , 0x40000010  @ status register

.equiv  TIM3_ARR                , 0x4000042C  @ auto-reload register
.equiv  TIM3_CCER               , 0x40000420  @ capture/compare enable register
.equiv  TIM3_CCMR1_INPUT        , 0x40000418  @ capture/compare mode register 1 
.equiv  TIM3_CCMR1_OUTPUT       , 0x40000418  @ capture/compare mode register 1 
.equiv  TIM3_CCMR2_INPUT        , 0x4000041C  @ capture/compare mode register 2 
.equiv  TIM3_CCMR2_OUTPUT       , 0x4000041C  @ capture/compare mode register 2 
.equiv  TIM3_CCR1               , 0x40000434  @ capture/compare register 1
.equiv  TIM3_CCR2               , 0x40000438  @ capture/compare register 2
.equiv  TIM3_CCR3               , 0x4000043C  @ capture/compare register 3
.equiv  TIM3_CCR4               , 0x40000440  @ capture/compare register 4
.equiv  TIM3_CNT                , 0x40000424  @ counter
.equiv  TIM3_CR1                , 0x40000400  @ control register 1
.equiv  TIM3_CR2                , 0x40000404  @ control register 2
.equiv  TIM3_DCR                , 0x40000448  @ DMA control register
.equiv  TIM3_DIER               , 0x4000040C  @ DMA/Interrupt enable register
.equiv  TIM3_DMAR               , 0x4000044C  @ DMA address for full transfer
.equiv  TIM3_EGR                , 0x40000414  @ event generation register
.equiv  TIM3_PSC                , 0x40000428  @ prescaler
.equiv  TIM3_SMCR               , 0x40000408  @ slave mode control register
.equiv  TIM3_SR                 , 0x40000410  @ status register

.equiv  TIM4_ARR                , 0x4000082C  @ auto-reload register
.equiv  TIM4_CCER               , 0x40000820  @ capture/compare enable register
.equiv  TIM4_CCMR1_INPUT        , 0x40000818  @ capture/compare mode register 1 
.equiv  TIM4_CCMR1_OUTPUT       , 0x40000818  @ capture/compare mode register 1 
.equiv  TIM4_CCMR2_INPUT        , 0x4000081C  @ capture/compare mode register 2 
.equiv  TIM4_CCMR2_OUTPUT       , 0x4000081C  @ capture/compare mode register 2 
.equiv  TIM4_CCR1               , 0x40000834  @ capture/compare register 1
.equiv  TIM4_CCR2               , 0x40000838  @ capture/compare register 2
.equiv  TIM4_CCR3               , 0x4000083C  @ capture/compare register 3
.equiv  TIM4_CCR4               , 0x40000840  @ capture/compare register 4
.equiv  TIM4_CNT                , 0x40000824  @ counter
.equiv  TIM4_CR1                , 0x40000800  @ control register 1
.equiv  TIM4_CR2                , 0x40000804  @ control register 2
.equiv  TIM4_DCR                , 0x40000848  @ DMA control register
.equiv  TIM4_DIER               , 0x4000080C  @ DMA/Interrupt enable register
.equiv  TIM4_DMAR               , 0x4000084C  @ DMA address for full transfer
.equiv  TIM4_EGR                , 0x40000814  @ event generation register
.equiv  TIM4_PSC                , 0x40000828  @ prescaler
.equiv  TIM4_SMCR               , 0x40000808  @ slave mode control register
.equiv  TIM4_SR                 , 0x40000810  @ status register

.equiv  TIM5_ARR                , 0x40000C2C  @ auto-reload register
.equiv  TIM5_CCER               , 0x40000C20  @ capture/compare enable register
.equiv  TIM5_CCMR1_INPUT        , 0x40000C18  @ capture/compare mode register 1 
.equiv  TIM5_CCMR1_OUTPUT       , 0x40000C18  @ capture/compare mode register 1 
.equiv  TIM5_CCMR2_INPUT        , 0x40000C1C  @ capture/compare mode register 2 
.equiv  TIM5_CCMR2_OUTPUT       , 0x40000C1C  @ capture/compare mode register 2 
.equiv  TIM5_CCR1               , 0x40000C34  @ capture/compare register 1
.equiv  TIM5_CCR2               , 0x40000C38  @ capture/compare register 2
.equiv  TIM5_CCR3               , 0x40000C3C  @ capture/compare register 3
.equiv  TIM5_CCR4               , 0x40000C40  @ capture/compare register 4
.equiv  TIM5_CNT                , 0x40000C24  @ counter
.equiv  TIM5_CR1                , 0x40000C00  @ control register 1
.equiv  TIM5_CR2                , 0x40000C04  @ control register 2
.equiv  TIM5_DCR                , 0x40000C48  @ DMA control register
.equiv  TIM5_DIER               , 0x40000C0C  @ DMA/Interrupt enable register
.equiv  TIM5_DMAR               , 0x40000C4C  @ DMA address for full transfer
.equiv  TIM5_EGR                , 0x40000C14  @ event generation register
.equiv  TIM5_PSC                , 0x40000C28  @ prescaler
.equiv  TIM5_SMCR               , 0x40000C08  @ slave mode control register
.equiv  TIM5_SR                 , 0x40000C10  @ status register

.equiv  TIM6_ARR                , 0x4000102C  @ auto-reload register
.equiv  TIM6_CNT                , 0x40001024  @ counter
.equiv  TIM6_CR1                , 0x40001000  @ control register 1
.equiv  TIM6_CR2                , 0x40001004  @ control register 2
.equiv  TIM6_DIER               , 0x4000100C  @ DMA/Interrupt enable register
.equiv  TIM6_EGR                , 0x40001014  @ event generation register
.equiv  TIM6_PSC                , 0x40001028  @ prescaler
.equiv  TIM6_SR                 , 0x40001010  @ status register

.equiv  TIM7_ARR                , 0x4000142C  @ auto-reload register
.equiv  TIM7_CNT                , 0x40001424  @ counter
.equiv  TIM7_CR1                , 0x40001400  @ control register 1
.equiv  TIM7_CR2                , 0x40001404  @ control register 2
.equiv  TIM7_DIER               , 0x4000140C  @ DMA/Interrupt enable register
.equiv  TIM7_EGR                , 0x40001414  @ event generation register
.equiv  TIM7_PSC                , 0x40001428  @ prescaler
.equiv  TIM7_SR                 , 0x40001410  @ status register

.equiv  TIM8_ARR                , 0x4001342C  @ auto-reload register
.equiv  TIM8_BDTR               , 0x40013444  @ break and dead-time register
.equiv  TIM8_CCER               , 0x40013420  @ capture/compare enable register
.equiv  TIM8_CCMR1_INPUT        , 0x40013418  @ capture/compare mode register 1 
.equiv  TIM8_CCMR1_OUTPUT       , 0x40013418  @ capture/compare mode register 
.equiv  TIM8_CCMR2_INPUT        , 0x4001341C  @ capture/compare mode register 2 
.equiv  TIM8_CCMR2_OUTPUT       , 0x4001341C  @ capture/compare mode register 
.equiv  TIM8_CCR1               , 0x40013434  @ capture/compare register 1
.equiv  TIM8_CCR2               , 0x40013438  @ capture/compare register 2
.equiv  TIM8_CCR3               , 0x4001343C  @ capture/compare register 3
.equiv  TIM8_CCR4               , 0x40013440  @ capture/compare register 4
.equiv  TIM8_CNT                , 0x40013424  @ counter
.equiv  TIM8_CR1                , 0x40013400  @ control register 1
.equiv  TIM8_CR2                , 0x40013404  @ control register 2
.equiv  TIM8_DCR                , 0x40013448  @ DMA control register
.equiv  TIM8_DIER               , 0x4001340C  @ DMA/Interrupt enable register
.equiv  TIM8_DMAR               , 0x4001344C  @ DMA address for full transfer
.equiv  TIM8_EGR                , 0x40013414  @ event generation register
.equiv  TIM8_PSC                , 0x40013428  @ prescaler
.equiv  TIM8_RCR                , 0x40013430  @ repetition counter register
.equiv  TIM8_SMCR               , 0x40013408  @ slave mode control register
.equiv  TIM8_SR                 , 0x40013410  @ status register

.equiv  TIM9_ARR                , 0x40014C2C  @ auto-reload register
.equiv  TIM9_CCER               , 0x40014C20  @ capture/compare enable register
.equiv  TIM9_CCMR1_INPUT        , 0x40014C18  @ capture/compare mode register 1 
.equiv  TIM9_CCMR1_OUTPUT       , 0x40014C18  @ capture/compare mode register 1 
.equiv  TIM9_CCR1               , 0x40014C34  @ capture/compare register 1
.equiv  TIM9_CCR2               , 0x40014C38  @ capture/compare register 2
.equiv  TIM9_CNT                , 0x40014C24  @ counter
.equiv  TIM9_CR1                , 0x40014C00  @ control register 1
.equiv  TIM9_CR2                , 0x40014C04  @ control register 2
.equiv  TIM9_DIER               , 0x40014C0C  @ DMA/Interrupt enable register
.equiv  TIM9_EGR                , 0x40014C14  @ event generation register
.equiv  TIM9_PSC                , 0x40014C28  @ prescaler
.equiv  TIM9_SMCR               , 0x40014C08  @ slave mode control register
.equiv  TIM9_SR                 , 0x40014C10  @ status register

.equiv  UART4_BRR               , 0x40004C08  @ UART4_BRR
.equiv  UART4_CR1               , 0x40004C0C  @ UART4_CR1
.equiv  UART4_CR2               , 0x40004C10  @ UART4_CR2
.equiv  UART4_CR3               , 0x40004C14  @ UART4_CR3
.equiv  UART4_DR                , 0x40004C04  @ UART4_DR
.equiv  UART4_SR                , 0x40004C00  @ UART4_SR

.equiv  UART5_BRR               , 0x40005008  @ UART4_BRR
.equiv  UART5_CR1               , 0x4000500C  @ UART4_CR1
.equiv  UART5_CR2               , 0x40005010  @ UART4_CR2
.equiv  UART5_CR3               , 0x40005014  @ UART4_CR3
.equiv  UART5_DR                , 0x40005004  @ UART4_DR
.equiv  UART5_SR                , 0x40005000  @ UART4_SR

.equiv  USART1_BRR              , 0x40013808  @ Baud rate register
.equiv  USART1_CR1              , 0x4001380C  @ Control register 1
.equiv  USART1_CR2              , 0x40013810  @ Control register 2
.equiv  USART1_CR3              , 0x40013814  @ Control register 3
.equiv  USART1_DR               , 0x40013804  @ Data register
.equiv  USART1_GTPR             , 0x40013818  @ Guard time and prescaler register
.equiv  USART1_SR               , 0x40013800  @ Status register

.equiv  USART2_BRR              , 0x40004408  @ Baud rate register
.equiv  USART2_CR1              , 0x4000440C  @ Control register 1
.equiv  USART2_CR2              , 0x40004410  @ Control register 2
.equiv  USART2_CR3              , 0x40004414  @ Control register 3
.equiv  USART2_DR               , 0x40004404  @ Data register
.equiv  USART2_GTPR             , 0x40004418  @ Guard time and prescaler register
.equiv  USART2_SR               , 0x40004400  @ Status register

.equiv  USART3_BRR              , 0x40004808  @ Baud rate register
.equiv  USART3_CR1              , 0x4000480C  @ Control register 1
.equiv  USART3_CR2              , 0x40004810  @ Control register 2
.equiv  USART3_CR3              , 0x40004814  @ Control register 3
.equiv  USART3_DR               , 0x40004804  @ Data register
.equiv  USART3_GTPR             , 0x40004818  @ Guard time and prescaler register
.equiv  USART3_SR               , 0x40004800  @ Status register

.equiv  USB_BTABLE              , 0x40005C50  @ Buffer table address
.equiv  USB_CNTR                , 0x40005C40  @ control register
.equiv  USB_DADDR               , 0x40005C4C  @ device address
.equiv  USB_EP0R                , 0x40005C00  @ endpoint 0 register
.equiv  USB_EP1R                , 0x40005C04  @ endpoint 1 register
.equiv  USB_EP2R                , 0x40005C08  @ endpoint 2 register
.equiv  USB_EP3R                , 0x40005C0C  @ endpoint 3 register
.equiv  USB_EP4R                , 0x40005C10  @ endpoint 4 register
.equiv  USB_EP5R                , 0x40005C14  @ endpoint 5 register
.equiv  USB_EP6R                , 0x40005C18  @ endpoint 6 register
.equiv  USB_EP7R                , 0x40005C1C  @ endpoint 7 register
.equiv  USB_FNR                 , 0x40005C48  @ frame number register
.equiv  USB_ISTR                , 0x40005C44  @ interrupt status register

.equiv  WWDG_CFR                , 0x40002C04  @ Configuration register 
.equiv  WWDG_CR                 , 0x40002C00  @ Control register 
.equiv  WWDG_SR                 , 0x40002C08  @ Status register 


