Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:05 on Oct 08,2023
vlog -refresh -work C:/Users/Duncan/git/ForthCPU/ecp5u 
-- Refreshing module ASC
-- Refreshing module asc_ee_tristate_keeper
-- Refreshing module asc_eeprom_bus
-- Refreshing module asc_i2c
-- Refreshing module asc_i2c_addr
-- Refreshing module asc_reno_cfgreg_array_imon
-- Refreshing module asc_reno_cfgreg_array_north
-- Refreshing module asc_reno_cfgreg_array_vmon
-- Refreshing module asc_reno_cfgreg_array_vmon_model
-- Refreshing module asc_reno_cfgreg_array_west
-- Refreshing module asc_reno_mfg_array
-- Refreshing module asc_reno_trim_array
-- Refreshing module asc_reno_volreg_interface
-- Refreshing module asc_tristate_if
-- Refreshing module asc_vmon_bus
-- Refreshing module asc_vmon_tristate_keeper
-- Refreshing module aux_refclkbufinr
-- Refreshing module bidir_od_pad
-- Refreshing module bidir_pd_pad
-- Refreshing module bidir_pu_pad
-- Refreshing module BUFX4
-- Refreshing module car_linkcnt
-- Refreshing module cfgaddrreg_upctr
-- Refreshing module chif
-- Refreshing module CKHS_BUFX4
-- Refreshing module CKHS_INVX1
-- Refreshing module CKHS_MUX2X2
-- Refreshing module CKHS_MUX4X2
-- Refreshing module CLKGATE_AND
-- Refreshing module clt_cmp
-- Refreshing module clt_cmp_bit
-- Refreshing module clt_daci
-- Refreshing module clt_eval
-- Refreshing module clt_fadd
-- Refreshing module clt_pfmux
-- Refreshing module clt_rca
-- Refreshing module clt_sch
-- Refreshing module clt_sysi
-- Refreshing module clt_top
-- Refreshing module control
-- Refreshing module crc_cfg
-- Refreshing module crc_circ
-- Refreshing module crc_decmux
-- Refreshing module crc_upctr
-- Refreshing module ctc_ram
-- Refreshing module dcu_top
-- Refreshing module DCUA
-- Refreshing module DELAYLINE
-- Refreshing UDP dff_r
-- Refreshing UDP dff_r_err
-- Refreshing module dif
-- Refreshing module dig_top
-- Refreshing module dig_top_east
-- Refreshing module dig_top_north
-- Refreshing module e3_cdr
-- Refreshing module e3bis_ch_ptn_cmp
-- Refreshing module e3bis_ch_ptn_gen
-- Refreshing module e3bis_ch_timer
-- Refreshing module e3bis_chbist_jj
-- Refreshing module e3bis_cmp_stm
-- Refreshing module e3bis_head_founder
-- Refreshing module e3bis_random_data_gen
-- Refreshing module e3clk_bias_yg
-- Refreshing module e3clk_biasgen
-- Refreshing module e3clk_fntend_yg
-- Refreshing module e3clk_slfbias_yg
-- Refreshing module e3clk_term50_yg
-- Refreshing module e3lol_det_model
-- Refreshing module e3pci_det_jj
-- Refreshing module erase_prgm_slotrange_mux
-- Refreshing module erase_program
-- Refreshing module erasprgmtmr
-- Refreshing module erasprgmtmr_clk
-- Refreshing module faultlog_prgm
-- Refreshing module fb_rf
-- Refreshing module fb_rx
-- Refreshing module fb_tx
-- Refreshing module gcs_reno
-- Refreshing module i2c_ip
-- Refreshing module i2c_port
-- Refreshing module i2c_sci
-- Refreshing module input_pad
-- Refreshing module instruction
-- Refreshing module jtag_cntl
-- Refreshing module jtag_inst_dec
-- Refreshing module jtag_logic
-- Refreshing module jtag_modal_1532
-- Refreshing module jtag_qual
-- Refreshing module jtag_register
-- Refreshing module jtag_tap_cntl
-- Refreshing module JTAGG
-- Refreshing module lockup_reg_negedge
-- Refreshing module mem_top_reno
-- Refreshing module memctrl
-- Refreshing module model_top_reno
-- Refreshing UDP mux2
-- Refreshing module pcs_aoi22_2
-- Refreshing module pcs_aoi22_4
-- Refreshing module pcs_ch_dp
-- Refreshing module pcs_ch_dp_top
-- Refreshing module pcs_channel_top
-- Refreshing module pcs_clk_rst
-- Refreshing module pcs_dual
-- Refreshing module pcs_dual_dp
-- Refreshing module pcs_dual_logic
-- Refreshing module pcs_inv_1
-- Refreshing module pcs_inv_12
-- Refreshing module pcs_inv_16
-- Refreshing module pcs_inv_2
-- Refreshing module pcs_inv_24
-- Refreshing module pcs_inv_4
-- Refreshing module pcs_inv_6
-- Refreshing module pcs_jtag
-- Refreshing module pcs_jtag_rx
-- Refreshing module pcs_jtag_tx
-- Refreshing module pcs_mux2_4
-- Refreshing module pcs_or2_2
-- Refreshing module pfifo_ctl
-- Refreshing module pfifo_ram
-- Refreshing module pfifo_top
-- Refreshing module pinshorter
-- Refreshing module pp_cc
-- Refreshing module pp_dec8b10b
-- Refreshing module pp_enc8b10b
-- Refreshing module pp_fc_sync
-- Refreshing module pp_ge_idle
-- Refreshing module pp_link_sync
-- Refreshing module pp_rio_ls
-- Refreshing module pp_rx_top
-- Refreshing module pp_tx_top
-- Refreshing module pp_word_align
-- Refreshing module progmode
-- Refreshing module pwm
-- Refreshing module pwm_top_reno
-- Refreshing module rdd_sync
-- Refreshing module read_dat
-- Refreshing module read_mod_write_dat
-- Refreshing module reno_dig_io
-- Refreshing module resetctrl
-- Refreshing module sb_prbs
-- Refreshing module sb_rx
-- Refreshing module sb_tx
-- Refreshing module sc_bits_shdwreg
-- Refreshing module scan_mux
-- Refreshing module sci_int_reg
-- Refreshing module SEH_AOI22_S_2
-- Refreshing module SEH_AOI22_S_4
-- Refreshing module SEH_INV_S_1
-- Refreshing module SEH_INV_S_12
-- Refreshing module SEH_INV_S_16
-- Refreshing module SEH_INV_S_2
-- Refreshing module SEH_INV_S_24
-- Refreshing module SEH_INV_S_4
-- Refreshing module SEH_INV_S_6
-- Refreshing module SEH_MUX2_S_4
-- Refreshing module SEH_OR2_2
-- Refreshing module ser_aux_bs
-- Refreshing module ser_aux_iref
-- Refreshing module ser_aux_misc
-- Refreshing module ser_aux_pll
-- Refreshing module ser_aux_refclk
-- Refreshing module ser_aux_refclk_afe
-- Refreshing module ser_aux_refclk_mux2
-- Refreshing module ser_aux_regulator
-- Refreshing module ser_aux_top
-- Refreshing module ser_aux_tst
-- Refreshing module ser_aux_txlol
-- Refreshing module ser_ch_hsmux
-- Refreshing module ser_ch_iref
-- Refreshing module ser_ch_top
-- Refreshing module ser_lg_buf_lv_1x_3x
-- Refreshing module ser_lg_buf_lv_2x_4x
-- Refreshing module ser_lg_inv_lv_1x
-- Refreshing module ser_lg_inv_lv_2x
-- Refreshing module ser_lg_inv_lv_3x
-- Refreshing module ser_lg_inv_lv_4x
-- Refreshing module ser_lg_inv_lv_6x
-- Refreshing module ser_lg_inv_lv_nonrf_1x1
-- Refreshing module ser_lg_inv_lv_nonrf_2x1
-- Refreshing module ser_lg_inv_lv_nonrf_6x1_jy1
-- Refreshing module ser_lg_inv_rv_1x_5t
-- Refreshing module ser_lg_l2hlsh_tws
-- Refreshing module ser_lg_nd2_lv_nonrf_1x1
-- Refreshing module ser_lg_nor2_lv_2x
-- Refreshing module ser_lslw2lw_0d
-- Refreshing module ser_lslw2lwhs_0d
-- Refreshing module ser_rx_bs_top
-- Refreshing module ser_rx_cdr_1ui_delmatch
-- Refreshing module ser_rx_cdr_1uislip
-- Refreshing module ser_rx_cdr_dyff
-- Refreshing module ser_rx_cdr_dyffqn
-- Refreshing module ser_rx_cdr_mux31ux4
-- Refreshing module ser_rx_cdr_top
-- Refreshing module ser_rx_deser_top
-- Refreshing module ser_rx_los
-- Refreshing module ser_rx_misc
-- Refreshing module ser_rx_top
-- Refreshing module ser_rx_vgaleq_top
-- Refreshing module ser_tg_lvtw
-- Refreshing module ser_tilo_rvt
-- Refreshing module ser_top
-- Refreshing module ser_tx_drv_top
-- Refreshing module ser_tx_misc
-- Refreshing module ser_tx_serializer_top
-- Refreshing module ser_tx_top
-- Refreshing module spi_div
-- Refreshing module spi_ip
-- Refreshing module spi_port
-- Refreshing module spi_sci
-- Refreshing module statreg
-- Refreshing module synchro_pos_pos
-- Refreshing module SYNCP_STD
-- Refreshing module trimcfgrefresh_ldshdw
-- Refreshing module ts_alu
-- Refreshing module ts_alupath
-- Refreshing module ts_ana_demratio_fsm
-- Refreshing module ts_ana_dig_interface
-- Refreshing module ts_ana_lrshift_reg
-- Refreshing module ts_ana_upcounter
-- Refreshing module ts_ana_upcounter1
-- Refreshing module ts_boothmul_fsm
-- Refreshing module ts_cfg_decoder
-- Refreshing module ts_channel_arbiter_fsm
-- Refreshing module ts_channel_calib
-- Refreshing module ts_channel_calib_fsm
-- Refreshing module ts_cic
-- Refreshing module ts_cic_comb
-- Refreshing module ts_cic_integrator
-- Refreshing module ts_cic_strobe_valid_fsm
-- Refreshing module ts_csr
-- Refreshing module ts_decoder
-- Refreshing module ts_dg_arith
-- Refreshing module ts_dgflow_fsm
-- Refreshing module ts_mon_ovrt_or_under_fsm
-- Refreshing module ts_upcounter
-- Refreshing module twi
-- Refreshing module twi_ack_check
-- Refreshing module twi_bfm_monitor
-- Refreshing module twi_bit_upct
-- Refreshing module twi_byte_upct
-- Refreshing module twi_crc
-- Refreshing module twi_crc_check
-- Refreshing module twi_latch_array
-- Refreshing module twi_padding_check_fsm
-- Refreshing module twi_rdat_bit_upct
-- Refreshing module twi_rdat_byte_upct
-- Refreshing module twi_rdat_ctl_fsm
-- Refreshing module twi_rdat_latch_array
-- Refreshing module twi_rdat_rshift_reg
-- Refreshing module twi_rshift_reg
-- Refreshing module twi_start_detect
-- Refreshing module twi_start_detect_fsm_negedge
-- Refreshing module twi_start_detect_fsm_posedge
-- Refreshing module twi_top
-- Refreshing module twi_wdat_check
-- Refreshing module twi_wdat_ctl_fsm
-- Refreshing module twi_wdat_slave_latch_array
-- Refreshing module wrd_sync
-- Refreshing module wrir_sync
-- Refreshing module write_dat
-- Refreshing module write_prgm_dat
-- Refreshing module wrrdvid
End time: 14:30:08 on Oct 08,2023, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:08 on Oct 08,2023
vcom -explicit -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/ECP5UCOMP.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package components
-- Compiling package body Components
-- Loading package components
End time: 14:30:08 on Oct 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:08 on Oct 08,2023
vcom -explicit -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/ECP5U_SEQ.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package global
-- Compiling package body global
-- Loading package global
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package global
-- Compiling entity gsr
-- Compiling architecture v of gsr
-- Compiling entity sgsr
-- Compiling architecture v of sgsr
-- Loading package global
-- Compiling entity pur
-- Compiling architecture v of pur
-- Loading package global
-- Compiling entity fd1p3ax
-- Compiling architecture v of fd1p3ax
-- Compiling entity fd1p3ay
-- Compiling architecture v of fd1p3ay
-- Compiling entity fd1p3bx
-- Compiling architecture v of fd1p3bx
-- Compiling entity fd1p3dx
-- Compiling architecture v of fd1p3dx
-- Compiling entity fd1p3ix
-- Compiling architecture v of fd1p3ix
-- Compiling entity fd1p3jx
-- Compiling architecture v of fd1p3jx
-- Compiling entity fd1s3ax
-- Compiling architecture v of fd1s3ax
-- Compiling entity fd1s3ay
-- Compiling architecture v of fd1s3ay
-- Compiling entity fd1s3bx
-- Compiling architecture v of fd1s3bx
-- Compiling entity fd1s3dx
-- Compiling architecture v of fd1s3dx
-- Compiling entity fd1s3ix
-- Compiling architecture v of fd1s3ix
-- Compiling entity fd1s3jx
-- Compiling architecture v of fd1s3jx
-- Compiling entity fl1p3ay
-- Compiling architecture v of fl1p3ay
-- Compiling entity fl1p3az
-- Compiling architecture v of fl1p3az
-- Compiling entity fl1p3bx
-- Compiling architecture v of fl1p3bx
-- Compiling entity fl1p3dx
-- Compiling architecture v of fl1p3dx
-- Compiling entity fl1p3iy
-- Compiling architecture v of fl1p3iy
-- Compiling entity fl1p3jy
-- Compiling architecture v of fl1p3jy
-- Compiling entity fl1s3ax
-- Compiling architecture v of fl1s3ax
-- Compiling entity fl1s3ay
-- Compiling architecture v of fl1s3ay
End time: 14:30:09 on Oct 08,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:09 on Oct 08,2023
vcom -explicit -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/ECP5U_IO.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package global
-- Compiling entity ifs1p3bx
-- Compiling architecture v of ifs1p3bx
-- Compiling entity ifs1p3dx
-- Compiling architecture v of ifs1p3dx
-- Compiling entity ifs1p3ix
-- Compiling architecture v of ifs1p3ix
-- Compiling entity ifs1p3jx
-- Compiling architecture v of ifs1p3jx
-- Compiling entity ifs1s1b
-- Compiling architecture v of ifs1s1b
-- Compiling entity ifs1s1d
-- Compiling architecture v of ifs1s1d
-- Compiling entity ifs1s1i
-- Compiling architecture v of ifs1s1i
-- Compiling entity ifs1s1j
-- Compiling architecture v of ifs1s1j
-- Compiling entity ofs1p3bx
-- Compiling architecture v of ofs1p3bx
-- Compiling entity ofs1p3dx
-- Compiling architecture v of ofs1p3dx
-- Compiling entity ofs1p3ix
-- Compiling architecture v of ofs1p3ix
-- Compiling entity ofs1p3jx
-- Compiling architecture v of ofs1p3jx
End time: 14:30:09 on Oct 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:09 on Oct 08,2023
vcom -explicit -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/ECP5U_CMB.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Compiling entity and2
-- Loading package VITAL_Primitives
-- Compiling architecture v of and2
-- Compiling entity and3
-- Compiling architecture v of and3
-- Compiling entity and4
-- Compiling architecture v of and4
-- Compiling entity and5
-- Compiling architecture v of and5
-- Compiling entity inv
-- Compiling architecture v of inv
-- Compiling entity nd2
-- Compiling architecture v of nd2
-- Compiling entity nd3
-- Compiling architecture v of nd3
-- Compiling entity nd4
-- Compiling architecture v of nd4
-- Compiling entity nd5
-- Compiling architecture v of nd5
-- Compiling entity nr2
-- Compiling architecture v of nr2
-- Compiling entity nr3
-- Compiling architecture v of nr3
-- Compiling entity nr4
-- Compiling architecture v of nr4
-- Compiling entity nr5
-- Compiling architecture v of nr5
-- Compiling entity or2
-- Compiling architecture v of or2
-- Compiling entity or3
-- Compiling architecture v of or3
-- Compiling entity or4
-- Compiling architecture v of or4
-- Compiling entity or5
-- Compiling architecture v of or5
-- Compiling entity xnor2
-- Compiling architecture v of xnor2
-- Compiling entity xnor3
-- Compiling architecture v of xnor3
-- Compiling entity xnor4
-- Compiling architecture v of xnor4
-- Compiling entity xnor5
-- Compiling architecture v of xnor5
-- Compiling entity xor2
-- Compiling architecture v of xor2
-- Compiling entity xor3
-- Compiling architecture v of xor3
-- Compiling entity xor4
-- Compiling architecture v of xor4
-- Compiling entity xor5
-- Compiling architecture v of xor5
-- Compiling entity xor11
-- Compiling architecture v of xor11
-- Compiling entity xor21
-- Compiling architecture v of xor21
End time: 14:30:09 on Oct 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:09 on Oct 08,2023
vcom -explicit -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/ECP5U_MEM.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package mem1
-- Compiling package body mem1
-- Loading package mem1
-- Compiling package mem2
-- Compiling package body mem2
-- Loading package mem2
-- Loading package std_logic_arith
-- Compiling package mem3
-- Compiling package body mem3
-- Loading package mem3
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package mem2
-- Compiling entity rom256x1a
-- Compiling architecture v of rom256x1a
-- Compiling entity rom128x1a
-- Compiling architecture v of rom128x1a
-- Compiling entity rom64x1a
-- Compiling architecture v of rom64x1a
-- Compiling entity rom32x1a
-- Compiling architecture v of rom32x1a
-- Compiling entity rom16x1a
-- Compiling architecture v of rom16x1a
-- Loading package mem1
-- Compiling entity dpr16x4c
-- Compiling architecture v of dpr16x4c
-- Compiling entity spr16x4c
-- Compiling architecture v of spr16x4c
End time: 14:30:10 on Oct 08,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:10 on Oct 08,2023
vcom -explicit -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/ECP5U_MISC.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling entity CCU2C
-- Compiling architecture bev of CCU2C
End time: 14:30:10 on Oct 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:10 on Oct 08,2023
vcom -explicit -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/ECP5U_LUT.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Compiling entity LUT4
-- Loading package VITAL_Primitives
-- Compiling architecture V of LUT4
-- Compiling configuration CFG_LUT4_V
-- Loading entity LUT4
-- Loading architecture V of LUT4
-- Compiling entity LUT5
-- Compiling architecture V of LUT5
-- Compiling configuration CFG_LUT5_V
-- Loading entity LUT5
-- Loading architecture V of LUT5
-- Compiling entity LUT6
-- Compiling architecture V of LUT6
-- Compiling configuration CFG_LUT6_V
-- Loading entity LUT6
-- Loading architecture V of LUT6
-- Compiling entity LUT7
-- Compiling architecture V of LUT7
-- Compiling configuration CFG_LUT7_V
-- Loading entity LUT7
-- Loading architecture V of LUT7
-- Compiling entity LUT8
-- Compiling architecture V of LUT8
-- Compiling configuration CFG_LUT8_V
-- Loading entity LUT8
-- Loading architecture V of LUT8
End time: 14:30:10 on Oct 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:10 on Oct 08,2023
vcom -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/gsr_pur_assign.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package global
-- Compiling entity gsr_pur_assign
-- Compiling architecture v of gsr_pur_assign
End time: 14:30:10 on Oct 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:10 on Oct 08,2023
vlog -work C:/Users/Duncan/git/ForthCPU/ecp5u "+define+mixed_hdl" -f C:/Users/Duncan/git/ForthCPU/ecp5u.f 
-- Compiling module ALU24A
-- Compiling module ALU24B
-- Compiling module ALU54A
-- Compiling module ALU54B
-- Compiling module BB
-- Compiling module BBPD
-- Compiling module BBPU
-- Compiling module BCINRD
-- Compiling module BCLVDSOB
-- Compiling module BUFBA
-- Compiling module CLKDIVF
-- Compiling module DCCA
-- Compiling module DCSC
-- Compiling module DDRDLLA
-- Compiling module DELAYF
-- Compiling module DELAYG
-- Compiling module DLLDELD
-- Compiling module DP16KD
-- Compiling module DQSBUFM
-- Compiling module DTR
-- Compiling module ECLKBRIDGECS
-- Compiling module ECLKSYNCB
-- Compiling module EHXPLLL
-- Compiling module pll_pll
** Warning: C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/EHXPLLL.v(2399): (vlog-2182) 'stdby_state' might be read before written in always_comb or always @* block.
-- Compiling module EXTREFB
-- Compiling module IB
-- Compiling module IBPD
-- Compiling module IBPU
-- Compiling module IDDR71B
-- Compiling module IDDRX1F
-- Compiling module IDDRX2DQA
-- Compiling module IDDRX2F
-- Compiling module ILVDS
-- Compiling module IMIPI
-- Compiling module INRDB
-- Compiling module L6MUX21
-- Compiling module LVDSOB
-- Compiling module MULT18X18C
-- Compiling module MULT18X18D
-- Compiling module MULT9X9C
-- Compiling module MULT9X9D
-- Compiling module MUX161
-- Compiling module MUX21
-- Compiling module MUX321
-- Compiling module MUX41
-- Compiling module MUX81
-- Compiling module OB
-- Compiling module OBCO
-- Compiling module OBZ
-- Compiling module OBZPD
-- Compiling module OBZPU
-- Compiling module ODDR71B
-- Compiling module ODDRX1F
-- Compiling module ODDRX2DQA
-- Compiling module ODDRX2DQSB
-- Compiling module ODDRX2F
-- Compiling module OLVDS
-- Compiling module OSCG
-- Compiling module OSHX2A
-- Compiling module PCSCLKDIV
-- Compiling module PDPW16KD
-- Compiling module PFUMX
-- Compiling module PLLREFCS
-- Compiling module PRADD18A
-- Compiling module PRADD9A
-- Compiling module SEDGA
-- Compiling module START
-- Compiling module TSHX2DQA
-- Compiling module TSHX2DQSA
-- Compiling module USRMCLK
-- Compiling module VHI
-- Compiling module VLO

Top level modules:
	ALU24A
	ALU24B
	ALU54A
	ALU54B
	BB
	BBPD
	BBPU
	BCINRD
	BCLVDSOB
	BUFBA
	CLKDIVF
	DCCA
	DCSC
	DDRDLLA
	DELAYF
	DELAYG
	DLLDELD
	DQSBUFM
	DTR
	ECLKBRIDGECS
	ECLKSYNCB
	EHXPLLL
	EXTREFB
	IB
	IBPD
	IBPU
	IDDR71B
	IDDRX1F
	IDDRX2DQA
	IDDRX2F
	ILVDS
	IMIPI
	INRDB
	L6MUX21
	LVDSOB
	MULT18X18C
	MULT18X18D
	MULT9X9C
	MULT9X9D
	MUX161
	MUX21
	MUX321
	MUX41
	MUX81
	OB
	OBCO
	OBZ
	OBZPD
	OBZPU
	ODDR71B
	ODDRX1F
	ODDRX2DQA
	ODDRX2DQSB
	ODDRX2F
	OLVDS
	OSCG
	OSHX2A
	PCSCLKDIV
	PDPW16KD
	PFUMX
	PLLREFCS
	PRADD18A
	PRADD9A
	SEDGA
	START
	TSHX2DQA
	TSHX2DQSA
	USRMCLK
	VHI
	VLO
End time: 14:30:12 on Oct 08,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 1
Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
Start time: 14:30:12 on Oct 08,2023
vcom -explicit -work C:/Users/Duncan/git/ForthCPU/ecp5u C:/lscc/diamond/3.12/cae_library/simulation/script/../vhdl/ecp5u/src/ECP5U_SL.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package global
-- Loading package std_logic_arith
-- Loading package components
-- Compiling entity SLOGICB
-- Compiling architecture V of SLOGICB
-- Compiling entity SCCU2C
-- Compiling architecture V of SCCU2C
-- Compiling entity SRAMWB
-- Compiling architecture V of SRAMWB
-- Compiling entity SDPRAME
-- Compiling architecture V of SDPRAME
End time: 14:30:12 on Oct 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
