
SIMPOOL-F429.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035a4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08003754  08003754  00004754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003854  08003854  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003854  08003854  00004854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800385c  0800385c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800385c  0800385c  0000485c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003860  08003860  00004860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003864  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          000001b4  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000210  20000210  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000801c  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001663  00000000  00000000  0000d0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000708  00000000  00000000  0000e710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000565  00000000  00000000  0000ee18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022f22  00000000  00000000  0000f37d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009259  00000000  00000000  0003229f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3994  00000000  00000000  0003b4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010ee8c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020ac  00000000  00000000  0010eed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  00110f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800373c 	.word	0x0800373c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000060 	.word	0x20000060
 80001ec:	0800373c 	.word	0x0800373c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b0ae      	sub	sp, #184	@ 0xb8
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f001 f88b 	bl	80016b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f87b 	bl	8000694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f903 	bl	80007a8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005a2:	f000 f8d7 	bl	8000754 <MX_USART1_UART_Init>
  // MX_I2C1_Init();
  DWT_Init();
 80005a6:	f000 f967 	bl	8000878 <DWT_Init>
  /* USER CODE BEGIN 2 */
  
  char msg[100];
  
  sprintf(msg, "\r\nSIMPOOL STM32F429\r\n");
 80005aa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80005ae:	4935      	ldr	r1, [pc, #212]	@ (8000684 <main+0xf4>)
 80005b0:	4618      	mov	r0, r3
 80005b2:	f002 fc23 	bl	8002dfc <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80005b6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80005ba:	4618      	mov	r0, r3
 80005bc:	f7ff fe18 	bl	80001f0 <strlen>
 80005c0:	4603      	mov	r3, r0
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 80005c8:	f04f 33ff 	mov.w	r3, #4294967295
 80005cc:	482e      	ldr	r0, [pc, #184]	@ (8000688 <main+0xf8>)
 80005ce:	f002 f859 	bl	8002684 <HAL_UART_Transmit>
  
  // Initialize SIM card driver
  SIM_Init();
 80005d2:	f000 f9ff 	bl	80009d4 <SIM_Init>
  
  // Read ATR once at startup
  uint8_t atr[SIM_ATR_MAX_LEN];
  uint8_t atr_len = 0;
 80005d6:	2300      	movs	r3, #0
 80005d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  SIM_ReadATR(atr, &atr_len);
 80005dc:	f107 022f 	add.w	r2, r7, #47	@ 0x2f
 80005e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80005e4:	4611      	mov	r1, r2
 80005e6:	4618      	mov	r0, r3
 80005e8:	f000 fb12 	bl	8000c10 <SIM_ReadATR>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    char imsi[SIM_IMSI_MAX_LEN] = {0};
 80005ec:	2300      	movs	r3, #0
 80005ee:	61fb      	str	r3, [r7, #28]
 80005f0:	f107 0320 	add.w	r3, r7, #32
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
    char iccid[SIM_ICCID_MAX_LEN] = {0};
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	f107 0308 	add.w	r3, r7, #8
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	605a      	str	r2, [r3, #4]
 800060a:	609a      	str	r2, [r3, #8]
 800060c:	60da      	str	r2, [r3, #12]
 800060e:	741a      	strb	r2, [r3, #16]
    
    SIM_ReadIMSI(imsi);
 8000610:	f107 031c 	add.w	r3, r7, #28
 8000614:	4618      	mov	r0, r3
 8000616:	f000 fd73 	bl	8001100 <SIM_ReadIMSI>
    sprintf(msg, "IMSI: %s\r\n", imsi);
 800061a:	f107 021c 	add.w	r2, r7, #28
 800061e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000622:	491a      	ldr	r1, [pc, #104]	@ (800068c <main+0xfc>)
 8000624:	4618      	mov	r0, r3
 8000626:	f002 fbe9 	bl	8002dfc <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800062a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff fdde 	bl	80001f0 <strlen>
 8000634:	4603      	mov	r3, r0
 8000636:	b29a      	uxth	r2, r3
 8000638:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800063c:	f04f 33ff 	mov.w	r3, #4294967295
 8000640:	4811      	ldr	r0, [pc, #68]	@ (8000688 <main+0xf8>)
 8000642:	f002 f81f 	bl	8002684 <HAL_UART_Transmit>
    
    SIM_ReadICCID(iccid);
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	4618      	mov	r0, r3
 800064a:	f000 fe61 	bl	8001310 <SIM_ReadICCID>
    sprintf(msg, "ICCID: %s\r\n", iccid);
 800064e:	1d3a      	adds	r2, r7, #4
 8000650:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000654:	490e      	ldr	r1, [pc, #56]	@ (8000690 <main+0x100>)
 8000656:	4618      	mov	r0, r3
 8000658:	f002 fbd0 	bl	8002dfc <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800065c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff fdc5 	bl	80001f0 <strlen>
 8000666:	4603      	mov	r3, r0
 8000668:	b29a      	uxth	r2, r3
 800066a:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800066e:	f04f 33ff 	mov.w	r3, #4294967295
 8000672:	4805      	ldr	r0, [pc, #20]	@ (8000688 <main+0xf8>)
 8000674:	f002 f806 	bl	8002684 <HAL_UART_Transmit>
    
    HAL_Delay(5000);
 8000678:	f241 3088 	movw	r0, #5000	@ 0x1388
 800067c:	f001 f88a 	bl	8001794 <HAL_Delay>
  {
 8000680:	bf00      	nop
 8000682:	e7b3      	b.n	80005ec <main+0x5c>
 8000684:	08003754 	.word	0x08003754
 8000688:	20000078 	.word	0x20000078
 800068c:	0800376c 	.word	0x0800376c
 8000690:	08003778 	.word	0x08003778

08000694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b094      	sub	sp, #80	@ 0x50
 8000698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069a:	f107 0320 	add.w	r3, r7, #32
 800069e:	2230      	movs	r2, #48	@ 0x30
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f002 fbca 	bl	8002e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
 80006b0:	605a      	str	r2, [r3, #4]
 80006b2:	609a      	str	r2, [r3, #8]
 80006b4:	60da      	str	r2, [r3, #12]
 80006b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b8:	2300      	movs	r3, #0
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	4b23      	ldr	r3, [pc, #140]	@ (800074c <SystemClock_Config+0xb8>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c0:	4a22      	ldr	r2, [pc, #136]	@ (800074c <SystemClock_Config+0xb8>)
 80006c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c8:	4b20      	ldr	r3, [pc, #128]	@ (800074c <SystemClock_Config+0xb8>)
 80006ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d0:	60bb      	str	r3, [r7, #8]
 80006d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006d4:	2300      	movs	r3, #0
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemClock_Config+0xbc>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006e0:	4a1b      	ldr	r2, [pc, #108]	@ (8000750 <SystemClock_Config+0xbc>)
 80006e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e6:	6013      	str	r3, [r2, #0]
 80006e8:	4b19      	ldr	r3, [pc, #100]	@ (8000750 <SystemClock_Config+0xbc>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f4:	2302      	movs	r3, #2
 80006f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f8:	2301      	movs	r3, #1
 80006fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006fc:	2310      	movs	r3, #16
 80006fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000700:	2300      	movs	r3, #0
 8000702:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000704:	f107 0320 	add.w	r3, r7, #32
 8000708:	4618      	mov	r0, r3
 800070a:	f001 fb13 	bl	8001d34 <HAL_RCC_OscConfig>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000714:	f000 f8ee 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000718:	230f      	movs	r3, #15
 800071a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800071c:	2300      	movs	r3, #0
 800071e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f001 fd76 	bl	8002224 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800073e:	f000 f8d9 	bl	80008f4 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3750      	adds	r7, #80	@ 0x50
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000758:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 800075a:	4a12      	ldr	r2, [pc, #72]	@ (80007a4 <MX_USART1_UART_Init+0x50>)
 800075c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800075e:	4b10      	ldr	r3, [pc, #64]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 8000760:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000764:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000766:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800076c:	4b0c      	ldr	r3, [pc, #48]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000772:	4b0b      	ldr	r3, [pc, #44]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000778:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 800077a:	220c      	movs	r2, #12
 800077c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077e:	4b08      	ldr	r3, [pc, #32]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000784:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800078a:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <MX_USART1_UART_Init+0x4c>)
 800078c:	f001 ff2a 	bl	80025e4 <HAL_UART_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000796:	f000 f8ad 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000078 	.word	0x20000078
 80007a4:	40011000 	.word	0x40011000

080007a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b088      	sub	sp, #32
 80007ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ae:	f107 030c 	add.w	r3, r7, #12
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
 80007ba:	60da      	str	r2, [r3, #12]
 80007bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000870 <MX_GPIO_Init+0xc8>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a2a      	ldr	r2, [pc, #168]	@ (8000870 <MX_GPIO_Init+0xc8>)
 80007c8:	f043 0310 	orr.w	r3, r3, #16
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b28      	ldr	r3, [pc, #160]	@ (8000870 <MX_GPIO_Init+0xc8>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0310 	and.w	r3, r3, #16
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b24      	ldr	r3, [pc, #144]	@ (8000870 <MX_GPIO_Init+0xc8>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a23      	ldr	r2, [pc, #140]	@ (8000870 <MX_GPIO_Init+0xc8>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b21      	ldr	r3, [pc, #132]	@ (8000870 <MX_GPIO_Init+0xc8>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	603b      	str	r3, [r7, #0]
 80007fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000870 <MX_GPIO_Init+0xc8>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000870 <MX_GPIO_Init+0xc8>)
 8000800:	f043 0302 	orr.w	r3, r3, #2
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b1a      	ldr	r3, [pc, #104]	@ (8000870 <MX_GPIO_Init+0xc8>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0302 	and.w	r3, r3, #2
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SIM_IO_GPIO_Port, SIM_IO_Pin, GPIO_PIN_SET);
 8000812:	2201      	movs	r2, #1
 8000814:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000818:	4816      	ldr	r0, [pc, #88]	@ (8000874 <MX_GPIO_Init+0xcc>)
 800081a:	f001 fa71 	bl	8001d00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SIM_RST_GPIO_Port, SIM_RST_Pin, GPIO_PIN_SET);
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000824:	4813      	ldr	r0, [pc, #76]	@ (8000874 <MX_GPIO_Init+0xcc>)
 8000826:	f001 fa6b 	bl	8001d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SIM_IO_Pin (PE13 - Bidirectional I/O) */
  GPIO_InitStruct.Pin = SIM_IO_Pin;
 800082a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800082e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000830:	2311      	movs	r3, #17
 8000832:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000834:	2300      	movs	r3, #0
 8000836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000838:	2302      	movs	r3, #2
 800083a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SIM_IO_GPIO_Port, &GPIO_InitStruct);
 800083c:	f107 030c 	add.w	r3, r7, #12
 8000840:	4619      	mov	r1, r3
 8000842:	480c      	ldr	r0, [pc, #48]	@ (8000874 <MX_GPIO_Init+0xcc>)
 8000844:	f001 f8b0 	bl	80019a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SIM_RST_Pin (PE15 - Reset control) */
  GPIO_InitStruct.Pin = SIM_RST_Pin;
 8000848:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800084c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084e:	2301      	movs	r3, #1
 8000850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000856:	2300      	movs	r3, #0
 8000858:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SIM_RST_GPIO_Port, &GPIO_InitStruct);
 800085a:	f107 030c 	add.w	r3, r7, #12
 800085e:	4619      	mov	r1, r3
 8000860:	4804      	ldr	r0, [pc, #16]	@ (8000874 <MX_GPIO_Init+0xcc>)
 8000862:	f001 f8a1 	bl	80019a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000866:	bf00      	nop
 8000868:	3720      	adds	r7, #32
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023800 	.word	0x40023800
 8000874:	40021000 	.word	0x40021000

08000878 <DWT_Init>:

#define DWT_CONTROL ((volatile uint32_t *)0xE0001000)
#define DWT_CYCCNT  ((volatile uint32_t *)0xE0001004)
#define SCB_DEMCR   ((volatile uint32_t *)0xE000EDFC)

static void DWT_Init(void) {
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
    *SCB_DEMCR |= 0x01000000;  // Enable DWT
 800087c:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <DWT_Init+0x2c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a08      	ldr	r2, [pc, #32]	@ (80008a4 <DWT_Init+0x2c>)
 8000882:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000886:	6013      	str	r3, [r2, #0]
    *DWT_CYCCNT = 0;           // Reset counter
 8000888:	4b07      	ldr	r3, [pc, #28]	@ (80008a8 <DWT_Init+0x30>)
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
    *DWT_CONTROL |= 1;         // Enable counter
 800088e:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <DWT_Init+0x34>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a06      	ldr	r2, [pc, #24]	@ (80008ac <DWT_Init+0x34>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6013      	str	r3, [r2, #0]
}
 800089a:	bf00      	nop
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr
 80008a4:	e000edfc 	.word	0xe000edfc
 80008a8:	e0001004 	.word	0xe0001004
 80008ac:	e0001000 	.word	0xe0001000

080008b0 <SIM_HAL_DelayMs>:
/* ============================================================================
 * SIM Card HAL Implementation for STM32F429
 * Note: Timing-critical functions are inline in main.h
 * ============================================================================ */

void SIM_HAL_DelayMs(uint32_t ms) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f000 ff6b 	bl	8001794 <HAL_Delay>
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <SIM_HAL_DebugPrint>:

void SIM_HAL_DebugPrint(const char *str) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 80008d0:	6878      	ldr	r0, [r7, #4]
 80008d2:	f7ff fc8d 	bl	80001f0 <strlen>
 80008d6:	4603      	mov	r3, r0
 80008d8:	b29a      	uxth	r2, r3
 80008da:	f04f 33ff 	mov.w	r3, #4294967295
 80008de:	6879      	ldr	r1, [r7, #4]
 80008e0:	4803      	ldr	r0, [pc, #12]	@ (80008f0 <SIM_HAL_DebugPrint+0x28>)
 80008e2:	f001 fecf 	bl	8002684 <HAL_UART_Transmit>
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20000078 	.word	0x20000078

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <Error_Handler+0x8>

08000900 <SIM_HAL_DelayUs>:
// DWT (Data Watchpoint and Trace) addresses for cycle-accurate delays
#define DWT_CONTROL_REG ((volatile uint32_t *)0xE0001000)
#define DWT_CYCCNT_REG  ((volatile uint32_t *)0xE0001004)

// Inline delay using DWT cycle counter
static inline void SIM_HAL_DelayUs(uint32_t us) {
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (SystemCoreClock / 1000000) * us;
 8000908:	4b0d      	ldr	r3, [pc, #52]	@ (8000940 <SIM_HAL_DelayUs+0x40>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a0d      	ldr	r2, [pc, #52]	@ (8000944 <SIM_HAL_DelayUs+0x44>)
 800090e:	fba2 2303 	umull	r2, r3, r2, r3
 8000912:	0c9a      	lsrs	r2, r3, #18
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	fb02 f303 	mul.w	r3, r2, r3
 800091a:	60fb      	str	r3, [r7, #12]
    uint32_t start = *DWT_CYCCNT_REG;
 800091c:	4b0a      	ldr	r3, [pc, #40]	@ (8000948 <SIM_HAL_DelayUs+0x48>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	60bb      	str	r3, [r7, #8]
    while ((*DWT_CYCCNT_REG - start) < cycles);
 8000922:	bf00      	nop
 8000924:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <SIM_HAL_DelayUs+0x48>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	68fa      	ldr	r2, [r7, #12]
 800092e:	429a      	cmp	r2, r3
 8000930:	d8f8      	bhi.n	8000924 <SIM_HAL_DelayUs+0x24>
}
 8000932:	bf00      	nop
 8000934:	bf00      	nop
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	20000000 	.word	0x20000000
 8000944:	431bde83 	.word	0x431bde83
 8000948:	e0001004 	.word	0xe0001004

0800094c <SIM_HAL_WriteIO>:

// Inline GPIO operations
static inline void SIM_HAL_WriteIO(uint8_t level) {
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	71fb      	strb	r3, [r7, #7]
    if (level) {
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d004      	beq.n	8000966 <SIM_HAL_WriteIO+0x1a>
        SIM_IO_GPIO_Port->BSRR = SIM_IO_Pin;      // Set HIGH
 800095c:	4b07      	ldr	r3, [pc, #28]	@ (800097c <SIM_HAL_WriteIO+0x30>)
 800095e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000962:	619a      	str	r2, [r3, #24]
    } else {
        SIM_IO_GPIO_Port->BSRR = (uint32_t)SIM_IO_Pin << 16;  // Set LOW
    }
}
 8000964:	e003      	b.n	800096e <SIM_HAL_WriteIO+0x22>
        SIM_IO_GPIO_Port->BSRR = (uint32_t)SIM_IO_Pin << 16;  // Set LOW
 8000966:	4b05      	ldr	r3, [pc, #20]	@ (800097c <SIM_HAL_WriteIO+0x30>)
 8000968:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800096c:	619a      	str	r2, [r3, #24]
}
 800096e:	bf00      	nop
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	40021000 	.word	0x40021000

08000980 <SIM_HAL_ReadIO>:

static inline uint8_t SIM_HAL_ReadIO(void) {
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
    return (SIM_IO_GPIO_Port->IDR & SIM_IO_Pin) ? 1 : 0;
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <SIM_HAL_ReadIO+0x20>)
 8000986:	691b      	ldr	r3, [r3, #16]
 8000988:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800098c:	2b00      	cmp	r3, #0
 800098e:	bf14      	ite	ne
 8000990:	2301      	movne	r3, #1
 8000992:	2300      	moveq	r3, #0
 8000994:	b2db      	uxtb	r3, r3
}
 8000996:	4618      	mov	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	40021000 	.word	0x40021000

080009a4 <SIM_HAL_WriteRST>:

static inline void SIM_HAL_WriteRST(uint8_t level) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SIM_RST_GPIO_Port, SIM_RST_Pin, level ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	bf14      	ite	ne
 80009b4:	2301      	movne	r3, #1
 80009b6:	2300      	moveq	r3, #0
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	461a      	mov	r2, r3
 80009bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009c0:	4803      	ldr	r0, [pc, #12]	@ (80009d0 <SIM_HAL_WriteRST+0x2c>)
 80009c2:	f001 f99d 	bl	8001d00 <HAL_GPIO_WritePin>
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40021000 	.word	0x40021000

080009d4 <SIM_Init>:
/* ============================================================================
 * Public API Implementation
 * ============================================================================ */

// Initialize SIM card interface
uint8_t SIM_Init(void) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
    // Release I/O line
    SIM_HAL_WriteIO(1);
 80009d8:	2001      	movs	r0, #1
 80009da:	f7ff ffb7 	bl	800094c <SIM_HAL_WriteIO>
    
    // Set RST HIGH (inactive)
    SIM_HAL_WriteRST(1);
 80009de:	2001      	movs	r0, #1
 80009e0:	f7ff ffe0 	bl	80009a4 <SIM_HAL_WriteRST>
    
    return 1;
 80009e4:	2301      	movs	r3, #1
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	bd80      	pop	{r7, pc}

080009ea <SIM_Reset>:

// Reset SIM card
void SIM_Reset(void) {
 80009ea:	b580      	push	{r7, lr}
 80009ec:	af00      	add	r7, sp, #0
    SIM_HAL_WriteRST(0);  // Assert reset
 80009ee:	2000      	movs	r0, #0
 80009f0:	f7ff ffd8 	bl	80009a4 <SIM_HAL_WriteRST>
    SIM_HAL_DelayMs(20);
 80009f4:	2014      	movs	r0, #20
 80009f6:	f7ff ff5b 	bl	80008b0 <SIM_HAL_DelayMs>
    SIM_HAL_WriteRST(1);  // Release reset
 80009fa:	2001      	movs	r0, #1
 80009fc:	f7ff ffd2 	bl	80009a4 <SIM_HAL_WriteRST>
}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <SIM_SendByte>:

// Send a byte (ISO 7816-3 format)
void SIM_SendByte(uint8_t data) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	71fb      	strb	r3, [r7, #7]
    uint8_t parity = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	75fb      	strb	r3, [r7, #23]
    
    SIM_SetOutput();
 8000a12:	2001      	movs	r0, #1
 8000a14:	f7ff ff9a 	bl	800094c <SIM_HAL_WriteIO>
    
    // Start bit (LOW)
    SIM_WriteBit(0);
 8000a18:	2000      	movs	r0, #0
 8000a1a:	f7ff ff97 	bl	800094c <SIM_HAL_WriteIO>
    SIM_HAL_DelayUs(BIT_DELAY);
 8000a1e:	205f      	movs	r0, #95	@ 0x5f
 8000a20:	f7ff ff6e 	bl	8000900 <SIM_HAL_DelayUs>
    
    // 8 data bits LSB first
    for (int i = 0; i < 8; i++) {
 8000a24:	2300      	movs	r3, #0
 8000a26:	613b      	str	r3, [r7, #16]
 8000a28:	e015      	b.n	8000a56 <SIM_SendByte+0x52>
        uint8_t bit = (data >> i) & 1;
 8000a2a:	79fa      	ldrb	r2, [r7, #7]
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	fa42 f303 	asr.w	r3, r2, r3
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	f003 0301 	and.w	r3, r3, #1
 8000a38:	73fb      	strb	r3, [r7, #15]
        SIM_WriteBit(bit);
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff ff85 	bl	800094c <SIM_HAL_WriteIO>
        parity ^= bit;
 8000a42:	7dfa      	ldrb	r2, [r7, #23]
 8000a44:	7bfb      	ldrb	r3, [r7, #15]
 8000a46:	4053      	eors	r3, r2
 8000a48:	75fb      	strb	r3, [r7, #23]
        SIM_HAL_DelayUs(BIT_DELAY);
 8000a4a:	205f      	movs	r0, #95	@ 0x5f
 8000a4c:	f7ff ff58 	bl	8000900 <SIM_HAL_DelayUs>
    for (int i = 0; i < 8; i++) {
 8000a50:	693b      	ldr	r3, [r7, #16]
 8000a52:	3301      	adds	r3, #1
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	2b07      	cmp	r3, #7
 8000a5a:	dde6      	ble.n	8000a2a <SIM_SendByte+0x26>
    }
    
    // Even parity bit
    SIM_WriteBit(parity);
 8000a5c:	7dfb      	ldrb	r3, [r7, #23]
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff ff74 	bl	800094c <SIM_HAL_WriteIO>
    SIM_HAL_DelayUs(BIT_DELAY);
 8000a64:	205f      	movs	r0, #95	@ 0x5f
 8000a66:	f7ff ff4b 	bl	8000900 <SIM_HAL_DelayUs>
    
    // Guard time (2 stop bits)
    SIM_WriteBit(1);
 8000a6a:	2001      	movs	r0, #1
 8000a6c:	f7ff ff6e 	bl	800094c <SIM_HAL_WriteIO>
    SIM_HAL_DelayUs(BIT_DELAY * 2);
 8000a70:	20be      	movs	r0, #190	@ 0xbe
 8000a72:	f7ff ff45 	bl	8000900 <SIM_HAL_DelayUs>
}
 8000a76:	bf00      	nop
 8000a78:	3718      	adds	r7, #24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <SIM_ReceiveByte>:

// Receive a byte (waits for start bit)
uint8_t SIM_ReceiveByte(void) {
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b082      	sub	sp, #8
 8000a82:	af00      	add	r7, sp, #0
    uint8_t byte = 0;
 8000a84:	2300      	movs	r3, #0
 8000a86:	70fb      	strb	r3, [r7, #3]
    uint8_t bit;
    
    // Wait for idle (HIGH) then start bit (LOW)
    uint32_t timeout = TIMEOUT_US;
 8000a88:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8000a8c:	607b      	str	r3, [r7, #4]
    while (SIM_HAL_ReadIO() == 0 && timeout--) SIM_HAL_DelayUs(1);
 8000a8e:	e002      	b.n	8000a96 <SIM_ReceiveByte+0x18>
 8000a90:	2001      	movs	r0, #1
 8000a92:	f7ff ff35 	bl	8000900 <SIM_HAL_DelayUs>
 8000a96:	f7ff ff73 	bl	8000980 <SIM_HAL_ReadIO>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d104      	bne.n	8000aaa <SIM_ReceiveByte+0x2c>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	1e5a      	subs	r2, r3, #1
 8000aa4:	607a      	str	r2, [r7, #4]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d1f2      	bne.n	8000a90 <SIM_ReceiveByte+0x12>
    if (timeout == 0) return 0xFF;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d101      	bne.n	8000ab4 <SIM_ReceiveByte+0x36>
 8000ab0:	23ff      	movs	r3, #255	@ 0xff
 8000ab2:	e08d      	b.n	8000bd0 <SIM_ReceiveByte+0x152>
    
    timeout = TIMEOUT_US;
 8000ab4:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8000ab8:	607b      	str	r3, [r7, #4]
    while (SIM_HAL_ReadIO() != 0 && timeout--) SIM_HAL_DelayUs(1);
 8000aba:	e002      	b.n	8000ac2 <SIM_ReceiveByte+0x44>
 8000abc:	2001      	movs	r0, #1
 8000abe:	f7ff ff1f 	bl	8000900 <SIM_HAL_DelayUs>
 8000ac2:	f7ff ff5d 	bl	8000980 <SIM_HAL_ReadIO>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d004      	beq.n	8000ad6 <SIM_ReceiveByte+0x58>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	1e5a      	subs	r2, r3, #1
 8000ad0:	607a      	str	r2, [r7, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d1f2      	bne.n	8000abc <SIM_ReceiveByte+0x3e>
    if (timeout == 0) return 0xFF;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d101      	bne.n	8000ae0 <SIM_ReceiveByte+0x62>
 8000adc:	23ff      	movs	r3, #255	@ 0xff
 8000ade:	e077      	b.n	8000bd0 <SIM_ReceiveByte+0x152>
    
    // Wait 1.5 bit times to center on first data bit
    SIM_HAL_DelayUs(BIT_DELAY + (BIT_DELAY / 2));
 8000ae0:	208e      	movs	r0, #142	@ 0x8e
 8000ae2:	f7ff ff0d 	bl	8000900 <SIM_HAL_DelayUs>
    
    // Read 8 data bits (LSB first) - unrolled for consistent timing
    bit = SIM_HAL_ReadIO(); byte |= (bit << 0); SIM_HAL_DelayUs(BIT_DELAY);
 8000ae6:	f7ff ff4b 	bl	8000980 <SIM_HAL_ReadIO>
 8000aea:	4603      	mov	r3, r0
 8000aec:	70bb      	strb	r3, [r7, #2]
 8000aee:	78fa      	ldrb	r2, [r7, #3]
 8000af0:	78bb      	ldrb	r3, [r7, #2]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	70fb      	strb	r3, [r7, #3]
 8000af6:	205f      	movs	r0, #95	@ 0x5f
 8000af8:	f7ff ff02 	bl	8000900 <SIM_HAL_DelayUs>
    bit = SIM_HAL_ReadIO(); byte |= (bit << 1); SIM_HAL_DelayUs(BIT_DELAY);
 8000afc:	f7ff ff40 	bl	8000980 <SIM_HAL_ReadIO>
 8000b00:	4603      	mov	r3, r0
 8000b02:	70bb      	strb	r3, [r7, #2]
 8000b04:	78bb      	ldrb	r3, [r7, #2]
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	b25a      	sxtb	r2, r3
 8000b0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	b25b      	sxtb	r3, r3
 8000b12:	70fb      	strb	r3, [r7, #3]
 8000b14:	205f      	movs	r0, #95	@ 0x5f
 8000b16:	f7ff fef3 	bl	8000900 <SIM_HAL_DelayUs>
    bit = SIM_HAL_ReadIO(); byte |= (bit << 2); SIM_HAL_DelayUs(BIT_DELAY);
 8000b1a:	f7ff ff31 	bl	8000980 <SIM_HAL_ReadIO>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	70bb      	strb	r3, [r7, #2]
 8000b22:	78bb      	ldrb	r3, [r7, #2]
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	b25a      	sxtb	r2, r3
 8000b28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	b25b      	sxtb	r3, r3
 8000b30:	70fb      	strb	r3, [r7, #3]
 8000b32:	205f      	movs	r0, #95	@ 0x5f
 8000b34:	f7ff fee4 	bl	8000900 <SIM_HAL_DelayUs>
    bit = SIM_HAL_ReadIO(); byte |= (bit << 3); SIM_HAL_DelayUs(BIT_DELAY);
 8000b38:	f7ff ff22 	bl	8000980 <SIM_HAL_ReadIO>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	70bb      	strb	r3, [r7, #2]
 8000b40:	78bb      	ldrb	r3, [r7, #2]
 8000b42:	00db      	lsls	r3, r3, #3
 8000b44:	b25a      	sxtb	r2, r3
 8000b46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	b25b      	sxtb	r3, r3
 8000b4e:	70fb      	strb	r3, [r7, #3]
 8000b50:	205f      	movs	r0, #95	@ 0x5f
 8000b52:	f7ff fed5 	bl	8000900 <SIM_HAL_DelayUs>
    bit = SIM_HAL_ReadIO(); byte |= (bit << 4); SIM_HAL_DelayUs(BIT_DELAY);
 8000b56:	f7ff ff13 	bl	8000980 <SIM_HAL_ReadIO>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	70bb      	strb	r3, [r7, #2]
 8000b5e:	78bb      	ldrb	r3, [r7, #2]
 8000b60:	011b      	lsls	r3, r3, #4
 8000b62:	b25a      	sxtb	r2, r3
 8000b64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	b25b      	sxtb	r3, r3
 8000b6c:	70fb      	strb	r3, [r7, #3]
 8000b6e:	205f      	movs	r0, #95	@ 0x5f
 8000b70:	f7ff fec6 	bl	8000900 <SIM_HAL_DelayUs>
    bit = SIM_HAL_ReadIO(); byte |= (bit << 5); SIM_HAL_DelayUs(BIT_DELAY);
 8000b74:	f7ff ff04 	bl	8000980 <SIM_HAL_ReadIO>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	70bb      	strb	r3, [r7, #2]
 8000b7c:	78bb      	ldrb	r3, [r7, #2]
 8000b7e:	015b      	lsls	r3, r3, #5
 8000b80:	b25a      	sxtb	r2, r3
 8000b82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	70fb      	strb	r3, [r7, #3]
 8000b8c:	205f      	movs	r0, #95	@ 0x5f
 8000b8e:	f7ff feb7 	bl	8000900 <SIM_HAL_DelayUs>
    bit = SIM_HAL_ReadIO(); byte |= (bit << 6); SIM_HAL_DelayUs(BIT_DELAY);
 8000b92:	f7ff fef5 	bl	8000980 <SIM_HAL_ReadIO>
 8000b96:	4603      	mov	r3, r0
 8000b98:	70bb      	strb	r3, [r7, #2]
 8000b9a:	78bb      	ldrb	r3, [r7, #2]
 8000b9c:	019b      	lsls	r3, r3, #6
 8000b9e:	b25a      	sxtb	r2, r3
 8000ba0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	b25b      	sxtb	r3, r3
 8000ba8:	70fb      	strb	r3, [r7, #3]
 8000baa:	205f      	movs	r0, #95	@ 0x5f
 8000bac:	f7ff fea8 	bl	8000900 <SIM_HAL_DelayUs>
    bit = SIM_HAL_ReadIO(); byte |= (bit << 7); SIM_HAL_DelayUs(BIT_DELAY);
 8000bb0:	f7ff fee6 	bl	8000980 <SIM_HAL_ReadIO>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	70bb      	strb	r3, [r7, #2]
 8000bb8:	78bb      	ldrb	r3, [r7, #2]
 8000bba:	01db      	lsls	r3, r3, #7
 8000bbc:	b25a      	sxtb	r2, r3
 8000bbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	b25b      	sxtb	r3, r3
 8000bc6:	70fb      	strb	r3, [r7, #3]
 8000bc8:	205f      	movs	r0, #95	@ 0x5f
 8000bca:	f7ff fe99 	bl	8000900 <SIM_HAL_DelayUs>
    
    // Skip parity (already delayed after last bit)
    
    return byte;
 8000bce:	78fb      	ldrb	r3, [r7, #3]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <SIM_ReceiveBytes>:

// Receive multiple bytes
void SIM_ReceiveBytes(uint8_t *buf, uint8_t count) {
 8000bd8:	b590      	push	{r4, r7, lr}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	460b      	mov	r3, r1
 8000be2:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < count; i++) {
 8000be4:	2300      	movs	r3, #0
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	e009      	b.n	8000bfe <SIM_ReceiveBytes+0x26>
        buf[i] = SIM_ReceiveByte();
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	687a      	ldr	r2, [r7, #4]
 8000bee:	18d4      	adds	r4, r2, r3
 8000bf0:	f7ff ff45 	bl	8000a7e <SIM_ReceiveByte>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	7023      	strb	r3, [r4, #0]
    for (int i = 0; i < count; i++) {
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	78fb      	ldrb	r3, [r7, #3]
 8000c00:	68fa      	ldr	r2, [r7, #12]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	dbf1      	blt.n	8000bea <SIM_ReceiveBytes+0x12>
    }
}
 8000c06:	bf00      	nop
 8000c08:	bf00      	nop
 8000c0a:	3714      	adds	r7, #20
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd90      	pop	{r4, r7, pc}

08000c10 <SIM_ReadATR>:

// Read ATR (Answer To Reset)
uint8_t SIM_ReadATR(uint8_t *atr, uint8_t *len) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b094      	sub	sp, #80	@ 0x50
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
    char msg[64];
    *len = 0;
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
    
    // Reset SIM
    SIM_Reset();
 8000c20:	f7ff fee3 	bl	80009ea <SIM_Reset>
    SIM_SetInput();
 8000c24:	2001      	movs	r0, #1
 8000c26:	f7ff fe91 	bl	800094c <SIM_HAL_WriteIO>
    
    SIM_HAL_DebugPrint("ATR: ");
 8000c2a:	4824      	ldr	r0, [pc, #144]	@ (8000cbc <SIM_ReadATR+0xac>)
 8000c2c:	f7ff fe4c 	bl	80008c8 <SIM_HAL_DebugPrint>
    
    // Read ATR bytes
    for (int b = 0; b < 20; b++) {
 8000c30:	2300      	movs	r3, #0
 8000c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000c34:	e026      	b.n	8000c84 <SIM_ReadATR+0x74>
        uint8_t byte = SIM_ReceiveByte();
 8000c36:	f7ff ff22 	bl	8000a7e <SIM_ReceiveByte>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        
        if (byte == 0xFF) break;  // Timeout
 8000c40:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000c44:	2bff      	cmp	r3, #255	@ 0xff
 8000c46:	d021      	beq.n	8000c8c <SIM_ReadATR+0x7c>
        
        atr[*len] = byte;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8000c56:	701a      	strb	r2, [r3, #0]
        (*len)++;
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	b2da      	uxtb	r2, r3
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	701a      	strb	r2, [r3, #0]
        
        sprintf(msg, "%02X ", byte);
 8000c64:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8000c68:	f107 0308 	add.w	r3, r7, #8
 8000c6c:	4914      	ldr	r1, [pc, #80]	@ (8000cc0 <SIM_ReadATR+0xb0>)
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f002 f8c4 	bl	8002dfc <siprintf>
        SIM_HAL_DebugPrint(msg);
 8000c74:	f107 0308 	add.w	r3, r7, #8
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff fe25 	bl	80008c8 <SIM_HAL_DebugPrint>
    for (int b = 0; b < 20; b++) {
 8000c7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c80:	3301      	adds	r3, #1
 8000c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c86:	2b13      	cmp	r3, #19
 8000c88:	ddd5      	ble.n	8000c36 <SIM_ReadATR+0x26>
 8000c8a:	e000      	b.n	8000c8e <SIM_ReadATR+0x7e>
        if (byte == 0xFF) break;  // Timeout
 8000c8c:	bf00      	nop
    }
    
    SIM_HAL_DebugPrint("\r\n");
 8000c8e:	480d      	ldr	r0, [pc, #52]	@ (8000cc4 <SIM_ReadATR+0xb4>)
 8000c90:	f7ff fe1a 	bl	80008c8 <SIM_HAL_DebugPrint>
    
    // Valid if first byte is 0x3B or 0x3F
    return (*len > 0 && (atr[0] == 0x3B || atr[0] == 0x3F)) ? 1 : 0;
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d009      	beq.n	8000cb0 <SIM_ReadATR+0xa0>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b3b      	cmp	r3, #59	@ 0x3b
 8000ca2:	d003      	beq.n	8000cac <SIM_ReadATR+0x9c>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000caa:	d101      	bne.n	8000cb0 <SIM_ReadATR+0xa0>
 8000cac:	2301      	movs	r3, #1
 8000cae:	e000      	b.n	8000cb2 <SIM_ReadATR+0xa2>
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	b2db      	uxtb	r3, r3
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3750      	adds	r7, #80	@ 0x50
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	08003784 	.word	0x08003784
 8000cc0:	0800378c 	.word	0x0800378c
 8000cc4:	08003794 	.word	0x08003794

08000cc8 <SIM_SendAPDU>:

// Send APDU and receive response
uint8_t SIM_SendAPDU(uint8_t *cmd, uint8_t cmd_len, uint8_t *response, uint8_t *resp_len) {
 8000cc8:	b590      	push	{r4, r7, lr}
 8000cca:	b0a1      	sub	sp, #132	@ 0x84
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	607a      	str	r2, [r7, #4]
 8000cd2:	603b      	str	r3, [r7, #0]
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	72fb      	strb	r3, [r7, #11]
    char msg[80];
    *resp_len = 0;
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
    
    // Debug: show command
    SIM_HAL_DebugPrint("  CMD: ");
 8000cde:	48b2      	ldr	r0, [pc, #712]	@ (8000fa8 <SIM_SendAPDU+0x2e0>)
 8000ce0:	f7ff fdf2 	bl	80008c8 <SIM_HAL_DebugPrint>
    for (int i = 0; i < cmd_len; i++) {
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000ce8:	e012      	b.n	8000d10 <SIM_SendAPDU+0x48>
        sprintf(msg, "%02X ", cmd[i]);
 8000cea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000cec:	68fa      	ldr	r2, [r7, #12]
 8000cee:	4413      	add	r3, r2
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	49ac      	ldr	r1, [pc, #688]	@ (8000fac <SIM_SendAPDU+0x2e4>)
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f002 f87e 	bl	8002dfc <siprintf>
        SIM_HAL_DebugPrint(msg);
 8000d00:	f107 0314 	add.w	r3, r7, #20
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fddf 	bl	80008c8 <SIM_HAL_DebugPrint>
    for (int i = 0; i < cmd_len; i++) {
 8000d0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000d10:	7afb      	ldrb	r3, [r7, #11]
 8000d12:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000d14:	429a      	cmp	r2, r3
 8000d16:	dbe8      	blt.n	8000cea <SIM_SendAPDU+0x22>
    }
    SIM_HAL_DebugPrint("-> ");
 8000d18:	48a5      	ldr	r0, [pc, #660]	@ (8000fb0 <SIM_SendAPDU+0x2e8>)
 8000d1a:	f7ff fdd5 	bl	80008c8 <SIM_HAL_DebugPrint>
    
    SIM_SetOutput();
 8000d1e:	2001      	movs	r0, #1
 8000d20:	f7ff fe14 	bl	800094c <SIM_HAL_WriteIO>
    
    // Send command header (CLA INS P1 P2 P3)
    for (uint8_t i = 0; i < 5 && i < cmd_len; i++) {
 8000d24:	2300      	movs	r3, #0
 8000d26:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
 8000d2a:	e00c      	b.n	8000d46 <SIM_SendAPDU+0x7e>
        SIM_SendByte(cmd[i]);
 8000d2c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8000d30:	68fa      	ldr	r2, [r7, #12]
 8000d32:	4413      	add	r3, r2
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fe64 	bl	8000a04 <SIM_SendByte>
    for (uint8_t i = 0; i < 5 && i < cmd_len; i++) {
 8000d3c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8000d40:	3301      	adds	r3, #1
 8000d42:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
 8000d46:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8000d4a:	2b04      	cmp	r3, #4
 8000d4c:	d804      	bhi.n	8000d58 <SIM_SendAPDU+0x90>
 8000d4e:	f897 207b 	ldrb.w	r2, [r7, #123]	@ 0x7b
 8000d52:	7afb      	ldrb	r3, [r7, #11]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d3e9      	bcc.n	8000d2c <SIM_SendAPDU+0x64>
    }
    
    SIM_SetInput();
 8000d58:	2001      	movs	r0, #1
 8000d5a:	f7ff fdf7 	bl	800094c <SIM_HAL_WriteIO>
    
    // Wait for procedure byte
    uint8_t proc_byte = SIM_ReceiveByte();
 8000d5e:	f7ff fe8e 	bl	8000a7e <SIM_ReceiveByte>
 8000d62:	4603      	mov	r3, r0
 8000d64:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
    sprintf(msg, "%02X ", proc_byte);
 8000d68:	f897 207a 	ldrb.w	r2, [r7, #122]	@ 0x7a
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	498e      	ldr	r1, [pc, #568]	@ (8000fac <SIM_SendAPDU+0x2e4>)
 8000d72:	4618      	mov	r0, r3
 8000d74:	f002 f842 	bl	8002dfc <siprintf>
    SIM_HAL_DebugPrint(msg);
 8000d78:	f107 0314 	add.w	r3, r7, #20
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff fda3 	bl	80008c8 <SIM_HAL_DebugPrint>
    
    if (proc_byte == 0xFF) {
 8000d82:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 8000d86:	2bff      	cmp	r3, #255	@ 0xff
 8000d88:	d119      	bne.n	8000dbe <SIM_SendAPDU+0xf6>
        SIM_HAL_DebugPrint("(no response)\r\n");
 8000d8a:	488a      	ldr	r0, [pc, #552]	@ (8000fb4 <SIM_SendAPDU+0x2ec>)
 8000d8c:	f7ff fd9c 	bl	80008c8 <SIM_HAL_DebugPrint>
        return 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	e147      	b.n	8001024 <SIM_SendAPDU+0x35c>
    }
    
    // Handle NULL byte (0x60) - SIM needs more time
    while (proc_byte == 0x60) {
        SIM_HAL_DelayMs(10);
 8000d94:	200a      	movs	r0, #10
 8000d96:	f7ff fd8b 	bl	80008b0 <SIM_HAL_DelayMs>
        proc_byte = SIM_ReceiveByte();
 8000d9a:	f7ff fe70 	bl	8000a7e <SIM_ReceiveByte>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
        sprintf(msg, "%02X ", proc_byte);
 8000da4:	f897 207a 	ldrb.w	r2, [r7, #122]	@ 0x7a
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	497f      	ldr	r1, [pc, #508]	@ (8000fac <SIM_SendAPDU+0x2e4>)
 8000dae:	4618      	mov	r0, r3
 8000db0:	f002 f824 	bl	8002dfc <siprintf>
        SIM_HAL_DebugPrint(msg);
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff fd85 	bl	80008c8 <SIM_HAL_DebugPrint>
    while (proc_byte == 0x60) {
 8000dbe:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 8000dc2:	2b60      	cmp	r3, #96	@ 0x60
 8000dc4:	d0e6      	beq.n	8000d94 <SIM_SendAPDU+0xcc>
    }
    
    // If ACK (INS echoed)
    if (proc_byte == cmd[1]) {
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	f897 207a 	ldrb.w	r2, [r7, #122]	@ 0x7a
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	f040 80f3 	bne.w	8000fbc <SIM_SendAPDU+0x2f4>
        uint8_t ins = cmd[1];
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	785b      	ldrb	r3, [r3, #1]
 8000dda:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
        uint8_t p3 = cmd[4];
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	791b      	ldrb	r3, [r3, #4]
 8000de2:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
        uint8_t sw1 = 0, sw2 = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
 8000dec:	2300      	movs	r3, #0
 8000dee:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
        
        // READ commands: receive data
        if (ins == 0xB0 || ins == 0xB2 || ins == 0xC0) {
 8000df2:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8000df6:	2bb0      	cmp	r3, #176	@ 0xb0
 8000df8:	d007      	beq.n	8000e0a <SIM_SendAPDU+0x142>
 8000dfa:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8000dfe:	2bb2      	cmp	r3, #178	@ 0xb2
 8000e00:	d003      	beq.n	8000e0a <SIM_SendAPDU+0x142>
 8000e02:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8000e06:	2bc0      	cmp	r3, #192	@ 0xc0
 8000e08:	d147      	bne.n	8000e9a <SIM_SendAPDU+0x1d2>
            // Read P3 data bytes + 2 status bytes
            uint8_t total = p3 + 2;
 8000e0a:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8000e0e:	3302      	adds	r3, #2
 8000e10:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
            SIM_ReceiveBytes(response, total);
 8000e14:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8000e18:	4619      	mov	r1, r3
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff fedc 	bl	8000bd8 <SIM_ReceiveBytes>
            
            // Print data bytes
            for (int i = 0; i < p3; i++) {
 8000e20:	2300      	movs	r3, #0
 8000e22:	677b      	str	r3, [r7, #116]	@ 0x74
 8000e24:	e012      	b.n	8000e4c <SIM_SendAPDU+0x184>
                sprintf(msg, "%02X ", response[i]);
 8000e26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000e28:	687a      	ldr	r2, [r7, #4]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	495d      	ldr	r1, [pc, #372]	@ (8000fac <SIM_SendAPDU+0x2e4>)
 8000e36:	4618      	mov	r0, r3
 8000e38:	f001 ffe0 	bl	8002dfc <siprintf>
                SIM_HAL_DebugPrint(msg);
 8000e3c:	f107 0314 	add.w	r3, r7, #20
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fd41 	bl	80008c8 <SIM_HAL_DebugPrint>
            for (int i = 0; i < p3; i++) {
 8000e46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000e48:	3301      	adds	r3, #1
 8000e4a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000e4c:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8000e50:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8000e52:	429a      	cmp	r2, r3
 8000e54:	dbe7      	blt.n	8000e26 <SIM_SendAPDU+0x15e>
            }
            *resp_len = p3;
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	f897 2069 	ldrb.w	r2, [r7, #105]	@ 0x69
 8000e5c:	701a      	strb	r2, [r3, #0]
            
            sw1 = response[p3];
 8000e5e:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
            sw2 = response[p3 + 1];
 8000e6c:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8000e70:	3301      	adds	r3, #1
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
            sprintf(msg, "[%02X%02X]", sw1, sw2);
 8000e7c:	f897 2079 	ldrb.w	r2, [r7, #121]	@ 0x79
 8000e80:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000e84:	f107 0014 	add.w	r0, r7, #20
 8000e88:	494b      	ldr	r1, [pc, #300]	@ (8000fb8 <SIM_SendAPDU+0x2f0>)
 8000e8a:	f001 ffb7 	bl	8002dfc <siprintf>
            SIM_HAL_DebugPrint(msg);
 8000e8e:	f107 0314 	add.w	r3, r7, #20
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fd18 	bl	80008c8 <SIM_HAL_DebugPrint>
        if (ins == 0xB0 || ins == 0xB2 || ins == 0xC0) {
 8000e98:	e042      	b.n	8000f20 <SIM_SendAPDU+0x258>
        } else {
            // WRITE commands with data
            if (cmd_len > 5) {
 8000e9a:	7afb      	ldrb	r3, [r7, #11]
 8000e9c:	2b05      	cmp	r3, #5
 8000e9e:	d91b      	bls.n	8000ed8 <SIM_SendAPDU+0x210>
                SIM_SetOutput();
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	f7ff fd53 	bl	800094c <SIM_HAL_WriteIO>
                for (uint8_t i = 5; i < cmd_len; i++) {
 8000ea6:	2305      	movs	r3, #5
 8000ea8:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000eac:	e00c      	b.n	8000ec8 <SIM_SendAPDU+0x200>
                    SIM_SendByte(cmd[i]);
 8000eae:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff fda3 	bl	8000a04 <SIM_SendByte>
                for (uint8_t i = 5; i < cmd_len; i++) {
 8000ebe:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000ec8:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000ecc:	7afb      	ldrb	r3, [r7, #11]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d3ed      	bcc.n	8000eae <SIM_SendAPDU+0x1e6>
                }
                SIM_SetInput();
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f7ff fd3a 	bl	800094c <SIM_HAL_WriteIO>
            }
            
            // Read status words
            sw1 = SIM_ReceiveByte();
 8000ed8:	f7ff fdd1 	bl	8000a7e <SIM_ReceiveByte>
 8000edc:	4603      	mov	r3, r0
 8000ede:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
            sw2 = SIM_ReceiveByte();
 8000ee2:	f7ff fdcc 	bl	8000a7e <SIM_ReceiveByte>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
            sprintf(msg, "[%02X%02X]", sw1, sw2);
 8000eec:	f897 2079 	ldrb.w	r2, [r7, #121]	@ 0x79
 8000ef0:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000ef4:	f107 0014 	add.w	r0, r7, #20
 8000ef8:	492f      	ldr	r1, [pc, #188]	@ (8000fb8 <SIM_SendAPDU+0x2f0>)
 8000efa:	f001 ff7f 	bl	8002dfc <siprintf>
            SIM_HAL_DebugPrint(msg);
 8000efe:	f107 0314 	add.w	r3, r7, #20
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff fce0 	bl	80008c8 <SIM_HAL_DebugPrint>
            
            response[0] = sw1;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f897 2079 	ldrb.w	r2, [r7, #121]	@ 0x79
 8000f0e:	701a      	strb	r2, [r3, #0]
            response[1] = sw2;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3301      	adds	r3, #1
 8000f14:	f897 2078 	ldrb.w	r2, [r7, #120]	@ 0x78
 8000f18:	701a      	strb	r2, [r3, #0]
            *resp_len = 2;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	701a      	strb	r2, [r3, #0]
        }
        
        // If SW1=0x9F, there's data to read with GET RESPONSE
        if (sw1 == 0x9F) {
 8000f20:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8000f24:	2b9f      	cmp	r3, #159	@ 0x9f
 8000f26:	d173      	bne.n	8001010 <SIM_SendAPDU+0x348>
            uint8_t data_len = sw2;
 8000f28:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8000f2c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            SIM_SetOutput();
 8000f30:	2001      	movs	r0, #1
 8000f32:	f7ff fd0b 	bl	800094c <SIM_HAL_WriteIO>
            SIM_SendByte(0xA0);  // CLA
 8000f36:	20a0      	movs	r0, #160	@ 0xa0
 8000f38:	f7ff fd64 	bl	8000a04 <SIM_SendByte>
            SIM_SendByte(0xC0);  // INS = GET RESPONSE
 8000f3c:	20c0      	movs	r0, #192	@ 0xc0
 8000f3e:	f7ff fd61 	bl	8000a04 <SIM_SendByte>
            SIM_SendByte(0x00);  // P1
 8000f42:	2000      	movs	r0, #0
 8000f44:	f7ff fd5e 	bl	8000a04 <SIM_SendByte>
            SIM_SendByte(0x00);  // P2
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f7ff fd5b 	bl	8000a04 <SIM_SendByte>
            SIM_SendByte(data_len);  // Le
 8000f4e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff fd56 	bl	8000a04 <SIM_SendByte>
            SIM_SetInput();
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f7ff fcf7 	bl	800094c <SIM_HAL_WriteIO>
            
            uint8_t ack = SIM_ReceiveByte();
 8000f5e:	f7ff fd8e 	bl	8000a7e <SIM_ReceiveByte>
 8000f62:	4603      	mov	r3, r0
 8000f64:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
            if (ack == 0xC0) {
 8000f68:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f6c:	2bc0      	cmp	r3, #192	@ 0xc0
 8000f6e:	d14f      	bne.n	8001010 <SIM_SendAPDU+0x348>
                for (int i = 0; i < data_len; i++) {
 8000f70:	2300      	movs	r3, #0
 8000f72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000f74:	e009      	b.n	8000f8a <SIM_SendAPDU+0x2c2>
                    response[i] = SIM_ReceiveByte();
 8000f76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	18d4      	adds	r4, r2, r3
 8000f7c:	f7ff fd7f 	bl	8000a7e <SIM_ReceiveByte>
 8000f80:	4603      	mov	r3, r0
 8000f82:	7023      	strb	r3, [r4, #0]
                for (int i = 0; i < data_len; i++) {
 8000f84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f86:	3301      	adds	r3, #1
 8000f88:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000f8a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000f8e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000f90:	429a      	cmp	r2, r3
 8000f92:	dbf0      	blt.n	8000f76 <SIM_SendAPDU+0x2ae>
                }
                *resp_len = data_len;
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8000f9a:	701a      	strb	r2, [r3, #0]
                // Read final status
                SIM_ReceiveByte();
 8000f9c:	f7ff fd6f 	bl	8000a7e <SIM_ReceiveByte>
                SIM_ReceiveByte();
 8000fa0:	f7ff fd6d 	bl	8000a7e <SIM_ReceiveByte>
 8000fa4:	e034      	b.n	8001010 <SIM_SendAPDU+0x348>
 8000fa6:	bf00      	nop
 8000fa8:	08003798 	.word	0x08003798
 8000fac:	0800378c 	.word	0x0800378c
 8000fb0:	080037a0 	.word	0x080037a0
 8000fb4:	080037a4 	.word	0x080037a4
 8000fb8:	080037b4 	.word	0x080037b4
            }
        }
    } else if ((proc_byte & 0xF0) == 0x90 || (proc_byte & 0xF0) == 0x60) {
 8000fbc:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 8000fc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000fc4:	2b90      	cmp	r3, #144	@ 0x90
 8000fc6:	d005      	beq.n	8000fd4 <SIM_SendAPDU+0x30c>
 8000fc8:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 8000fcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000fd0:	2b60      	cmp	r3, #96	@ 0x60
 8000fd2:	d11d      	bne.n	8001010 <SIM_SendAPDU+0x348>
        // Status word directly
        uint8_t sw2 = SIM_ReceiveByte();
 8000fd4:	f7ff fd53 	bl	8000a7e <SIM_ReceiveByte>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        response[0] = proc_byte;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f897 207a 	ldrb.w	r2, [r7, #122]	@ 0x7a
 8000fe4:	701a      	strb	r2, [r3, #0]
        response[1] = sw2;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000fee:	701a      	strb	r2, [r3, #0]
        *resp_len = 2;
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	701a      	strb	r2, [r3, #0]
        sprintf(msg, "%02X ", sw2);
 8000ff6:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	490b      	ldr	r1, [pc, #44]	@ (800102c <SIM_SendAPDU+0x364>)
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fefb 	bl	8002dfc <siprintf>
        SIM_HAL_DebugPrint(msg);
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fc5c 	bl	80008c8 <SIM_HAL_DebugPrint>
    }
    
    SIM_HAL_DebugPrint("\r\n");
 8001010:	4807      	ldr	r0, [pc, #28]	@ (8001030 <SIM_SendAPDU+0x368>)
 8001012:	f7ff fc59 	bl	80008c8 <SIM_HAL_DebugPrint>
    return (*resp_len > 0) ? 1 : 0;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	bf14      	ite	ne
 800101e:	2301      	movne	r3, #1
 8001020:	2300      	moveq	r3, #0
 8001022:	b2db      	uxtb	r3, r3
}
 8001024:	4618      	mov	r0, r3
 8001026:	3784      	adds	r7, #132	@ 0x84
 8001028:	46bd      	mov	sp, r7
 800102a:	bd90      	pop	{r4, r7, pc}
 800102c:	0800378c 	.word	0x0800378c
 8001030:	08003794 	.word	0x08003794

08001034 <SIM_GetResponse>:

// Simple GET RESPONSE command
static uint8_t SIM_GetResponse(uint8_t len, uint8_t *data) {
 8001034:	b590      	push	{r4, r7, lr}
 8001036:	b095      	sub	sp, #84	@ 0x54
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	6039      	str	r1, [r7, #0]
 800103e:	71fb      	strb	r3, [r7, #7]
    char msg[60];
    
    SIM_SetOutput();
 8001040:	2001      	movs	r0, #1
 8001042:	f7ff fc83 	bl	800094c <SIM_HAL_WriteIO>
    SIM_SendByte(0xA0);  // CLA
 8001046:	20a0      	movs	r0, #160	@ 0xa0
 8001048:	f7ff fcdc 	bl	8000a04 <SIM_SendByte>
    SIM_SendByte(0xC0);  // INS = GET RESPONSE
 800104c:	20c0      	movs	r0, #192	@ 0xc0
 800104e:	f7ff fcd9 	bl	8000a04 <SIM_SendByte>
    SIM_SendByte(0x00);  // P1
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff fcd6 	bl	8000a04 <SIM_SendByte>
    SIM_SendByte(0x00);  // P2
 8001058:	2000      	movs	r0, #0
 800105a:	f7ff fcd3 	bl	8000a04 <SIM_SendByte>
    SIM_SendByte(len);   // Le
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fccf 	bl	8000a04 <SIM_SendByte>
    
    SIM_SetInput();
 8001066:	2001      	movs	r0, #1
 8001068:	f7ff fc70 	bl	800094c <SIM_HAL_WriteIO>
    
    uint8_t proc = SIM_ReceiveByte();
 800106c:	f7ff fd07 	bl	8000a7e <SIM_ReceiveByte>
 8001070:	4603      	mov	r3, r0
 8001072:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (proc == 0xC0) {
 8001076:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800107a:	2bc0      	cmp	r3, #192	@ 0xc0
 800107c:	d135      	bne.n	80010ea <SIM_GetResponse+0xb6>
        sprintf(msg, "  GET_RSP(%d): ", len);
 800107e:	79fa      	ldrb	r2, [r7, #7]
 8001080:	f107 030c 	add.w	r3, r7, #12
 8001084:	491b      	ldr	r1, [pc, #108]	@ (80010f4 <SIM_GetResponse+0xc0>)
 8001086:	4618      	mov	r0, r3
 8001088:	f001 feb8 	bl	8002dfc <siprintf>
        SIM_HAL_DebugPrint(msg);
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fc19 	bl	80008c8 <SIM_HAL_DebugPrint>
        
        for (int i = 0; i < len; i++) {
 8001096:	2300      	movs	r3, #0
 8001098:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800109a:	e019      	b.n	80010d0 <SIM_GetResponse+0x9c>
            data[i] = SIM_ReceiveByte();
 800109c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	18d4      	adds	r4, r2, r3
 80010a2:	f7ff fcec 	bl	8000a7e <SIM_ReceiveByte>
 80010a6:	4603      	mov	r3, r0
 80010a8:	7023      	strb	r3, [r4, #0]
            sprintf(msg, "%02X ", data[i]);
 80010aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	461a      	mov	r2, r3
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	490f      	ldr	r1, [pc, #60]	@ (80010f8 <SIM_GetResponse+0xc4>)
 80010ba:	4618      	mov	r0, r3
 80010bc:	f001 fe9e 	bl	8002dfc <siprintf>
            SIM_HAL_DebugPrint(msg);
 80010c0:	f107 030c 	add.w	r3, r7, #12
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fbff 	bl	80008c8 <SIM_HAL_DebugPrint>
        for (int i = 0; i < len; i++) {
 80010ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010cc:	3301      	adds	r3, #1
 80010ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80010d4:	429a      	cmp	r2, r3
 80010d6:	dbe1      	blt.n	800109c <SIM_GetResponse+0x68>
        }
        // Read SW1 SW2
        SIM_ReceiveByte();
 80010d8:	f7ff fcd1 	bl	8000a7e <SIM_ReceiveByte>
        SIM_ReceiveByte();
 80010dc:	f7ff fccf 	bl	8000a7e <SIM_ReceiveByte>
        
        SIM_HAL_DebugPrint("\r\n");
 80010e0:	4806      	ldr	r0, [pc, #24]	@ (80010fc <SIM_GetResponse+0xc8>)
 80010e2:	f7ff fbf1 	bl	80008c8 <SIM_HAL_DebugPrint>
        return 1;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <SIM_GetResponse+0xb8>
    }
    return 0;
 80010ea:	2300      	movs	r3, #0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3754      	adds	r7, #84	@ 0x54
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd90      	pop	{r4, r7, pc}
 80010f4:	080037c0 	.word	0x080037c0
 80010f8:	0800378c 	.word	0x0800378c
 80010fc:	08003794 	.word	0x08003794

08001100 <SIM_ReadIMSI>:

// Read IMSI
uint8_t SIM_ReadIMSI(char *imsi) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b09e      	sub	sp, #120	@ 0x78
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    uint8_t response[64];
    uint8_t resp_len;
    
    strcpy(imsi, "ERROR");
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a7c      	ldr	r2, [pc, #496]	@ (80012fc <SIM_ReadIMSI+0x1fc>)
 800110c:	6810      	ldr	r0, [r2, #0]
 800110e:	6018      	str	r0, [r3, #0]
 8001110:	8892      	ldrh	r2, [r2, #4]
 8001112:	809a      	strh	r2, [r3, #4]
    
    // Select MF (3F00)
    uint8_t select_mf[] = {0xA0, 0xA4, 0x00, 0x00, 0x02, 0x3F, 0x00};
 8001114:	4a7a      	ldr	r2, [pc, #488]	@ (8001300 <SIM_ReadIMSI+0x200>)
 8001116:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800111e:	6018      	str	r0, [r3, #0]
 8001120:	3304      	adds	r3, #4
 8001122:	8019      	strh	r1, [r3, #0]
 8001124:	3302      	adds	r3, #2
 8001126:	0c0a      	lsrs	r2, r1, #16
 8001128:	701a      	strb	r2, [r3, #0]
    SIM_SendAPDU(select_mf, 7, response, &resp_len);
 800112a:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800112e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001132:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001136:	2107      	movs	r1, #7
 8001138:	f7ff fdc6 	bl	8000cc8 <SIM_SendAPDU>
    if (resp_len >= 2 && response[0] == 0x9F) {
 800113c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001140:	2b01      	cmp	r3, #1
 8001142:	d90b      	bls.n	800115c <SIM_ReadIMSI+0x5c>
 8001144:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001148:	2b9f      	cmp	r3, #159	@ 0x9f
 800114a:	d107      	bne.n	800115c <SIM_ReadIMSI+0x5c>
        SIM_GetResponse(response[1], response);
 800114c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001150:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001154:	4611      	mov	r1, r2
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff6c 	bl	8001034 <SIM_GetResponse>
    }
    SIM_HAL_DelayMs(20);
 800115c:	2014      	movs	r0, #20
 800115e:	f7ff fba7 	bl	80008b0 <SIM_HAL_DelayMs>
    
    // Select DF_GSM (7F20)
    uint8_t select_gsm[] = {0xA0, 0xA4, 0x00, 0x00, 0x02, 0x7F, 0x20};
 8001162:	4a68      	ldr	r2, [pc, #416]	@ (8001304 <SIM_ReadIMSI+0x204>)
 8001164:	f107 031c 	add.w	r3, r7, #28
 8001168:	e892 0003 	ldmia.w	r2, {r0, r1}
 800116c:	6018      	str	r0, [r3, #0]
 800116e:	3304      	adds	r3, #4
 8001170:	8019      	strh	r1, [r3, #0]
 8001172:	3302      	adds	r3, #2
 8001174:	0c0a      	lsrs	r2, r1, #16
 8001176:	701a      	strb	r2, [r3, #0]
    SIM_SendAPDU(select_gsm, 7, response, &resp_len);
 8001178:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800117c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001180:	f107 001c 	add.w	r0, r7, #28
 8001184:	2107      	movs	r1, #7
 8001186:	f7ff fd9f 	bl	8000cc8 <SIM_SendAPDU>
    if (resp_len >= 2 && response[0] == 0x9F) {
 800118a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800118e:	2b01      	cmp	r3, #1
 8001190:	d90b      	bls.n	80011aa <SIM_ReadIMSI+0xaa>
 8001192:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001196:	2b9f      	cmp	r3, #159	@ 0x9f
 8001198:	d107      	bne.n	80011aa <SIM_ReadIMSI+0xaa>
        SIM_GetResponse(response[1], response);
 800119a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800119e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80011a2:	4611      	mov	r1, r2
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff ff45 	bl	8001034 <SIM_GetResponse>
    }
    SIM_HAL_DelayMs(20);
 80011aa:	2014      	movs	r0, #20
 80011ac:	f7ff fb80 	bl	80008b0 <SIM_HAL_DelayMs>
    
    // Select EF_IMSI (6F07)
    uint8_t select_imsi[] = {0xA0, 0xA4, 0x00, 0x00, 0x02, 0x6F, 0x07};
 80011b0:	4a55      	ldr	r2, [pc, #340]	@ (8001308 <SIM_ReadIMSI+0x208>)
 80011b2:	f107 0314 	add.w	r3, r7, #20
 80011b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011ba:	6018      	str	r0, [r3, #0]
 80011bc:	3304      	adds	r3, #4
 80011be:	8019      	strh	r1, [r3, #0]
 80011c0:	3302      	adds	r3, #2
 80011c2:	0c0a      	lsrs	r2, r1, #16
 80011c4:	701a      	strb	r2, [r3, #0]
    SIM_SendAPDU(select_imsi, 7, response, &resp_len);
 80011c6:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 80011ca:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80011ce:	f107 0014 	add.w	r0, r7, #20
 80011d2:	2107      	movs	r1, #7
 80011d4:	f7ff fd78 	bl	8000cc8 <SIM_SendAPDU>
    if (resp_len >= 2 && response[0] == 0x9F) {
 80011d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d90b      	bls.n	80011f8 <SIM_ReadIMSI+0xf8>
 80011e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80011e4:	2b9f      	cmp	r3, #159	@ 0x9f
 80011e6:	d107      	bne.n	80011f8 <SIM_ReadIMSI+0xf8>
        SIM_GetResponse(response[1], response);
 80011e8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80011ec:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80011f0:	4611      	mov	r1, r2
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ff1e 	bl	8001034 <SIM_GetResponse>
    }
    SIM_HAL_DelayMs(20);
 80011f8:	2014      	movs	r0, #20
 80011fa:	f7ff fb59 	bl	80008b0 <SIM_HAL_DelayMs>
    
    // Read Binary (9 bytes)
    uint8_t read_bin[] = {0xA0, 0xB0, 0x00, 0x00, 0x09};
 80011fe:	4a43      	ldr	r2, [pc, #268]	@ (800130c <SIM_ReadIMSI+0x20c>)
 8001200:	f107 030c 	add.w	r3, r7, #12
 8001204:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001208:	6018      	str	r0, [r3, #0]
 800120a:	3304      	adds	r3, #4
 800120c:	7019      	strb	r1, [r3, #0]
    SIM_SendAPDU(read_bin, 5, response, &resp_len);
 800120e:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8001212:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001216:	f107 000c 	add.w	r0, r7, #12
 800121a:	2105      	movs	r1, #5
 800121c:	f7ff fd54 	bl	8000cc8 <SIM_SendAPDU>
    
    // Decode IMSI
    if (resp_len >= 9 && response[0] > 0 && response[0] <= 8) {
 8001220:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001224:	2b08      	cmp	r3, #8
 8001226:	d963      	bls.n	80012f0 <SIM_ReadIMSI+0x1f0>
 8001228:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800122c:	2b00      	cmp	r3, #0
 800122e:	d05f      	beq.n	80012f0 <SIM_ReadIMSI+0x1f0>
 8001230:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001234:	2b08      	cmp	r3, #8
 8001236:	d85b      	bhi.n	80012f0 <SIM_ReadIMSI+0x1f0>
        int idx = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	677b      	str	r3, [r7, #116]	@ 0x74
        // First digit in lower nibble of byte 1
        uint8_t d = response[1] & 0x0F;
 800123c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001240:	f003 030f 	and.w	r3, r3, #15
 8001244:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        if (d <= 9) imsi[idx++] = '0' + d;
 8001248:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800124c:	2b09      	cmp	r3, #9
 800124e:	d80a      	bhi.n	8001266 <SIM_ReadIMSI+0x166>
 8001250:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001252:	1c5a      	adds	r2, r3, #1
 8001254:	677a      	str	r2, [r7, #116]	@ 0x74
 8001256:	461a      	mov	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4413      	add	r3, r2
 800125c:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8001260:	3230      	adds	r2, #48	@ 0x30
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	701a      	strb	r2, [r3, #0]
        
        // Remaining digits
        for (int i = 2; i <= response[0] && i < 9; i++) {
 8001266:	2302      	movs	r3, #2
 8001268:	673b      	str	r3, [r7, #112]	@ 0x70
 800126a:	e031      	b.n	80012d0 <SIM_ReadIMSI+0x1d0>
            d = response[i] & 0x0F;
 800126c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001270:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001272:	4413      	add	r3, r2
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	f003 030f 	and.w	r3, r3, #15
 800127a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
            if (d <= 9) imsi[idx++] = '0' + d;
 800127e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001282:	2b09      	cmp	r3, #9
 8001284:	d80a      	bhi.n	800129c <SIM_ReadIMSI+0x19c>
 8001286:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	677a      	str	r2, [r7, #116]	@ 0x74
 800128c:	461a      	mov	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4413      	add	r3, r2
 8001292:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8001296:	3230      	adds	r2, #48	@ 0x30
 8001298:	b2d2      	uxtb	r2, r2
 800129a:	701a      	strb	r2, [r3, #0]
            d = (response[i] >> 4) & 0x0F;
 800129c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80012a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80012a2:	4413      	add	r3, r2
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	091b      	lsrs	r3, r3, #4
 80012a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
            if (d <= 9) imsi[idx++] = '0' + d;
 80012ac:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80012b0:	2b09      	cmp	r3, #9
 80012b2:	d80a      	bhi.n	80012ca <SIM_ReadIMSI+0x1ca>
 80012b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80012b6:	1c5a      	adds	r2, r3, #1
 80012b8:	677a      	str	r2, [r7, #116]	@ 0x74
 80012ba:	461a      	mov	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4413      	add	r3, r2
 80012c0:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 80012c4:	3230      	adds	r2, #48	@ 0x30
 80012c6:	b2d2      	uxtb	r2, r2
 80012c8:	701a      	strb	r2, [r3, #0]
        for (int i = 2; i <= response[0] && i < 9; i++) {
 80012ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80012cc:	3301      	adds	r3, #1
 80012ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80012d0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012d4:	461a      	mov	r2, r3
 80012d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80012d8:	4293      	cmp	r3, r2
 80012da:	dc02      	bgt.n	80012e2 <SIM_ReadIMSI+0x1e2>
 80012dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80012de:	2b08      	cmp	r3, #8
 80012e0:	ddc4      	ble.n	800126c <SIM_ReadIMSI+0x16c>
        }
        imsi[idx] = '\0';
 80012e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	4413      	add	r3, r2
 80012e8:	2200      	movs	r2, #0
 80012ea:	701a      	strb	r2, [r3, #0]
        return 1;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e000      	b.n	80012f2 <SIM_ReadIMSI+0x1f2>
    }
    return 0;
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3778      	adds	r7, #120	@ 0x78
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	080037d0 	.word	0x080037d0
 8001300:	080037d8 	.word	0x080037d8
 8001304:	080037e0 	.word	0x080037e0
 8001308:	080037e8 	.word	0x080037e8
 800130c:	080037f0 	.word	0x080037f0

08001310 <SIM_ReadICCID>:

// Read ICCID
uint8_t SIM_ReadICCID(char *iccid) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b094      	sub	sp, #80	@ 0x50
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    uint8_t response[32];
    uint8_t resp_len;
    
    strcpy(iccid, "ERROR");
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a58      	ldr	r2, [pc, #352]	@ (800147c <SIM_ReadICCID+0x16c>)
 800131c:	6810      	ldr	r0, [r2, #0]
 800131e:	6018      	str	r0, [r3, #0]
 8001320:	8892      	ldrh	r2, [r2, #4]
 8001322:	809a      	strh	r2, [r3, #4]
    
    // SELECT MF (3F00)
    uint8_t sel_mf[] = {0xA0, 0xA4, 0x00, 0x00, 0x02, 0x3F, 0x00};
 8001324:	4a56      	ldr	r2, [pc, #344]	@ (8001480 <SIM_ReadICCID+0x170>)
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800132e:	6018      	str	r0, [r3, #0]
 8001330:	3304      	adds	r3, #4
 8001332:	8019      	strh	r1, [r3, #0]
 8001334:	3302      	adds	r3, #2
 8001336:	0c0a      	lsrs	r2, r1, #16
 8001338:	701a      	strb	r2, [r3, #0]
    SIM_SendAPDU(sel_mf, 7, response, &resp_len);
 800133a:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 800133e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001342:	f107 001c 	add.w	r0, r7, #28
 8001346:	2107      	movs	r1, #7
 8001348:	f7ff fcbe 	bl	8000cc8 <SIM_SendAPDU>
    if (resp_len >= 2 && response[0] == 0x9F) {
 800134c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001350:	2b01      	cmp	r3, #1
 8001352:	d90b      	bls.n	800136c <SIM_ReadICCID+0x5c>
 8001354:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001358:	2b9f      	cmp	r3, #159	@ 0x9f
 800135a:	d107      	bne.n	800136c <SIM_ReadICCID+0x5c>
        SIM_GetResponse(response[1], response);
 800135c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001360:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001364:	4611      	mov	r1, r2
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fe64 	bl	8001034 <SIM_GetResponse>
    }
    SIM_HAL_DelayMs(20);
 800136c:	2014      	movs	r0, #20
 800136e:	f7ff fa9f 	bl	80008b0 <SIM_HAL_DelayMs>
    
    // SELECT EF_ICCID (2FE2)
    uint8_t sel_iccid[] = {0xA0, 0xA4, 0x00, 0x00, 0x02, 0x2F, 0xE2};
 8001372:	4a44      	ldr	r2, [pc, #272]	@ (8001484 <SIM_ReadICCID+0x174>)
 8001374:	f107 0314 	add.w	r3, r7, #20
 8001378:	e892 0003 	ldmia.w	r2, {r0, r1}
 800137c:	6018      	str	r0, [r3, #0]
 800137e:	3304      	adds	r3, #4
 8001380:	8019      	strh	r1, [r3, #0]
 8001382:	3302      	adds	r3, #2
 8001384:	0c0a      	lsrs	r2, r1, #16
 8001386:	701a      	strb	r2, [r3, #0]
    SIM_SendAPDU(sel_iccid, 7, response, &resp_len);
 8001388:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 800138c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001390:	f107 0014 	add.w	r0, r7, #20
 8001394:	2107      	movs	r1, #7
 8001396:	f7ff fc97 	bl	8000cc8 <SIM_SendAPDU>
    if (resp_len >= 2 && response[0] == 0x9F) {
 800139a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d90b      	bls.n	80013ba <SIM_ReadICCID+0xaa>
 80013a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013a6:	2b9f      	cmp	r3, #159	@ 0x9f
 80013a8:	d107      	bne.n	80013ba <SIM_ReadICCID+0xaa>
        SIM_GetResponse(response[1], response);
 80013aa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80013ae:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80013b2:	4611      	mov	r1, r2
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff fe3d 	bl	8001034 <SIM_GetResponse>
    }
    SIM_HAL_DelayMs(20);
 80013ba:	2014      	movs	r0, #20
 80013bc:	f7ff fa78 	bl	80008b0 <SIM_HAL_DelayMs>
    
    // READ BINARY (10 bytes)
    uint8_t read_bin[] = {0xA0, 0xB0, 0x00, 0x00, 0x0A};
 80013c0:	4a31      	ldr	r2, [pc, #196]	@ (8001488 <SIM_ReadICCID+0x178>)
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013ca:	6018      	str	r0, [r3, #0]
 80013cc:	3304      	adds	r3, #4
 80013ce:	7019      	strb	r1, [r3, #0]
    SIM_SendAPDU(read_bin, 5, response, &resp_len);
 80013d0:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 80013d4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80013d8:	f107 000c 	add.w	r0, r7, #12
 80013dc:	2105      	movs	r1, #5
 80013de:	f7ff fc73 	bl	8000cc8 <SIM_SendAPDU>
    
    // Decode ICCID (BCD, swap nibbles)
    if (resp_len >= 10) {
 80013e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80013e6:	2b09      	cmp	r3, #9
 80013e8:	d943      	bls.n	8001472 <SIM_ReadICCID+0x162>
        int idx = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
        for (int i = 0; i < 10 && idx < 20; i++) {
 80013ee:	2300      	movs	r3, #0
 80013f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80013f2:	e031      	b.n	8001458 <SIM_ReadICCID+0x148>
            uint8_t lo = response[i] & 0x0F;
 80013f4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80013f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80013fa:	4413      	add	r3, r2
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	f003 030f 	and.w	r3, r3, #15
 8001402:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            uint8_t hi = (response[i] >> 4) & 0x0F;
 8001406:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800140a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800140c:	4413      	add	r3, r2
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	091b      	lsrs	r3, r3, #4
 8001412:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
            if (lo <= 9) iccid[idx++] = '0' + lo;
 8001416:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800141a:	2b09      	cmp	r3, #9
 800141c:	d80a      	bhi.n	8001434 <SIM_ReadICCID+0x124>
 800141e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001420:	1c5a      	adds	r2, r3, #1
 8001422:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001424:	461a      	mov	r2, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800142e:	3230      	adds	r2, #48	@ 0x30
 8001430:	b2d2      	uxtb	r2, r2
 8001432:	701a      	strb	r2, [r3, #0]
            if (hi <= 9) iccid[idx++] = '0' + hi;
 8001434:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001438:	2b09      	cmp	r3, #9
 800143a:	d80a      	bhi.n	8001452 <SIM_ReadICCID+0x142>
 800143c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800143e:	1c5a      	adds	r2, r3, #1
 8001440:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001442:	461a      	mov	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4413      	add	r3, r2
 8001448:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800144c:	3230      	adds	r2, #48	@ 0x30
 800144e:	b2d2      	uxtb	r2, r2
 8001450:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 10 && idx < 20; i++) {
 8001452:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001454:	3301      	adds	r3, #1
 8001456:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001458:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800145a:	2b09      	cmp	r3, #9
 800145c:	dc02      	bgt.n	8001464 <SIM_ReadICCID+0x154>
 800145e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001460:	2b13      	cmp	r3, #19
 8001462:	ddc7      	ble.n	80013f4 <SIM_ReadICCID+0xe4>
        }
        iccid[idx] = '\0';
 8001464:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	2200      	movs	r2, #0
 800146c:	701a      	strb	r2, [r3, #0]
        return 1;
 800146e:	2301      	movs	r3, #1
 8001470:	e000      	b.n	8001474 <SIM_ReadICCID+0x164>
    }
    return 0;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3750      	adds	r7, #80	@ 0x50
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	080037d0 	.word	0x080037d0
 8001480:	080037d8 	.word	0x080037d8
 8001484:	080037f8 	.word	0x080037f8
 8001488:	08003800 	.word	0x08003800

0800148c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	4b10      	ldr	r3, [pc, #64]	@ (80014d8 <HAL_MspInit+0x4c>)
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	4a0f      	ldr	r2, [pc, #60]	@ (80014d8 <HAL_MspInit+0x4c>)
 800149c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014a2:	4b0d      	ldr	r3, [pc, #52]	@ (80014d8 <HAL_MspInit+0x4c>)
 80014a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	603b      	str	r3, [r7, #0]
 80014b2:	4b09      	ldr	r3, [pc, #36]	@ (80014d8 <HAL_MspInit+0x4c>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b6:	4a08      	ldr	r2, [pc, #32]	@ (80014d8 <HAL_MspInit+0x4c>)
 80014b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014be:	4b06      	ldr	r3, [pc, #24]	@ (80014d8 <HAL_MspInit+0x4c>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800

080014dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08a      	sub	sp, #40	@ 0x28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a19      	ldr	r2, [pc, #100]	@ (8001560 <HAL_UART_MspInit+0x84>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d12c      	bne.n	8001558 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <HAL_UART_MspInit+0x88>)
 8001504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001506:	4a17      	ldr	r2, [pc, #92]	@ (8001564 <HAL_UART_MspInit+0x88>)
 8001508:	f043 0310 	orr.w	r3, r3, #16
 800150c:	6453      	str	r3, [r2, #68]	@ 0x44
 800150e:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <HAL_UART_MspInit+0x88>)
 8001510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001512:	f003 0310 	and.w	r3, r3, #16
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b11      	ldr	r3, [pc, #68]	@ (8001564 <HAL_UART_MspInit+0x88>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	4a10      	ldr	r2, [pc, #64]	@ (8001564 <HAL_UART_MspInit+0x88>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6313      	str	r3, [r2, #48]	@ 0x30
 800152a:	4b0e      	ldr	r3, [pc, #56]	@ (8001564 <HAL_UART_MspInit+0x88>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001536:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800153a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153c:	2302      	movs	r3, #2
 800153e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001544:	2303      	movs	r3, #3
 8001546:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001548:	2307      	movs	r3, #7
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	4619      	mov	r1, r3
 8001552:	4805      	ldr	r0, [pc, #20]	@ (8001568 <HAL_UART_MspInit+0x8c>)
 8001554:	f000 fa28 	bl	80019a8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001558:	bf00      	nop
 800155a:	3728      	adds	r7, #40	@ 0x28
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40011000 	.word	0x40011000
 8001564:	40023800 	.word	0x40023800
 8001568:	40020000 	.word	0x40020000

0800156c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <NMI_Handler+0x4>

08001574 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <HardFault_Handler+0x4>

0800157c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <MemManage_Handler+0x4>

08001584 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <BusFault_Handler+0x4>

0800158c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <UsageFault_Handler+0x4>

08001594 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015a2:	b480      	push	{r7}
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a6:	bf00      	nop
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015c2:	f000 f8c7 	bl	8001754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
	...

080015cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015d4:	4a14      	ldr	r2, [pc, #80]	@ (8001628 <_sbrk+0x5c>)
 80015d6:	4b15      	ldr	r3, [pc, #84]	@ (800162c <_sbrk+0x60>)
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d102      	bne.n	80015ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <_sbrk+0x64>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <_sbrk+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <_sbrk+0x64>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d207      	bcs.n	800160c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015fc:	f001 fc26 	bl	8002e4c <__errno>
 8001600:	4603      	mov	r3, r0
 8001602:	220c      	movs	r2, #12
 8001604:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	e009      	b.n	8001620 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800160c:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <_sbrk+0x64>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001612:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	4a05      	ldr	r2, [pc, #20]	@ (8001630 <_sbrk+0x64>)
 800161c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800161e:	68fb      	ldr	r3, [r7, #12]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20030000 	.word	0x20030000
 800162c:	00000400 	.word	0x00000400
 8001630:	200000c0 	.word	0x200000c0
 8001634:	20000210 	.word	0x20000210

08001638 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800163c:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <SystemInit+0x20>)
 800163e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001642:	4a05      	ldr	r2, [pc, #20]	@ (8001658 <SystemInit+0x20>)
 8001644:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001648:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800165c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001694 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001660:	f7ff ffea 	bl	8001638 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001664:	480c      	ldr	r0, [pc, #48]	@ (8001698 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001666:	490d      	ldr	r1, [pc, #52]	@ (800169c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001668:	4a0d      	ldr	r2, [pc, #52]	@ (80016a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800166a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800166c:	e002      	b.n	8001674 <LoopCopyDataInit>

0800166e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800166e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001670:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001672:	3304      	adds	r3, #4

08001674 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001674:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001676:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001678:	d3f9      	bcc.n	800166e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800167a:	4a0a      	ldr	r2, [pc, #40]	@ (80016a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800167c:	4c0a      	ldr	r4, [pc, #40]	@ (80016a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001680:	e001      	b.n	8001686 <LoopFillZerobss>

08001682 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001682:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001684:	3204      	adds	r2, #4

08001686 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001686:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001688:	d3fb      	bcc.n	8001682 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800168a:	f001 fbe5 	bl	8002e58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800168e:	f7fe ff7f 	bl	8000590 <main>
  bx  lr    
 8001692:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001694:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001698:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800169c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80016a0:	08003864 	.word	0x08003864
  ldr r2, =_sbss
 80016a4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80016a8:	20000210 	.word	0x20000210

080016ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016ac:	e7fe      	b.n	80016ac <ADC_IRQHandler>
	...

080016b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016b4:	4b0e      	ldr	r3, [pc, #56]	@ (80016f0 <HAL_Init+0x40>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a0d      	ldr	r2, [pc, #52]	@ (80016f0 <HAL_Init+0x40>)
 80016ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016c0:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <HAL_Init+0x40>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a0a      	ldr	r2, [pc, #40]	@ (80016f0 <HAL_Init+0x40>)
 80016c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016cc:	4b08      	ldr	r3, [pc, #32]	@ (80016f0 <HAL_Init+0x40>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a07      	ldr	r2, [pc, #28]	@ (80016f0 <HAL_Init+0x40>)
 80016d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016d8:	2003      	movs	r0, #3
 80016da:	f000 f931 	bl	8001940 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016de:	200f      	movs	r0, #15
 80016e0:	f000 f808 	bl	80016f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016e4:	f7ff fed2 	bl	800148c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40023c00 	.word	0x40023c00

080016f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016fc:	4b12      	ldr	r3, [pc, #72]	@ (8001748 <HAL_InitTick+0x54>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4b12      	ldr	r3, [pc, #72]	@ (800174c <HAL_InitTick+0x58>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	4619      	mov	r1, r3
 8001706:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800170a:	fbb3 f3f1 	udiv	r3, r3, r1
 800170e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f000 f93b 	bl	800198e <HAL_SYSTICK_Config>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e00e      	b.n	8001740 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2b0f      	cmp	r3, #15
 8001726:	d80a      	bhi.n	800173e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001728:	2200      	movs	r2, #0
 800172a:	6879      	ldr	r1, [r7, #4]
 800172c:	f04f 30ff 	mov.w	r0, #4294967295
 8001730:	f000 f911 	bl	8001956 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001734:	4a06      	ldr	r2, [pc, #24]	@ (8001750 <HAL_InitTick+0x5c>)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	e000      	b.n	8001740 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
}
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000000 	.word	0x20000000
 800174c:	20000008 	.word	0x20000008
 8001750:	20000004 	.word	0x20000004

08001754 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001758:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_IncTick+0x20>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <HAL_IncTick+0x24>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4413      	add	r3, r2
 8001764:	4a04      	ldr	r2, [pc, #16]	@ (8001778 <HAL_IncTick+0x24>)
 8001766:	6013      	str	r3, [r2, #0]
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	20000008 	.word	0x20000008
 8001778:	200000c4 	.word	0x200000c4

0800177c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  return uwTick;
 8001780:	4b03      	ldr	r3, [pc, #12]	@ (8001790 <HAL_GetTick+0x14>)
 8001782:	681b      	ldr	r3, [r3, #0]
}
 8001784:	4618      	mov	r0, r3
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	200000c4 	.word	0x200000c4

08001794 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800179c:	f7ff ffee 	bl	800177c <HAL_GetTick>
 80017a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ac:	d005      	beq.n	80017ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ae:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <HAL_Delay+0x44>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	461a      	mov	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	4413      	add	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017ba:	bf00      	nop
 80017bc:	f7ff ffde 	bl	800177c <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d8f7      	bhi.n	80017bc <HAL_Delay+0x28>
  {
  }
}
 80017cc:	bf00      	nop
 80017ce:	bf00      	nop
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000008 	.word	0x20000008

080017dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f003 0307 	and.w	r3, r3, #7
 80017ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <__NVIC_SetPriorityGrouping+0x44>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017f2:	68ba      	ldr	r2, [r7, #8]
 80017f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017f8:	4013      	ands	r3, r2
 80017fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001804:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800180c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800180e:	4a04      	ldr	r2, [pc, #16]	@ (8001820 <__NVIC_SetPriorityGrouping+0x44>)
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	60d3      	str	r3, [r2, #12]
}
 8001814:	bf00      	nop
 8001816:	3714      	adds	r7, #20
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001828:	4b04      	ldr	r3, [pc, #16]	@ (800183c <__NVIC_GetPriorityGrouping+0x18>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	0a1b      	lsrs	r3, r3, #8
 800182e:	f003 0307 	and.w	r3, r3, #7
}
 8001832:	4618      	mov	r0, r3
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	6039      	str	r1, [r7, #0]
 800184a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	db0a      	blt.n	800186a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	b2da      	uxtb	r2, r3
 8001858:	490c      	ldr	r1, [pc, #48]	@ (800188c <__NVIC_SetPriority+0x4c>)
 800185a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185e:	0112      	lsls	r2, r2, #4
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	440b      	add	r3, r1
 8001864:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001868:	e00a      	b.n	8001880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	b2da      	uxtb	r2, r3
 800186e:	4908      	ldr	r1, [pc, #32]	@ (8001890 <__NVIC_SetPriority+0x50>)
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	3b04      	subs	r3, #4
 8001878:	0112      	lsls	r2, r2, #4
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	440b      	add	r3, r1
 800187e:	761a      	strb	r2, [r3, #24]
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000e100 	.word	0xe000e100
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001894:	b480      	push	{r7}
 8001896:	b089      	sub	sp, #36	@ 0x24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f1c3 0307 	rsb	r3, r3, #7
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	bf28      	it	cs
 80018b2:	2304      	movcs	r3, #4
 80018b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3304      	adds	r3, #4
 80018ba:	2b06      	cmp	r3, #6
 80018bc:	d902      	bls.n	80018c4 <NVIC_EncodePriority+0x30>
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3b03      	subs	r3, #3
 80018c2:	e000      	b.n	80018c6 <NVIC_EncodePriority+0x32>
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c8:	f04f 32ff 	mov.w	r2, #4294967295
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43da      	mvns	r2, r3
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	401a      	ands	r2, r3
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018dc:	f04f 31ff 	mov.w	r1, #4294967295
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	43d9      	mvns	r1, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ec:	4313      	orrs	r3, r2
         );
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3724      	adds	r7, #36	@ 0x24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
	...

080018fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3b01      	subs	r3, #1
 8001908:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800190c:	d301      	bcc.n	8001912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800190e:	2301      	movs	r3, #1
 8001910:	e00f      	b.n	8001932 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001912:	4a0a      	ldr	r2, [pc, #40]	@ (800193c <SysTick_Config+0x40>)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3b01      	subs	r3, #1
 8001918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800191a:	210f      	movs	r1, #15
 800191c:	f04f 30ff 	mov.w	r0, #4294967295
 8001920:	f7ff ff8e 	bl	8001840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001924:	4b05      	ldr	r3, [pc, #20]	@ (800193c <SysTick_Config+0x40>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800192a:	4b04      	ldr	r3, [pc, #16]	@ (800193c <SysTick_Config+0x40>)
 800192c:	2207      	movs	r2, #7
 800192e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	e000e010 	.word	0xe000e010

08001940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff ff47 	bl	80017dc <__NVIC_SetPriorityGrouping>
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001956:	b580      	push	{r7, lr}
 8001958:	b086      	sub	sp, #24
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	60b9      	str	r1, [r7, #8]
 8001960:	607a      	str	r2, [r7, #4]
 8001962:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001968:	f7ff ff5c 	bl	8001824 <__NVIC_GetPriorityGrouping>
 800196c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	68b9      	ldr	r1, [r7, #8]
 8001972:	6978      	ldr	r0, [r7, #20]
 8001974:	f7ff ff8e 	bl	8001894 <NVIC_EncodePriority>
 8001978:	4602      	mov	r2, r0
 800197a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800197e:	4611      	mov	r1, r2
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff5d 	bl	8001840 <__NVIC_SetPriority>
}
 8001986:	bf00      	nop
 8001988:	3718      	adds	r7, #24
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b082      	sub	sp, #8
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f7ff ffb0 	bl	80018fc <SysTick_Config>
 800199c:	4603      	mov	r3, r0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b089      	sub	sp, #36	@ 0x24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019b2:	2300      	movs	r3, #0
 80019b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
 80019c2:	e177      	b.n	8001cb4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019c4:	2201      	movs	r2, #1
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	4013      	ands	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	429a      	cmp	r2, r3
 80019de:	f040 8166 	bne.w	8001cae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f003 0303 	and.w	r3, r3, #3
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d005      	beq.n	80019fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d130      	bne.n	8001a5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	2203      	movs	r2, #3
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43db      	mvns	r3, r3
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	68da      	ldr	r2, [r3, #12]
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a30:	2201      	movs	r2, #1
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	091b      	lsrs	r3, r3, #4
 8001a46:	f003 0201 	and.w	r2, r3, #1
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f003 0303 	and.w	r3, r3, #3
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d017      	beq.n	8001a98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	2203      	movs	r2, #3
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	689a      	ldr	r2, [r3, #8]
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f003 0303 	and.w	r3, r3, #3
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d123      	bne.n	8001aec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	08da      	lsrs	r2, r3, #3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3208      	adds	r2, #8
 8001aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	220f      	movs	r2, #15
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	691a      	ldr	r2, [r3, #16]
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	08da      	lsrs	r2, r3, #3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	3208      	adds	r2, #8
 8001ae6:	69b9      	ldr	r1, [r7, #24]
 8001ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	2203      	movs	r2, #3
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	43db      	mvns	r3, r3
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4013      	ands	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 0203 	and.w	r2, r3, #3
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f000 80c0 	beq.w	8001cae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	4b66      	ldr	r3, [pc, #408]	@ (8001ccc <HAL_GPIO_Init+0x324>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	4a65      	ldr	r2, [pc, #404]	@ (8001ccc <HAL_GPIO_Init+0x324>)
 8001b38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b3e:	4b63      	ldr	r3, [pc, #396]	@ (8001ccc <HAL_GPIO_Init+0x324>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b4a:	4a61      	ldr	r2, [pc, #388]	@ (8001cd0 <HAL_GPIO_Init+0x328>)
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	089b      	lsrs	r3, r3, #2
 8001b50:	3302      	adds	r3, #2
 8001b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f003 0303 	and.w	r3, r3, #3
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	220f      	movs	r2, #15
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	43db      	mvns	r3, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a58      	ldr	r2, [pc, #352]	@ (8001cd4 <HAL_GPIO_Init+0x32c>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d037      	beq.n	8001be6 <HAL_GPIO_Init+0x23e>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a57      	ldr	r2, [pc, #348]	@ (8001cd8 <HAL_GPIO_Init+0x330>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d031      	beq.n	8001be2 <HAL_GPIO_Init+0x23a>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a56      	ldr	r2, [pc, #344]	@ (8001cdc <HAL_GPIO_Init+0x334>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d02b      	beq.n	8001bde <HAL_GPIO_Init+0x236>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a55      	ldr	r2, [pc, #340]	@ (8001ce0 <HAL_GPIO_Init+0x338>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d025      	beq.n	8001bda <HAL_GPIO_Init+0x232>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a54      	ldr	r2, [pc, #336]	@ (8001ce4 <HAL_GPIO_Init+0x33c>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d01f      	beq.n	8001bd6 <HAL_GPIO_Init+0x22e>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a53      	ldr	r2, [pc, #332]	@ (8001ce8 <HAL_GPIO_Init+0x340>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d019      	beq.n	8001bd2 <HAL_GPIO_Init+0x22a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a52      	ldr	r2, [pc, #328]	@ (8001cec <HAL_GPIO_Init+0x344>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d013      	beq.n	8001bce <HAL_GPIO_Init+0x226>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a51      	ldr	r2, [pc, #324]	@ (8001cf0 <HAL_GPIO_Init+0x348>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d00d      	beq.n	8001bca <HAL_GPIO_Init+0x222>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a50      	ldr	r2, [pc, #320]	@ (8001cf4 <HAL_GPIO_Init+0x34c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d007      	beq.n	8001bc6 <HAL_GPIO_Init+0x21e>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4f      	ldr	r2, [pc, #316]	@ (8001cf8 <HAL_GPIO_Init+0x350>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d101      	bne.n	8001bc2 <HAL_GPIO_Init+0x21a>
 8001bbe:	2309      	movs	r3, #9
 8001bc0:	e012      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001bc2:	230a      	movs	r3, #10
 8001bc4:	e010      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001bc6:	2308      	movs	r3, #8
 8001bc8:	e00e      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001bca:	2307      	movs	r3, #7
 8001bcc:	e00c      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001bce:	2306      	movs	r3, #6
 8001bd0:	e00a      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001bd2:	2305      	movs	r3, #5
 8001bd4:	e008      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	e006      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e004      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001bde:	2302      	movs	r3, #2
 8001be0:	e002      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001be2:	2301      	movs	r3, #1
 8001be4:	e000      	b.n	8001be8 <HAL_GPIO_Init+0x240>
 8001be6:	2300      	movs	r3, #0
 8001be8:	69fa      	ldr	r2, [r7, #28]
 8001bea:	f002 0203 	and.w	r2, r2, #3
 8001bee:	0092      	lsls	r2, r2, #2
 8001bf0:	4093      	lsls	r3, r2
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bf8:	4935      	ldr	r1, [pc, #212]	@ (8001cd0 <HAL_GPIO_Init+0x328>)
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	089b      	lsrs	r3, r3, #2
 8001bfe:	3302      	adds	r3, #2
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c06:	4b3d      	ldr	r3, [pc, #244]	@ (8001cfc <HAL_GPIO_Init+0x354>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4013      	ands	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c2a:	4a34      	ldr	r2, [pc, #208]	@ (8001cfc <HAL_GPIO_Init+0x354>)
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c30:	4b32      	ldr	r3, [pc, #200]	@ (8001cfc <HAL_GPIO_Init+0x354>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d003      	beq.n	8001c54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c54:	4a29      	ldr	r2, [pc, #164]	@ (8001cfc <HAL_GPIO_Init+0x354>)
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c5a:	4b28      	ldr	r3, [pc, #160]	@ (8001cfc <HAL_GPIO_Init+0x354>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	43db      	mvns	r3, r3
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	4013      	ands	r3, r2
 8001c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d003      	beq.n	8001c7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cfc <HAL_GPIO_Init+0x354>)
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c84:	4b1d      	ldr	r3, [pc, #116]	@ (8001cfc <HAL_GPIO_Init+0x354>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	4013      	ands	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d003      	beq.n	8001ca8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ca8:	4a14      	ldr	r2, [pc, #80]	@ (8001cfc <HAL_GPIO_Init+0x354>)
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	61fb      	str	r3, [r7, #28]
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	2b0f      	cmp	r3, #15
 8001cb8:	f67f ae84 	bls.w	80019c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cbc:	bf00      	nop
 8001cbe:	bf00      	nop
 8001cc0:	3724      	adds	r7, #36	@ 0x24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	40013800 	.word	0x40013800
 8001cd4:	40020000 	.word	0x40020000
 8001cd8:	40020400 	.word	0x40020400
 8001cdc:	40020800 	.word	0x40020800
 8001ce0:	40020c00 	.word	0x40020c00
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	40021400 	.word	0x40021400
 8001cec:	40021800 	.word	0x40021800
 8001cf0:	40021c00 	.word	0x40021c00
 8001cf4:	40022000 	.word	0x40022000
 8001cf8:	40022400 	.word	0x40022400
 8001cfc:	40013c00 	.word	0x40013c00

08001d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	807b      	strh	r3, [r7, #2]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d10:	787b      	ldrb	r3, [r7, #1]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d003      	beq.n	8001d1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d16:	887a      	ldrh	r2, [r7, #2]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d1c:	e003      	b.n	8001d26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d1e:	887b      	ldrh	r3, [r7, #2]
 8001d20:	041a      	lsls	r2, r3, #16
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	619a      	str	r2, [r3, #24]
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
	...

08001d34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e267      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d075      	beq.n	8001e3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d52:	4b88      	ldr	r3, [pc, #544]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 030c 	and.w	r3, r3, #12
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	d00c      	beq.n	8001d78 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d5e:	4b85      	ldr	r3, [pc, #532]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d66:	2b08      	cmp	r3, #8
 8001d68:	d112      	bne.n	8001d90 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d6a:	4b82      	ldr	r3, [pc, #520]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d76:	d10b      	bne.n	8001d90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d78:	4b7e      	ldr	r3, [pc, #504]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d05b      	beq.n	8001e3c <HAL_RCC_OscConfig+0x108>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d157      	bne.n	8001e3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e242      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d98:	d106      	bne.n	8001da8 <HAL_RCC_OscConfig+0x74>
 8001d9a:	4b76      	ldr	r3, [pc, #472]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a75      	ldr	r2, [pc, #468]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	e01d      	b.n	8001de4 <HAL_RCC_OscConfig+0xb0>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001db0:	d10c      	bne.n	8001dcc <HAL_RCC_OscConfig+0x98>
 8001db2:	4b70      	ldr	r3, [pc, #448]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a6f      	ldr	r2, [pc, #444]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001db8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dbc:	6013      	str	r3, [r2, #0]
 8001dbe:	4b6d      	ldr	r3, [pc, #436]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a6c      	ldr	r2, [pc, #432]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	e00b      	b.n	8001de4 <HAL_RCC_OscConfig+0xb0>
 8001dcc:	4b69      	ldr	r3, [pc, #420]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a68      	ldr	r2, [pc, #416]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001dd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dd6:	6013      	str	r3, [r2, #0]
 8001dd8:	4b66      	ldr	r3, [pc, #408]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a65      	ldr	r2, [pc, #404]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001dde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d013      	beq.n	8001e14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dec:	f7ff fcc6 	bl	800177c <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df4:	f7ff fcc2 	bl	800177c <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	@ 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e207      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e06:	4b5b      	ldr	r3, [pc, #364]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d0f0      	beq.n	8001df4 <HAL_RCC_OscConfig+0xc0>
 8001e12:	e014      	b.n	8001e3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e14:	f7ff fcb2 	bl	800177c <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e1c:	f7ff fcae 	bl	800177c <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b64      	cmp	r3, #100	@ 0x64
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e1f3      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e2e:	4b51      	ldr	r3, [pc, #324]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f0      	bne.n	8001e1c <HAL_RCC_OscConfig+0xe8>
 8001e3a:	e000      	b.n	8001e3e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d063      	beq.n	8001f12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e4a:	4b4a      	ldr	r3, [pc, #296]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 030c 	and.w	r3, r3, #12
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d00b      	beq.n	8001e6e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e56:	4b47      	ldr	r3, [pc, #284]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e5e:	2b08      	cmp	r3, #8
 8001e60:	d11c      	bne.n	8001e9c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e62:	4b44      	ldr	r3, [pc, #272]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d116      	bne.n	8001e9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e6e:	4b41      	ldr	r3, [pc, #260]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d005      	beq.n	8001e86 <HAL_RCC_OscConfig+0x152>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d001      	beq.n	8001e86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e1c7      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e86:	4b3b      	ldr	r3, [pc, #236]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	4937      	ldr	r1, [pc, #220]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e9a:	e03a      	b.n	8001f12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d020      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ea4:	4b34      	ldr	r3, [pc, #208]	@ (8001f78 <HAL_RCC_OscConfig+0x244>)
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eaa:	f7ff fc67 	bl	800177c <HAL_GetTick>
 8001eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb0:	e008      	b.n	8001ec4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eb2:	f7ff fc63 	bl	800177c <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e1a8      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d0f0      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed0:	4b28      	ldr	r3, [pc, #160]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	4925      	ldr	r1, [pc, #148]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	600b      	str	r3, [r1, #0]
 8001ee4:	e015      	b.n	8001f12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ee6:	4b24      	ldr	r3, [pc, #144]	@ (8001f78 <HAL_RCC_OscConfig+0x244>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eec:	f7ff fc46 	bl	800177c <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ef4:	f7ff fc42 	bl	800177c <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e187      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f06:	4b1b      	ldr	r3, [pc, #108]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f0      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0308 	and.w	r3, r3, #8
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d036      	beq.n	8001f8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d016      	beq.n	8001f54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f26:	4b15      	ldr	r3, [pc, #84]	@ (8001f7c <HAL_RCC_OscConfig+0x248>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f2c:	f7ff fc26 	bl	800177c <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f32:	e008      	b.n	8001f46 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f34:	f7ff fc22 	bl	800177c <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e167      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f46:	4b0b      	ldr	r3, [pc, #44]	@ (8001f74 <HAL_RCC_OscConfig+0x240>)
 8001f48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d0f0      	beq.n	8001f34 <HAL_RCC_OscConfig+0x200>
 8001f52:	e01b      	b.n	8001f8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f54:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <HAL_RCC_OscConfig+0x248>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f5a:	f7ff fc0f 	bl	800177c <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f60:	e00e      	b.n	8001f80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f62:	f7ff fc0b 	bl	800177c <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d907      	bls.n	8001f80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e150      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
 8001f74:	40023800 	.word	0x40023800
 8001f78:	42470000 	.word	0x42470000
 8001f7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f80:	4b88      	ldr	r3, [pc, #544]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8001f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1ea      	bne.n	8001f62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f000 8097 	beq.w	80020c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f9e:	4b81      	ldr	r3, [pc, #516]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10f      	bne.n	8001fca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	4b7d      	ldr	r3, [pc, #500]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	4a7c      	ldr	r2, [pc, #496]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8001fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fba:	4b7a      	ldr	r3, [pc, #488]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc2:	60bb      	str	r3, [r7, #8]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fca:	4b77      	ldr	r3, [pc, #476]	@ (80021a8 <HAL_RCC_OscConfig+0x474>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d118      	bne.n	8002008 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fd6:	4b74      	ldr	r3, [pc, #464]	@ (80021a8 <HAL_RCC_OscConfig+0x474>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a73      	ldr	r2, [pc, #460]	@ (80021a8 <HAL_RCC_OscConfig+0x474>)
 8001fdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fe2:	f7ff fbcb 	bl	800177c <HAL_GetTick>
 8001fe6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe8:	e008      	b.n	8001ffc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fea:	f7ff fbc7 	bl	800177c <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e10c      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ffc:	4b6a      	ldr	r3, [pc, #424]	@ (80021a8 <HAL_RCC_OscConfig+0x474>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0f0      	beq.n	8001fea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d106      	bne.n	800201e <HAL_RCC_OscConfig+0x2ea>
 8002010:	4b64      	ldr	r3, [pc, #400]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002014:	4a63      	ldr	r2, [pc, #396]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002016:	f043 0301 	orr.w	r3, r3, #1
 800201a:	6713      	str	r3, [r2, #112]	@ 0x70
 800201c:	e01c      	b.n	8002058 <HAL_RCC_OscConfig+0x324>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	2b05      	cmp	r3, #5
 8002024:	d10c      	bne.n	8002040 <HAL_RCC_OscConfig+0x30c>
 8002026:	4b5f      	ldr	r3, [pc, #380]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800202a:	4a5e      	ldr	r2, [pc, #376]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 800202c:	f043 0304 	orr.w	r3, r3, #4
 8002030:	6713      	str	r3, [r2, #112]	@ 0x70
 8002032:	4b5c      	ldr	r3, [pc, #368]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002036:	4a5b      	ldr	r2, [pc, #364]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6713      	str	r3, [r2, #112]	@ 0x70
 800203e:	e00b      	b.n	8002058 <HAL_RCC_OscConfig+0x324>
 8002040:	4b58      	ldr	r3, [pc, #352]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002044:	4a57      	ldr	r2, [pc, #348]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002046:	f023 0301 	bic.w	r3, r3, #1
 800204a:	6713      	str	r3, [r2, #112]	@ 0x70
 800204c:	4b55      	ldr	r3, [pc, #340]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 800204e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002050:	4a54      	ldr	r2, [pc, #336]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002052:	f023 0304 	bic.w	r3, r3, #4
 8002056:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d015      	beq.n	800208c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002060:	f7ff fb8c 	bl	800177c <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002066:	e00a      	b.n	800207e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002068:	f7ff fb88 	bl	800177c <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002076:	4293      	cmp	r3, r2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e0cb      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800207e:	4b49      	ldr	r3, [pc, #292]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d0ee      	beq.n	8002068 <HAL_RCC_OscConfig+0x334>
 800208a:	e014      	b.n	80020b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208c:	f7ff fb76 	bl	800177c <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002092:	e00a      	b.n	80020aa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002094:	f7ff fb72 	bl	800177c <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e0b5      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020aa:	4b3e      	ldr	r3, [pc, #248]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 80020ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1ee      	bne.n	8002094 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020b6:	7dfb      	ldrb	r3, [r7, #23]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d105      	bne.n	80020c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020bc:	4b39      	ldr	r3, [pc, #228]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	4a38      	ldr	r2, [pc, #224]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 80020c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	f000 80a1 	beq.w	8002214 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020d2:	4b34      	ldr	r3, [pc, #208]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f003 030c 	and.w	r3, r3, #12
 80020da:	2b08      	cmp	r3, #8
 80020dc:	d05c      	beq.n	8002198 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d141      	bne.n	800216a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020e6:	4b31      	ldr	r3, [pc, #196]	@ (80021ac <HAL_RCC_OscConfig+0x478>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ec:	f7ff fb46 	bl	800177c <HAL_GetTick>
 80020f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020f2:	e008      	b.n	8002106 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020f4:	f7ff fb42 	bl	800177c <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d901      	bls.n	8002106 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e087      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002106:	4b27      	ldr	r3, [pc, #156]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d1f0      	bne.n	80020f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69da      	ldr	r2, [r3, #28]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	431a      	orrs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002120:	019b      	lsls	r3, r3, #6
 8002122:	431a      	orrs	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002128:	085b      	lsrs	r3, r3, #1
 800212a:	3b01      	subs	r3, #1
 800212c:	041b      	lsls	r3, r3, #16
 800212e:	431a      	orrs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002134:	061b      	lsls	r3, r3, #24
 8002136:	491b      	ldr	r1, [pc, #108]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 8002138:	4313      	orrs	r3, r2
 800213a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800213c:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <HAL_RCC_OscConfig+0x478>)
 800213e:	2201      	movs	r2, #1
 8002140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002142:	f7ff fb1b 	bl	800177c <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800214a:	f7ff fb17 	bl	800177c <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e05c      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800215c:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0f0      	beq.n	800214a <HAL_RCC_OscConfig+0x416>
 8002168:	e054      	b.n	8002214 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800216a:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <HAL_RCC_OscConfig+0x478>)
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002170:	f7ff fb04 	bl	800177c <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002178:	f7ff fb00 	bl	800177c <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e045      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800218a:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <HAL_RCC_OscConfig+0x470>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1f0      	bne.n	8002178 <HAL_RCC_OscConfig+0x444>
 8002196:	e03d      	b.n	8002214 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d107      	bne.n	80021b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e038      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
 80021a4:	40023800 	.word	0x40023800
 80021a8:	40007000 	.word	0x40007000
 80021ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002220 <HAL_RCC_OscConfig+0x4ec>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d028      	beq.n	8002210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d121      	bne.n	8002210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d11a      	bne.n	8002210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80021e0:	4013      	ands	r3, r2
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d111      	bne.n	8002210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f6:	085b      	lsrs	r3, r3, #1
 80021f8:	3b01      	subs	r3, #1
 80021fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d107      	bne.n	8002210 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800220c:	429a      	cmp	r2, r3
 800220e:	d001      	beq.n	8002214 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3718      	adds	r7, #24
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40023800 	.word	0x40023800

08002224 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d101      	bne.n	8002238 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e0cc      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002238:	4b68      	ldr	r3, [pc, #416]	@ (80023dc <HAL_RCC_ClockConfig+0x1b8>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 030f 	and.w	r3, r3, #15
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d90c      	bls.n	8002260 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002246:	4b65      	ldr	r3, [pc, #404]	@ (80023dc <HAL_RCC_ClockConfig+0x1b8>)
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	b2d2      	uxtb	r2, r2
 800224c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800224e:	4b63      	ldr	r3, [pc, #396]	@ (80023dc <HAL_RCC_ClockConfig+0x1b8>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 030f 	and.w	r3, r3, #15
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	429a      	cmp	r2, r3
 800225a:	d001      	beq.n	8002260 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0b8      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d020      	beq.n	80022ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002278:	4b59      	ldr	r3, [pc, #356]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	4a58      	ldr	r2, [pc, #352]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 800227e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002282:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	2b00      	cmp	r3, #0
 800228e:	d005      	beq.n	800229c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002290:	4b53      	ldr	r3, [pc, #332]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	4a52      	ldr	r2, [pc, #328]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002296:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800229a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800229c:	4b50      	ldr	r3, [pc, #320]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	494d      	ldr	r1, [pc, #308]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d044      	beq.n	8002344 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d107      	bne.n	80022d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c2:	4b47      	ldr	r3, [pc, #284]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d119      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e07f      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d003      	beq.n	80022e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022de:	2b03      	cmp	r3, #3
 80022e0:	d107      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e2:	4b3f      	ldr	r3, [pc, #252]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d109      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e06f      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f2:	4b3b      	ldr	r3, [pc, #236]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e067      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002302:	4b37      	ldr	r3, [pc, #220]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f023 0203 	bic.w	r2, r3, #3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	4934      	ldr	r1, [pc, #208]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002310:	4313      	orrs	r3, r2
 8002312:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002314:	f7ff fa32 	bl	800177c <HAL_GetTick>
 8002318:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231a:	e00a      	b.n	8002332 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800231c:	f7ff fa2e 	bl	800177c <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800232a:	4293      	cmp	r3, r2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e04f      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002332:	4b2b      	ldr	r3, [pc, #172]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 020c 	and.w	r2, r3, #12
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	429a      	cmp	r2, r3
 8002342:	d1eb      	bne.n	800231c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002344:	4b25      	ldr	r3, [pc, #148]	@ (80023dc <HAL_RCC_ClockConfig+0x1b8>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 030f 	and.w	r3, r3, #15
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	429a      	cmp	r2, r3
 8002350:	d20c      	bcs.n	800236c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002352:	4b22      	ldr	r3, [pc, #136]	@ (80023dc <HAL_RCC_ClockConfig+0x1b8>)
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800235a:	4b20      	ldr	r3, [pc, #128]	@ (80023dc <HAL_RCC_ClockConfig+0x1b8>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 030f 	and.w	r3, r3, #15
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d001      	beq.n	800236c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e032      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d008      	beq.n	800238a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002378:	4b19      	ldr	r3, [pc, #100]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	4916      	ldr	r1, [pc, #88]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002386:	4313      	orrs	r3, r2
 8002388:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	2b00      	cmp	r3, #0
 8002394:	d009      	beq.n	80023aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002396:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	490e      	ldr	r1, [pc, #56]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023aa:	f000 f821 	bl	80023f0 <HAL_RCC_GetSysClockFreq>
 80023ae:	4602      	mov	r2, r0
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <HAL_RCC_ClockConfig+0x1bc>)
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	091b      	lsrs	r3, r3, #4
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	490a      	ldr	r1, [pc, #40]	@ (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 80023bc:	5ccb      	ldrb	r3, [r1, r3]
 80023be:	fa22 f303 	lsr.w	r3, r2, r3
 80023c2:	4a09      	ldr	r2, [pc, #36]	@ (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80023c6:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <HAL_RCC_ClockConfig+0x1c8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff f992 	bl	80016f4 <HAL_InitTick>

  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40023c00 	.word	0x40023c00
 80023e0:	40023800 	.word	0x40023800
 80023e4:	08003808 	.word	0x08003808
 80023e8:	20000000 	.word	0x20000000
 80023ec:	20000004 	.word	0x20000004

080023f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023f4:	b090      	sub	sp, #64	@ 0x40
 80023f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80023f8:	2300      	movs	r3, #0
 80023fa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80023fc:	2300      	movs	r3, #0
 80023fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002400:	2300      	movs	r3, #0
 8002402:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002408:	4b59      	ldr	r3, [pc, #356]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x180>)
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f003 030c 	and.w	r3, r3, #12
 8002410:	2b08      	cmp	r3, #8
 8002412:	d00d      	beq.n	8002430 <HAL_RCC_GetSysClockFreq+0x40>
 8002414:	2b08      	cmp	r3, #8
 8002416:	f200 80a1 	bhi.w	800255c <HAL_RCC_GetSysClockFreq+0x16c>
 800241a:	2b00      	cmp	r3, #0
 800241c:	d002      	beq.n	8002424 <HAL_RCC_GetSysClockFreq+0x34>
 800241e:	2b04      	cmp	r3, #4
 8002420:	d003      	beq.n	800242a <HAL_RCC_GetSysClockFreq+0x3a>
 8002422:	e09b      	b.n	800255c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002424:	4b53      	ldr	r3, [pc, #332]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x184>)
 8002426:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002428:	e09b      	b.n	8002562 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800242a:	4b53      	ldr	r3, [pc, #332]	@ (8002578 <HAL_RCC_GetSysClockFreq+0x188>)
 800242c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800242e:	e098      	b.n	8002562 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002430:	4b4f      	ldr	r3, [pc, #316]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x180>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002438:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800243a:	4b4d      	ldr	r3, [pc, #308]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x180>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d028      	beq.n	8002498 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002446:	4b4a      	ldr	r3, [pc, #296]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x180>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	099b      	lsrs	r3, r3, #6
 800244c:	2200      	movs	r2, #0
 800244e:	623b      	str	r3, [r7, #32]
 8002450:	627a      	str	r2, [r7, #36]	@ 0x24
 8002452:	6a3b      	ldr	r3, [r7, #32]
 8002454:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002458:	2100      	movs	r1, #0
 800245a:	4b47      	ldr	r3, [pc, #284]	@ (8002578 <HAL_RCC_GetSysClockFreq+0x188>)
 800245c:	fb03 f201 	mul.w	r2, r3, r1
 8002460:	2300      	movs	r3, #0
 8002462:	fb00 f303 	mul.w	r3, r0, r3
 8002466:	4413      	add	r3, r2
 8002468:	4a43      	ldr	r2, [pc, #268]	@ (8002578 <HAL_RCC_GetSysClockFreq+0x188>)
 800246a:	fba0 1202 	umull	r1, r2, r0, r2
 800246e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002470:	460a      	mov	r2, r1
 8002472:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002474:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002476:	4413      	add	r3, r2
 8002478:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800247a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800247c:	2200      	movs	r2, #0
 800247e:	61bb      	str	r3, [r7, #24]
 8002480:	61fa      	str	r2, [r7, #28]
 8002482:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002486:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800248a:	f7fd ff09 	bl	80002a0 <__aeabi_uldivmod>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	4613      	mov	r3, r2
 8002494:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002496:	e053      	b.n	8002540 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002498:	4b35      	ldr	r3, [pc, #212]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x180>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	099b      	lsrs	r3, r3, #6
 800249e:	2200      	movs	r2, #0
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	617a      	str	r2, [r7, #20]
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80024aa:	f04f 0b00 	mov.w	fp, #0
 80024ae:	4652      	mov	r2, sl
 80024b0:	465b      	mov	r3, fp
 80024b2:	f04f 0000 	mov.w	r0, #0
 80024b6:	f04f 0100 	mov.w	r1, #0
 80024ba:	0159      	lsls	r1, r3, #5
 80024bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024c0:	0150      	lsls	r0, r2, #5
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	ebb2 080a 	subs.w	r8, r2, sl
 80024ca:	eb63 090b 	sbc.w	r9, r3, fp
 80024ce:	f04f 0200 	mov.w	r2, #0
 80024d2:	f04f 0300 	mov.w	r3, #0
 80024d6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80024da:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80024de:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80024e2:	ebb2 0408 	subs.w	r4, r2, r8
 80024e6:	eb63 0509 	sbc.w	r5, r3, r9
 80024ea:	f04f 0200 	mov.w	r2, #0
 80024ee:	f04f 0300 	mov.w	r3, #0
 80024f2:	00eb      	lsls	r3, r5, #3
 80024f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024f8:	00e2      	lsls	r2, r4, #3
 80024fa:	4614      	mov	r4, r2
 80024fc:	461d      	mov	r5, r3
 80024fe:	eb14 030a 	adds.w	r3, r4, sl
 8002502:	603b      	str	r3, [r7, #0]
 8002504:	eb45 030b 	adc.w	r3, r5, fp
 8002508:	607b      	str	r3, [r7, #4]
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	f04f 0300 	mov.w	r3, #0
 8002512:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002516:	4629      	mov	r1, r5
 8002518:	028b      	lsls	r3, r1, #10
 800251a:	4621      	mov	r1, r4
 800251c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002520:	4621      	mov	r1, r4
 8002522:	028a      	lsls	r2, r1, #10
 8002524:	4610      	mov	r0, r2
 8002526:	4619      	mov	r1, r3
 8002528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800252a:	2200      	movs	r2, #0
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	60fa      	str	r2, [r7, #12]
 8002530:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002534:	f7fd feb4 	bl	80002a0 <__aeabi_uldivmod>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4613      	mov	r3, r2
 800253e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002540:	4b0b      	ldr	r3, [pc, #44]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x180>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	0c1b      	lsrs	r3, r3, #16
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	3301      	adds	r3, #1
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002550:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002554:	fbb2 f3f3 	udiv	r3, r2, r3
 8002558:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800255a:	e002      	b.n	8002562 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800255c:	4b05      	ldr	r3, [pc, #20]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x184>)
 800255e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002560:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002564:	4618      	mov	r0, r3
 8002566:	3740      	adds	r7, #64	@ 0x40
 8002568:	46bd      	mov	sp, r7
 800256a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800256e:	bf00      	nop
 8002570:	40023800 	.word	0x40023800
 8002574:	00f42400 	.word	0x00f42400
 8002578:	017d7840 	.word	0x017d7840

0800257c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002580:	4b03      	ldr	r3, [pc, #12]	@ (8002590 <HAL_RCC_GetHCLKFreq+0x14>)
 8002582:	681b      	ldr	r3, [r3, #0]
}
 8002584:	4618      	mov	r0, r3
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	20000000 	.word	0x20000000

08002594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002598:	f7ff fff0 	bl	800257c <HAL_RCC_GetHCLKFreq>
 800259c:	4602      	mov	r2, r0
 800259e:	4b05      	ldr	r3, [pc, #20]	@ (80025b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	0a9b      	lsrs	r3, r3, #10
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	4903      	ldr	r1, [pc, #12]	@ (80025b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025aa:	5ccb      	ldrb	r3, [r1, r3]
 80025ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40023800 	.word	0x40023800
 80025b8:	08003818 	.word	0x08003818

080025bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025c0:	f7ff ffdc 	bl	800257c <HAL_RCC_GetHCLKFreq>
 80025c4:	4602      	mov	r2, r0
 80025c6:	4b05      	ldr	r3, [pc, #20]	@ (80025dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	0b5b      	lsrs	r3, r3, #13
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	4903      	ldr	r1, [pc, #12]	@ (80025e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025d2:	5ccb      	ldrb	r3, [r1, r3]
 80025d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d8:	4618      	mov	r0, r3
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40023800 	.word	0x40023800
 80025e0:	08003818 	.word	0x08003818

080025e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e042      	b.n	800267c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d106      	bne.n	8002610 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7fe ff66 	bl	80014dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2224      	movs	r2, #36	@ 0x24
 8002614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68da      	ldr	r2, [r3, #12]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002626:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f973 	bl	8002914 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	691a      	ldr	r2, [r3, #16]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800263c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	695a      	ldr	r2, [r3, #20]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800264c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68da      	ldr	r2, [r3, #12]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800265c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2220      	movs	r2, #32
 8002668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2220      	movs	r2, #32
 8002670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b08a      	sub	sp, #40	@ 0x28
 8002688:	af02      	add	r7, sp, #8
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	603b      	str	r3, [r7, #0]
 8002690:	4613      	mov	r3, r2
 8002692:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b20      	cmp	r3, #32
 80026a2:	d175      	bne.n	8002790 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d002      	beq.n	80026b0 <HAL_UART_Transmit+0x2c>
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e06e      	b.n	8002792 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2200      	movs	r2, #0
 80026b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2221      	movs	r2, #33	@ 0x21
 80026be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026c2:	f7ff f85b 	bl	800177c <HAL_GetTick>
 80026c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	88fa      	ldrh	r2, [r7, #6]
 80026cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	88fa      	ldrh	r2, [r7, #6]
 80026d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026dc:	d108      	bne.n	80026f0 <HAL_UART_Transmit+0x6c>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d104      	bne.n	80026f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	61bb      	str	r3, [r7, #24]
 80026ee:	e003      	b.n	80026f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026f8:	e02e      	b.n	8002758 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	2200      	movs	r2, #0
 8002702:	2180      	movs	r1, #128	@ 0x80
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f000 f848 	bl	800279a <UART_WaitOnFlagUntilTimeout>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d005      	beq.n	800271c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2220      	movs	r2, #32
 8002714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e03a      	b.n	8002792 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10b      	bne.n	800273a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002730:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	3302      	adds	r3, #2
 8002736:	61bb      	str	r3, [r7, #24]
 8002738:	e007      	b.n	800274a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	781a      	ldrb	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	3301      	adds	r3, #1
 8002748:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800274e:	b29b      	uxth	r3, r3
 8002750:	3b01      	subs	r3, #1
 8002752:	b29a      	uxth	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800275c:	b29b      	uxth	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1cb      	bne.n	80026fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	2200      	movs	r2, #0
 800276a:	2140      	movs	r1, #64	@ 0x40
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f000 f814 	bl	800279a <UART_WaitOnFlagUntilTimeout>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2220      	movs	r2, #32
 800277c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e006      	b.n	8002792 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	e000      	b.n	8002792 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002790:	2302      	movs	r3, #2
  }
}
 8002792:	4618      	mov	r0, r3
 8002794:	3720      	adds	r7, #32
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b086      	sub	sp, #24
 800279e:	af00      	add	r7, sp, #0
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	603b      	str	r3, [r7, #0]
 80027a6:	4613      	mov	r3, r2
 80027a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027aa:	e03b      	b.n	8002824 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ac:	6a3b      	ldr	r3, [r7, #32]
 80027ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b2:	d037      	beq.n	8002824 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027b4:	f7fe ffe2 	bl	800177c <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	6a3a      	ldr	r2, [r7, #32]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d302      	bcc.n	80027ca <UART_WaitOnFlagUntilTimeout+0x30>
 80027c4:	6a3b      	ldr	r3, [r7, #32]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e03a      	b.n	8002844 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d023      	beq.n	8002824 <UART_WaitOnFlagUntilTimeout+0x8a>
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2b80      	cmp	r3, #128	@ 0x80
 80027e0:	d020      	beq.n	8002824 <UART_WaitOnFlagUntilTimeout+0x8a>
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2b40      	cmp	r3, #64	@ 0x40
 80027e6:	d01d      	beq.n	8002824 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	2b08      	cmp	r3, #8
 80027f4:	d116      	bne.n	8002824 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	617b      	str	r3, [r7, #20]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	617b      	str	r3, [r7, #20]
 800280a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f000 f81d 	bl	800284c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2208      	movs	r2, #8
 8002816:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e00f      	b.n	8002844 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	4013      	ands	r3, r2
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	429a      	cmp	r2, r3
 8002832:	bf0c      	ite	eq
 8002834:	2301      	moveq	r3, #1
 8002836:	2300      	movne	r3, #0
 8002838:	b2db      	uxtb	r3, r3
 800283a:	461a      	mov	r2, r3
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	429a      	cmp	r2, r3
 8002840:	d0b4      	beq.n	80027ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800284c:	b480      	push	{r7}
 800284e:	b095      	sub	sp, #84	@ 0x54
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	330c      	adds	r3, #12
 800285a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800285c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800285e:	e853 3f00 	ldrex	r3, [r3]
 8002862:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002866:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800286a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	330c      	adds	r3, #12
 8002872:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002874:	643a      	str	r2, [r7, #64]	@ 0x40
 8002876:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002878:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800287a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800287c:	e841 2300 	strex	r3, r2, [r1]
 8002880:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1e5      	bne.n	8002854 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	3314      	adds	r3, #20
 800288e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002890:	6a3b      	ldr	r3, [r7, #32]
 8002892:	e853 3f00 	ldrex	r3, [r3]
 8002896:	61fb      	str	r3, [r7, #28]
   return(result);
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f023 0301 	bic.w	r3, r3, #1
 800289e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	3314      	adds	r3, #20
 80028a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80028a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028b0:	e841 2300 	strex	r3, r2, [r1]
 80028b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80028b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1e5      	bne.n	8002888 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d119      	bne.n	80028f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	330c      	adds	r3, #12
 80028ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	e853 3f00 	ldrex	r3, [r3]
 80028d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f023 0310 	bic.w	r3, r3, #16
 80028da:	647b      	str	r3, [r7, #68]	@ 0x44
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	330c      	adds	r3, #12
 80028e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028e4:	61ba      	str	r2, [r7, #24]
 80028e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e8:	6979      	ldr	r1, [r7, #20]
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	e841 2300 	strex	r3, r2, [r1]
 80028f0:	613b      	str	r3, [r7, #16]
   return(result);
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1e5      	bne.n	80028c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2220      	movs	r2, #32
 80028fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002906:	bf00      	nop
 8002908:	3754      	adds	r7, #84	@ 0x54
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
	...

08002914 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002918:	b0c0      	sub	sp, #256	@ 0x100
 800291a:	af00      	add	r7, sp, #0
 800291c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800292c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002930:	68d9      	ldr	r1, [r3, #12]
 8002932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	ea40 0301 	orr.w	r3, r0, r1
 800293c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800293e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	431a      	orrs	r2, r3
 800294c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	431a      	orrs	r2, r3
 8002954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	4313      	orrs	r3, r2
 800295c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800296c:	f021 010c 	bic.w	r1, r1, #12
 8002970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800297a:	430b      	orrs	r3, r1
 800297c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800297e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800298a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800298e:	6999      	ldr	r1, [r3, #24]
 8002990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	ea40 0301 	orr.w	r3, r0, r1
 800299a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800299c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	4b8f      	ldr	r3, [pc, #572]	@ (8002be0 <UART_SetConfig+0x2cc>)
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d005      	beq.n	80029b4 <UART_SetConfig+0xa0>
 80029a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	4b8d      	ldr	r3, [pc, #564]	@ (8002be4 <UART_SetConfig+0x2d0>)
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d104      	bne.n	80029be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80029b4:	f7ff fe02 	bl	80025bc <HAL_RCC_GetPCLK2Freq>
 80029b8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80029bc:	e003      	b.n	80029c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80029be:	f7ff fde9 	bl	8002594 <HAL_RCC_GetPCLK1Freq>
 80029c2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ca:	69db      	ldr	r3, [r3, #28]
 80029cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029d0:	f040 810c 	bne.w	8002bec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80029d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029d8:	2200      	movs	r2, #0
 80029da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80029de:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80029e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80029e6:	4622      	mov	r2, r4
 80029e8:	462b      	mov	r3, r5
 80029ea:	1891      	adds	r1, r2, r2
 80029ec:	65b9      	str	r1, [r7, #88]	@ 0x58
 80029ee:	415b      	adcs	r3, r3
 80029f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80029f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80029f6:	4621      	mov	r1, r4
 80029f8:	eb12 0801 	adds.w	r8, r2, r1
 80029fc:	4629      	mov	r1, r5
 80029fe:	eb43 0901 	adc.w	r9, r3, r1
 8002a02:	f04f 0200 	mov.w	r2, #0
 8002a06:	f04f 0300 	mov.w	r3, #0
 8002a0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a16:	4690      	mov	r8, r2
 8002a18:	4699      	mov	r9, r3
 8002a1a:	4623      	mov	r3, r4
 8002a1c:	eb18 0303 	adds.w	r3, r8, r3
 8002a20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002a24:	462b      	mov	r3, r5
 8002a26:	eb49 0303 	adc.w	r3, r9, r3
 8002a2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002a3a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002a3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002a42:	460b      	mov	r3, r1
 8002a44:	18db      	adds	r3, r3, r3
 8002a46:	653b      	str	r3, [r7, #80]	@ 0x50
 8002a48:	4613      	mov	r3, r2
 8002a4a:	eb42 0303 	adc.w	r3, r2, r3
 8002a4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002a50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002a54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002a58:	f7fd fc22 	bl	80002a0 <__aeabi_uldivmod>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4b61      	ldr	r3, [pc, #388]	@ (8002be8 <UART_SetConfig+0x2d4>)
 8002a62:	fba3 2302 	umull	r2, r3, r3, r2
 8002a66:	095b      	lsrs	r3, r3, #5
 8002a68:	011c      	lsls	r4, r3, #4
 8002a6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002a74:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002a78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002a7c:	4642      	mov	r2, r8
 8002a7e:	464b      	mov	r3, r9
 8002a80:	1891      	adds	r1, r2, r2
 8002a82:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002a84:	415b      	adcs	r3, r3
 8002a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a8c:	4641      	mov	r1, r8
 8002a8e:	eb12 0a01 	adds.w	sl, r2, r1
 8002a92:	4649      	mov	r1, r9
 8002a94:	eb43 0b01 	adc.w	fp, r3, r1
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	f04f 0300 	mov.w	r3, #0
 8002aa0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002aa4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002aa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002aac:	4692      	mov	sl, r2
 8002aae:	469b      	mov	fp, r3
 8002ab0:	4643      	mov	r3, r8
 8002ab2:	eb1a 0303 	adds.w	r3, sl, r3
 8002ab6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002aba:	464b      	mov	r3, r9
 8002abc:	eb4b 0303 	adc.w	r3, fp, r3
 8002ac0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002ad0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002ad4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ad8:	460b      	mov	r3, r1
 8002ada:	18db      	adds	r3, r3, r3
 8002adc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ade:	4613      	mov	r3, r2
 8002ae0:	eb42 0303 	adc.w	r3, r2, r3
 8002ae4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ae6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002aea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002aee:	f7fd fbd7 	bl	80002a0 <__aeabi_uldivmod>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	4611      	mov	r1, r2
 8002af8:	4b3b      	ldr	r3, [pc, #236]	@ (8002be8 <UART_SetConfig+0x2d4>)
 8002afa:	fba3 2301 	umull	r2, r3, r3, r1
 8002afe:	095b      	lsrs	r3, r3, #5
 8002b00:	2264      	movs	r2, #100	@ 0x64
 8002b02:	fb02 f303 	mul.w	r3, r2, r3
 8002b06:	1acb      	subs	r3, r1, r3
 8002b08:	00db      	lsls	r3, r3, #3
 8002b0a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002b0e:	4b36      	ldr	r3, [pc, #216]	@ (8002be8 <UART_SetConfig+0x2d4>)
 8002b10:	fba3 2302 	umull	r2, r3, r3, r2
 8002b14:	095b      	lsrs	r3, r3, #5
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002b1c:	441c      	add	r4, r3
 8002b1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b22:	2200      	movs	r2, #0
 8002b24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002b28:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002b2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002b30:	4642      	mov	r2, r8
 8002b32:	464b      	mov	r3, r9
 8002b34:	1891      	adds	r1, r2, r2
 8002b36:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002b38:	415b      	adcs	r3, r3
 8002b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002b40:	4641      	mov	r1, r8
 8002b42:	1851      	adds	r1, r2, r1
 8002b44:	6339      	str	r1, [r7, #48]	@ 0x30
 8002b46:	4649      	mov	r1, r9
 8002b48:	414b      	adcs	r3, r1
 8002b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b4c:	f04f 0200 	mov.w	r2, #0
 8002b50:	f04f 0300 	mov.w	r3, #0
 8002b54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002b58:	4659      	mov	r1, fp
 8002b5a:	00cb      	lsls	r3, r1, #3
 8002b5c:	4651      	mov	r1, sl
 8002b5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b62:	4651      	mov	r1, sl
 8002b64:	00ca      	lsls	r2, r1, #3
 8002b66:	4610      	mov	r0, r2
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	4642      	mov	r2, r8
 8002b6e:	189b      	adds	r3, r3, r2
 8002b70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b74:	464b      	mov	r3, r9
 8002b76:	460a      	mov	r2, r1
 8002b78:	eb42 0303 	adc.w	r3, r2, r3
 8002b7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b8c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002b90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002b94:	460b      	mov	r3, r1
 8002b96:	18db      	adds	r3, r3, r3
 8002b98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	eb42 0303 	adc.w	r3, r2, r3
 8002ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ba2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ba6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002baa:	f7fd fb79 	bl	80002a0 <__aeabi_uldivmod>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002be8 <UART_SetConfig+0x2d4>)
 8002bb4:	fba3 1302 	umull	r1, r3, r3, r2
 8002bb8:	095b      	lsrs	r3, r3, #5
 8002bba:	2164      	movs	r1, #100	@ 0x64
 8002bbc:	fb01 f303 	mul.w	r3, r1, r3
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	3332      	adds	r3, #50	@ 0x32
 8002bc6:	4a08      	ldr	r2, [pc, #32]	@ (8002be8 <UART_SetConfig+0x2d4>)
 8002bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bcc:	095b      	lsrs	r3, r3, #5
 8002bce:	f003 0207 	and.w	r2, r3, #7
 8002bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4422      	add	r2, r4
 8002bda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002bdc:	e106      	b.n	8002dec <UART_SetConfig+0x4d8>
 8002bde:	bf00      	nop
 8002be0:	40011000 	.word	0x40011000
 8002be4:	40011400 	.word	0x40011400
 8002be8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002bf6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002bfa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002bfe:	4642      	mov	r2, r8
 8002c00:	464b      	mov	r3, r9
 8002c02:	1891      	adds	r1, r2, r2
 8002c04:	6239      	str	r1, [r7, #32]
 8002c06:	415b      	adcs	r3, r3
 8002c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c0e:	4641      	mov	r1, r8
 8002c10:	1854      	adds	r4, r2, r1
 8002c12:	4649      	mov	r1, r9
 8002c14:	eb43 0501 	adc.w	r5, r3, r1
 8002c18:	f04f 0200 	mov.w	r2, #0
 8002c1c:	f04f 0300 	mov.w	r3, #0
 8002c20:	00eb      	lsls	r3, r5, #3
 8002c22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c26:	00e2      	lsls	r2, r4, #3
 8002c28:	4614      	mov	r4, r2
 8002c2a:	461d      	mov	r5, r3
 8002c2c:	4643      	mov	r3, r8
 8002c2e:	18e3      	adds	r3, r4, r3
 8002c30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002c34:	464b      	mov	r3, r9
 8002c36:	eb45 0303 	adc.w	r3, r5, r3
 8002c3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c4a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002c5a:	4629      	mov	r1, r5
 8002c5c:	008b      	lsls	r3, r1, #2
 8002c5e:	4621      	mov	r1, r4
 8002c60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c64:	4621      	mov	r1, r4
 8002c66:	008a      	lsls	r2, r1, #2
 8002c68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002c6c:	f7fd fb18 	bl	80002a0 <__aeabi_uldivmod>
 8002c70:	4602      	mov	r2, r0
 8002c72:	460b      	mov	r3, r1
 8002c74:	4b60      	ldr	r3, [pc, #384]	@ (8002df8 <UART_SetConfig+0x4e4>)
 8002c76:	fba3 2302 	umull	r2, r3, r3, r2
 8002c7a:	095b      	lsrs	r3, r3, #5
 8002c7c:	011c      	lsls	r4, r3, #4
 8002c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c82:	2200      	movs	r2, #0
 8002c84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c88:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002c8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002c90:	4642      	mov	r2, r8
 8002c92:	464b      	mov	r3, r9
 8002c94:	1891      	adds	r1, r2, r2
 8002c96:	61b9      	str	r1, [r7, #24]
 8002c98:	415b      	adcs	r3, r3
 8002c9a:	61fb      	str	r3, [r7, #28]
 8002c9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ca0:	4641      	mov	r1, r8
 8002ca2:	1851      	adds	r1, r2, r1
 8002ca4:	6139      	str	r1, [r7, #16]
 8002ca6:	4649      	mov	r1, r9
 8002ca8:	414b      	adcs	r3, r1
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	f04f 0200 	mov.w	r2, #0
 8002cb0:	f04f 0300 	mov.w	r3, #0
 8002cb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002cb8:	4659      	mov	r1, fp
 8002cba:	00cb      	lsls	r3, r1, #3
 8002cbc:	4651      	mov	r1, sl
 8002cbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cc2:	4651      	mov	r1, sl
 8002cc4:	00ca      	lsls	r2, r1, #3
 8002cc6:	4610      	mov	r0, r2
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4603      	mov	r3, r0
 8002ccc:	4642      	mov	r2, r8
 8002cce:	189b      	adds	r3, r3, r2
 8002cd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002cd4:	464b      	mov	r3, r9
 8002cd6:	460a      	mov	r2, r1
 8002cd8:	eb42 0303 	adc.w	r3, r2, r3
 8002cdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002cea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002cec:	f04f 0200 	mov.w	r2, #0
 8002cf0:	f04f 0300 	mov.w	r3, #0
 8002cf4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002cf8:	4649      	mov	r1, r9
 8002cfa:	008b      	lsls	r3, r1, #2
 8002cfc:	4641      	mov	r1, r8
 8002cfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d02:	4641      	mov	r1, r8
 8002d04:	008a      	lsls	r2, r1, #2
 8002d06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002d0a:	f7fd fac9 	bl	80002a0 <__aeabi_uldivmod>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	4611      	mov	r1, r2
 8002d14:	4b38      	ldr	r3, [pc, #224]	@ (8002df8 <UART_SetConfig+0x4e4>)
 8002d16:	fba3 2301 	umull	r2, r3, r3, r1
 8002d1a:	095b      	lsrs	r3, r3, #5
 8002d1c:	2264      	movs	r2, #100	@ 0x64
 8002d1e:	fb02 f303 	mul.w	r3, r2, r3
 8002d22:	1acb      	subs	r3, r1, r3
 8002d24:	011b      	lsls	r3, r3, #4
 8002d26:	3332      	adds	r3, #50	@ 0x32
 8002d28:	4a33      	ldr	r2, [pc, #204]	@ (8002df8 <UART_SetConfig+0x4e4>)
 8002d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2e:	095b      	lsrs	r3, r3, #5
 8002d30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d34:	441c      	add	r4, r3
 8002d36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d3e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002d40:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002d44:	4642      	mov	r2, r8
 8002d46:	464b      	mov	r3, r9
 8002d48:	1891      	adds	r1, r2, r2
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	415b      	adcs	r3, r3
 8002d4e:	60fb      	str	r3, [r7, #12]
 8002d50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d54:	4641      	mov	r1, r8
 8002d56:	1851      	adds	r1, r2, r1
 8002d58:	6039      	str	r1, [r7, #0]
 8002d5a:	4649      	mov	r1, r9
 8002d5c:	414b      	adcs	r3, r1
 8002d5e:	607b      	str	r3, [r7, #4]
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002d6c:	4659      	mov	r1, fp
 8002d6e:	00cb      	lsls	r3, r1, #3
 8002d70:	4651      	mov	r1, sl
 8002d72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d76:	4651      	mov	r1, sl
 8002d78:	00ca      	lsls	r2, r1, #3
 8002d7a:	4610      	mov	r0, r2
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4603      	mov	r3, r0
 8002d80:	4642      	mov	r2, r8
 8002d82:	189b      	adds	r3, r3, r2
 8002d84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d86:	464b      	mov	r3, r9
 8002d88:	460a      	mov	r2, r1
 8002d8a:	eb42 0303 	adc.w	r3, r2, r3
 8002d8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d9a:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d9c:	f04f 0200 	mov.w	r2, #0
 8002da0:	f04f 0300 	mov.w	r3, #0
 8002da4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002da8:	4649      	mov	r1, r9
 8002daa:	008b      	lsls	r3, r1, #2
 8002dac:	4641      	mov	r1, r8
 8002dae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002db2:	4641      	mov	r1, r8
 8002db4:	008a      	lsls	r2, r1, #2
 8002db6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002dba:	f7fd fa71 	bl	80002a0 <__aeabi_uldivmod>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002df8 <UART_SetConfig+0x4e4>)
 8002dc4:	fba3 1302 	umull	r1, r3, r3, r2
 8002dc8:	095b      	lsrs	r3, r3, #5
 8002dca:	2164      	movs	r1, #100	@ 0x64
 8002dcc:	fb01 f303 	mul.w	r3, r1, r3
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	3332      	adds	r3, #50	@ 0x32
 8002dd6:	4a08      	ldr	r2, [pc, #32]	@ (8002df8 <UART_SetConfig+0x4e4>)
 8002dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ddc:	095b      	lsrs	r3, r3, #5
 8002dde:	f003 020f 	and.w	r2, r3, #15
 8002de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4422      	add	r2, r4
 8002dea:	609a      	str	r2, [r3, #8]
}
 8002dec:	bf00      	nop
 8002dee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002df2:	46bd      	mov	sp, r7
 8002df4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002df8:	51eb851f 	.word	0x51eb851f

08002dfc <siprintf>:
 8002dfc:	b40e      	push	{r1, r2, r3}
 8002dfe:	b500      	push	{lr}
 8002e00:	b09c      	sub	sp, #112	@ 0x70
 8002e02:	ab1d      	add	r3, sp, #116	@ 0x74
 8002e04:	9002      	str	r0, [sp, #8]
 8002e06:	9006      	str	r0, [sp, #24]
 8002e08:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002e0c:	4809      	ldr	r0, [pc, #36]	@ (8002e34 <siprintf+0x38>)
 8002e0e:	9107      	str	r1, [sp, #28]
 8002e10:	9104      	str	r1, [sp, #16]
 8002e12:	4909      	ldr	r1, [pc, #36]	@ (8002e38 <siprintf+0x3c>)
 8002e14:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e18:	9105      	str	r1, [sp, #20]
 8002e1a:	6800      	ldr	r0, [r0, #0]
 8002e1c:	9301      	str	r3, [sp, #4]
 8002e1e:	a902      	add	r1, sp, #8
 8002e20:	f000 f994 	bl	800314c <_svfiprintf_r>
 8002e24:	9b02      	ldr	r3, [sp, #8]
 8002e26:	2200      	movs	r2, #0
 8002e28:	701a      	strb	r2, [r3, #0]
 8002e2a:	b01c      	add	sp, #112	@ 0x70
 8002e2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e30:	b003      	add	sp, #12
 8002e32:	4770      	bx	lr
 8002e34:	2000000c 	.word	0x2000000c
 8002e38:	ffff0208 	.word	0xffff0208

08002e3c <memset>:
 8002e3c:	4402      	add	r2, r0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d100      	bne.n	8002e46 <memset+0xa>
 8002e44:	4770      	bx	lr
 8002e46:	f803 1b01 	strb.w	r1, [r3], #1
 8002e4a:	e7f9      	b.n	8002e40 <memset+0x4>

08002e4c <__errno>:
 8002e4c:	4b01      	ldr	r3, [pc, #4]	@ (8002e54 <__errno+0x8>)
 8002e4e:	6818      	ldr	r0, [r3, #0]
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	2000000c 	.word	0x2000000c

08002e58 <__libc_init_array>:
 8002e58:	b570      	push	{r4, r5, r6, lr}
 8002e5a:	4d0d      	ldr	r5, [pc, #52]	@ (8002e90 <__libc_init_array+0x38>)
 8002e5c:	4c0d      	ldr	r4, [pc, #52]	@ (8002e94 <__libc_init_array+0x3c>)
 8002e5e:	1b64      	subs	r4, r4, r5
 8002e60:	10a4      	asrs	r4, r4, #2
 8002e62:	2600      	movs	r6, #0
 8002e64:	42a6      	cmp	r6, r4
 8002e66:	d109      	bne.n	8002e7c <__libc_init_array+0x24>
 8002e68:	4d0b      	ldr	r5, [pc, #44]	@ (8002e98 <__libc_init_array+0x40>)
 8002e6a:	4c0c      	ldr	r4, [pc, #48]	@ (8002e9c <__libc_init_array+0x44>)
 8002e6c:	f000 fc66 	bl	800373c <_init>
 8002e70:	1b64      	subs	r4, r4, r5
 8002e72:	10a4      	asrs	r4, r4, #2
 8002e74:	2600      	movs	r6, #0
 8002e76:	42a6      	cmp	r6, r4
 8002e78:	d105      	bne.n	8002e86 <__libc_init_array+0x2e>
 8002e7a:	bd70      	pop	{r4, r5, r6, pc}
 8002e7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e80:	4798      	blx	r3
 8002e82:	3601      	adds	r6, #1
 8002e84:	e7ee      	b.n	8002e64 <__libc_init_array+0xc>
 8002e86:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e8a:	4798      	blx	r3
 8002e8c:	3601      	adds	r6, #1
 8002e8e:	e7f2      	b.n	8002e76 <__libc_init_array+0x1e>
 8002e90:	0800385c 	.word	0x0800385c
 8002e94:	0800385c 	.word	0x0800385c
 8002e98:	0800385c 	.word	0x0800385c
 8002e9c:	08003860 	.word	0x08003860

08002ea0 <__retarget_lock_acquire_recursive>:
 8002ea0:	4770      	bx	lr

08002ea2 <__retarget_lock_release_recursive>:
 8002ea2:	4770      	bx	lr

08002ea4 <_free_r>:
 8002ea4:	b538      	push	{r3, r4, r5, lr}
 8002ea6:	4605      	mov	r5, r0
 8002ea8:	2900      	cmp	r1, #0
 8002eaa:	d041      	beq.n	8002f30 <_free_r+0x8c>
 8002eac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002eb0:	1f0c      	subs	r4, r1, #4
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	bfb8      	it	lt
 8002eb6:	18e4      	addlt	r4, r4, r3
 8002eb8:	f000 f8e0 	bl	800307c <__malloc_lock>
 8002ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8002f34 <_free_r+0x90>)
 8002ebe:	6813      	ldr	r3, [r2, #0]
 8002ec0:	b933      	cbnz	r3, 8002ed0 <_free_r+0x2c>
 8002ec2:	6063      	str	r3, [r4, #4]
 8002ec4:	6014      	str	r4, [r2, #0]
 8002ec6:	4628      	mov	r0, r5
 8002ec8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ecc:	f000 b8dc 	b.w	8003088 <__malloc_unlock>
 8002ed0:	42a3      	cmp	r3, r4
 8002ed2:	d908      	bls.n	8002ee6 <_free_r+0x42>
 8002ed4:	6820      	ldr	r0, [r4, #0]
 8002ed6:	1821      	adds	r1, r4, r0
 8002ed8:	428b      	cmp	r3, r1
 8002eda:	bf01      	itttt	eq
 8002edc:	6819      	ldreq	r1, [r3, #0]
 8002ede:	685b      	ldreq	r3, [r3, #4]
 8002ee0:	1809      	addeq	r1, r1, r0
 8002ee2:	6021      	streq	r1, [r4, #0]
 8002ee4:	e7ed      	b.n	8002ec2 <_free_r+0x1e>
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	b10b      	cbz	r3, 8002ef0 <_free_r+0x4c>
 8002eec:	42a3      	cmp	r3, r4
 8002eee:	d9fa      	bls.n	8002ee6 <_free_r+0x42>
 8002ef0:	6811      	ldr	r1, [r2, #0]
 8002ef2:	1850      	adds	r0, r2, r1
 8002ef4:	42a0      	cmp	r0, r4
 8002ef6:	d10b      	bne.n	8002f10 <_free_r+0x6c>
 8002ef8:	6820      	ldr	r0, [r4, #0]
 8002efa:	4401      	add	r1, r0
 8002efc:	1850      	adds	r0, r2, r1
 8002efe:	4283      	cmp	r3, r0
 8002f00:	6011      	str	r1, [r2, #0]
 8002f02:	d1e0      	bne.n	8002ec6 <_free_r+0x22>
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	6053      	str	r3, [r2, #4]
 8002f0a:	4408      	add	r0, r1
 8002f0c:	6010      	str	r0, [r2, #0]
 8002f0e:	e7da      	b.n	8002ec6 <_free_r+0x22>
 8002f10:	d902      	bls.n	8002f18 <_free_r+0x74>
 8002f12:	230c      	movs	r3, #12
 8002f14:	602b      	str	r3, [r5, #0]
 8002f16:	e7d6      	b.n	8002ec6 <_free_r+0x22>
 8002f18:	6820      	ldr	r0, [r4, #0]
 8002f1a:	1821      	adds	r1, r4, r0
 8002f1c:	428b      	cmp	r3, r1
 8002f1e:	bf04      	itt	eq
 8002f20:	6819      	ldreq	r1, [r3, #0]
 8002f22:	685b      	ldreq	r3, [r3, #4]
 8002f24:	6063      	str	r3, [r4, #4]
 8002f26:	bf04      	itt	eq
 8002f28:	1809      	addeq	r1, r1, r0
 8002f2a:	6021      	streq	r1, [r4, #0]
 8002f2c:	6054      	str	r4, [r2, #4]
 8002f2e:	e7ca      	b.n	8002ec6 <_free_r+0x22>
 8002f30:	bd38      	pop	{r3, r4, r5, pc}
 8002f32:	bf00      	nop
 8002f34:	2000020c 	.word	0x2000020c

08002f38 <sbrk_aligned>:
 8002f38:	b570      	push	{r4, r5, r6, lr}
 8002f3a:	4e0f      	ldr	r6, [pc, #60]	@ (8002f78 <sbrk_aligned+0x40>)
 8002f3c:	460c      	mov	r4, r1
 8002f3e:	6831      	ldr	r1, [r6, #0]
 8002f40:	4605      	mov	r5, r0
 8002f42:	b911      	cbnz	r1, 8002f4a <sbrk_aligned+0x12>
 8002f44:	f000 fba6 	bl	8003694 <_sbrk_r>
 8002f48:	6030      	str	r0, [r6, #0]
 8002f4a:	4621      	mov	r1, r4
 8002f4c:	4628      	mov	r0, r5
 8002f4e:	f000 fba1 	bl	8003694 <_sbrk_r>
 8002f52:	1c43      	adds	r3, r0, #1
 8002f54:	d103      	bne.n	8002f5e <sbrk_aligned+0x26>
 8002f56:	f04f 34ff 	mov.w	r4, #4294967295
 8002f5a:	4620      	mov	r0, r4
 8002f5c:	bd70      	pop	{r4, r5, r6, pc}
 8002f5e:	1cc4      	adds	r4, r0, #3
 8002f60:	f024 0403 	bic.w	r4, r4, #3
 8002f64:	42a0      	cmp	r0, r4
 8002f66:	d0f8      	beq.n	8002f5a <sbrk_aligned+0x22>
 8002f68:	1a21      	subs	r1, r4, r0
 8002f6a:	4628      	mov	r0, r5
 8002f6c:	f000 fb92 	bl	8003694 <_sbrk_r>
 8002f70:	3001      	adds	r0, #1
 8002f72:	d1f2      	bne.n	8002f5a <sbrk_aligned+0x22>
 8002f74:	e7ef      	b.n	8002f56 <sbrk_aligned+0x1e>
 8002f76:	bf00      	nop
 8002f78:	20000208 	.word	0x20000208

08002f7c <_malloc_r>:
 8002f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f80:	1ccd      	adds	r5, r1, #3
 8002f82:	f025 0503 	bic.w	r5, r5, #3
 8002f86:	3508      	adds	r5, #8
 8002f88:	2d0c      	cmp	r5, #12
 8002f8a:	bf38      	it	cc
 8002f8c:	250c      	movcc	r5, #12
 8002f8e:	2d00      	cmp	r5, #0
 8002f90:	4606      	mov	r6, r0
 8002f92:	db01      	blt.n	8002f98 <_malloc_r+0x1c>
 8002f94:	42a9      	cmp	r1, r5
 8002f96:	d904      	bls.n	8002fa2 <_malloc_r+0x26>
 8002f98:	230c      	movs	r3, #12
 8002f9a:	6033      	str	r3, [r6, #0]
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003078 <_malloc_r+0xfc>
 8002fa6:	f000 f869 	bl	800307c <__malloc_lock>
 8002faa:	f8d8 3000 	ldr.w	r3, [r8]
 8002fae:	461c      	mov	r4, r3
 8002fb0:	bb44      	cbnz	r4, 8003004 <_malloc_r+0x88>
 8002fb2:	4629      	mov	r1, r5
 8002fb4:	4630      	mov	r0, r6
 8002fb6:	f7ff ffbf 	bl	8002f38 <sbrk_aligned>
 8002fba:	1c43      	adds	r3, r0, #1
 8002fbc:	4604      	mov	r4, r0
 8002fbe:	d158      	bne.n	8003072 <_malloc_r+0xf6>
 8002fc0:	f8d8 4000 	ldr.w	r4, [r8]
 8002fc4:	4627      	mov	r7, r4
 8002fc6:	2f00      	cmp	r7, #0
 8002fc8:	d143      	bne.n	8003052 <_malloc_r+0xd6>
 8002fca:	2c00      	cmp	r4, #0
 8002fcc:	d04b      	beq.n	8003066 <_malloc_r+0xea>
 8002fce:	6823      	ldr	r3, [r4, #0]
 8002fd0:	4639      	mov	r1, r7
 8002fd2:	4630      	mov	r0, r6
 8002fd4:	eb04 0903 	add.w	r9, r4, r3
 8002fd8:	f000 fb5c 	bl	8003694 <_sbrk_r>
 8002fdc:	4581      	cmp	r9, r0
 8002fde:	d142      	bne.n	8003066 <_malloc_r+0xea>
 8002fe0:	6821      	ldr	r1, [r4, #0]
 8002fe2:	1a6d      	subs	r5, r5, r1
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	4630      	mov	r0, r6
 8002fe8:	f7ff ffa6 	bl	8002f38 <sbrk_aligned>
 8002fec:	3001      	adds	r0, #1
 8002fee:	d03a      	beq.n	8003066 <_malloc_r+0xea>
 8002ff0:	6823      	ldr	r3, [r4, #0]
 8002ff2:	442b      	add	r3, r5
 8002ff4:	6023      	str	r3, [r4, #0]
 8002ff6:	f8d8 3000 	ldr.w	r3, [r8]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	bb62      	cbnz	r2, 8003058 <_malloc_r+0xdc>
 8002ffe:	f8c8 7000 	str.w	r7, [r8]
 8003002:	e00f      	b.n	8003024 <_malloc_r+0xa8>
 8003004:	6822      	ldr	r2, [r4, #0]
 8003006:	1b52      	subs	r2, r2, r5
 8003008:	d420      	bmi.n	800304c <_malloc_r+0xd0>
 800300a:	2a0b      	cmp	r2, #11
 800300c:	d917      	bls.n	800303e <_malloc_r+0xc2>
 800300e:	1961      	adds	r1, r4, r5
 8003010:	42a3      	cmp	r3, r4
 8003012:	6025      	str	r5, [r4, #0]
 8003014:	bf18      	it	ne
 8003016:	6059      	strne	r1, [r3, #4]
 8003018:	6863      	ldr	r3, [r4, #4]
 800301a:	bf08      	it	eq
 800301c:	f8c8 1000 	streq.w	r1, [r8]
 8003020:	5162      	str	r2, [r4, r5]
 8003022:	604b      	str	r3, [r1, #4]
 8003024:	4630      	mov	r0, r6
 8003026:	f000 f82f 	bl	8003088 <__malloc_unlock>
 800302a:	f104 000b 	add.w	r0, r4, #11
 800302e:	1d23      	adds	r3, r4, #4
 8003030:	f020 0007 	bic.w	r0, r0, #7
 8003034:	1ac2      	subs	r2, r0, r3
 8003036:	bf1c      	itt	ne
 8003038:	1a1b      	subne	r3, r3, r0
 800303a:	50a3      	strne	r3, [r4, r2]
 800303c:	e7af      	b.n	8002f9e <_malloc_r+0x22>
 800303e:	6862      	ldr	r2, [r4, #4]
 8003040:	42a3      	cmp	r3, r4
 8003042:	bf0c      	ite	eq
 8003044:	f8c8 2000 	streq.w	r2, [r8]
 8003048:	605a      	strne	r2, [r3, #4]
 800304a:	e7eb      	b.n	8003024 <_malloc_r+0xa8>
 800304c:	4623      	mov	r3, r4
 800304e:	6864      	ldr	r4, [r4, #4]
 8003050:	e7ae      	b.n	8002fb0 <_malloc_r+0x34>
 8003052:	463c      	mov	r4, r7
 8003054:	687f      	ldr	r7, [r7, #4]
 8003056:	e7b6      	b.n	8002fc6 <_malloc_r+0x4a>
 8003058:	461a      	mov	r2, r3
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	42a3      	cmp	r3, r4
 800305e:	d1fb      	bne.n	8003058 <_malloc_r+0xdc>
 8003060:	2300      	movs	r3, #0
 8003062:	6053      	str	r3, [r2, #4]
 8003064:	e7de      	b.n	8003024 <_malloc_r+0xa8>
 8003066:	230c      	movs	r3, #12
 8003068:	6033      	str	r3, [r6, #0]
 800306a:	4630      	mov	r0, r6
 800306c:	f000 f80c 	bl	8003088 <__malloc_unlock>
 8003070:	e794      	b.n	8002f9c <_malloc_r+0x20>
 8003072:	6005      	str	r5, [r0, #0]
 8003074:	e7d6      	b.n	8003024 <_malloc_r+0xa8>
 8003076:	bf00      	nop
 8003078:	2000020c 	.word	0x2000020c

0800307c <__malloc_lock>:
 800307c:	4801      	ldr	r0, [pc, #4]	@ (8003084 <__malloc_lock+0x8>)
 800307e:	f7ff bf0f 	b.w	8002ea0 <__retarget_lock_acquire_recursive>
 8003082:	bf00      	nop
 8003084:	20000204 	.word	0x20000204

08003088 <__malloc_unlock>:
 8003088:	4801      	ldr	r0, [pc, #4]	@ (8003090 <__malloc_unlock+0x8>)
 800308a:	f7ff bf0a 	b.w	8002ea2 <__retarget_lock_release_recursive>
 800308e:	bf00      	nop
 8003090:	20000204 	.word	0x20000204

08003094 <__ssputs_r>:
 8003094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003098:	688e      	ldr	r6, [r1, #8]
 800309a:	461f      	mov	r7, r3
 800309c:	42be      	cmp	r6, r7
 800309e:	680b      	ldr	r3, [r1, #0]
 80030a0:	4682      	mov	sl, r0
 80030a2:	460c      	mov	r4, r1
 80030a4:	4690      	mov	r8, r2
 80030a6:	d82d      	bhi.n	8003104 <__ssputs_r+0x70>
 80030a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80030ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80030b0:	d026      	beq.n	8003100 <__ssputs_r+0x6c>
 80030b2:	6965      	ldr	r5, [r4, #20]
 80030b4:	6909      	ldr	r1, [r1, #16]
 80030b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80030ba:	eba3 0901 	sub.w	r9, r3, r1
 80030be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80030c2:	1c7b      	adds	r3, r7, #1
 80030c4:	444b      	add	r3, r9
 80030c6:	106d      	asrs	r5, r5, #1
 80030c8:	429d      	cmp	r5, r3
 80030ca:	bf38      	it	cc
 80030cc:	461d      	movcc	r5, r3
 80030ce:	0553      	lsls	r3, r2, #21
 80030d0:	d527      	bpl.n	8003122 <__ssputs_r+0x8e>
 80030d2:	4629      	mov	r1, r5
 80030d4:	f7ff ff52 	bl	8002f7c <_malloc_r>
 80030d8:	4606      	mov	r6, r0
 80030da:	b360      	cbz	r0, 8003136 <__ssputs_r+0xa2>
 80030dc:	6921      	ldr	r1, [r4, #16]
 80030de:	464a      	mov	r2, r9
 80030e0:	f000 fae8 	bl	80036b4 <memcpy>
 80030e4:	89a3      	ldrh	r3, [r4, #12]
 80030e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80030ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030ee:	81a3      	strh	r3, [r4, #12]
 80030f0:	6126      	str	r6, [r4, #16]
 80030f2:	6165      	str	r5, [r4, #20]
 80030f4:	444e      	add	r6, r9
 80030f6:	eba5 0509 	sub.w	r5, r5, r9
 80030fa:	6026      	str	r6, [r4, #0]
 80030fc:	60a5      	str	r5, [r4, #8]
 80030fe:	463e      	mov	r6, r7
 8003100:	42be      	cmp	r6, r7
 8003102:	d900      	bls.n	8003106 <__ssputs_r+0x72>
 8003104:	463e      	mov	r6, r7
 8003106:	6820      	ldr	r0, [r4, #0]
 8003108:	4632      	mov	r2, r6
 800310a:	4641      	mov	r1, r8
 800310c:	f000 faa8 	bl	8003660 <memmove>
 8003110:	68a3      	ldr	r3, [r4, #8]
 8003112:	1b9b      	subs	r3, r3, r6
 8003114:	60a3      	str	r3, [r4, #8]
 8003116:	6823      	ldr	r3, [r4, #0]
 8003118:	4433      	add	r3, r6
 800311a:	6023      	str	r3, [r4, #0]
 800311c:	2000      	movs	r0, #0
 800311e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003122:	462a      	mov	r2, r5
 8003124:	f000 fad4 	bl	80036d0 <_realloc_r>
 8003128:	4606      	mov	r6, r0
 800312a:	2800      	cmp	r0, #0
 800312c:	d1e0      	bne.n	80030f0 <__ssputs_r+0x5c>
 800312e:	6921      	ldr	r1, [r4, #16]
 8003130:	4650      	mov	r0, sl
 8003132:	f7ff feb7 	bl	8002ea4 <_free_r>
 8003136:	230c      	movs	r3, #12
 8003138:	f8ca 3000 	str.w	r3, [sl]
 800313c:	89a3      	ldrh	r3, [r4, #12]
 800313e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003142:	81a3      	strh	r3, [r4, #12]
 8003144:	f04f 30ff 	mov.w	r0, #4294967295
 8003148:	e7e9      	b.n	800311e <__ssputs_r+0x8a>
	...

0800314c <_svfiprintf_r>:
 800314c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003150:	4698      	mov	r8, r3
 8003152:	898b      	ldrh	r3, [r1, #12]
 8003154:	061b      	lsls	r3, r3, #24
 8003156:	b09d      	sub	sp, #116	@ 0x74
 8003158:	4607      	mov	r7, r0
 800315a:	460d      	mov	r5, r1
 800315c:	4614      	mov	r4, r2
 800315e:	d510      	bpl.n	8003182 <_svfiprintf_r+0x36>
 8003160:	690b      	ldr	r3, [r1, #16]
 8003162:	b973      	cbnz	r3, 8003182 <_svfiprintf_r+0x36>
 8003164:	2140      	movs	r1, #64	@ 0x40
 8003166:	f7ff ff09 	bl	8002f7c <_malloc_r>
 800316a:	6028      	str	r0, [r5, #0]
 800316c:	6128      	str	r0, [r5, #16]
 800316e:	b930      	cbnz	r0, 800317e <_svfiprintf_r+0x32>
 8003170:	230c      	movs	r3, #12
 8003172:	603b      	str	r3, [r7, #0]
 8003174:	f04f 30ff 	mov.w	r0, #4294967295
 8003178:	b01d      	add	sp, #116	@ 0x74
 800317a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800317e:	2340      	movs	r3, #64	@ 0x40
 8003180:	616b      	str	r3, [r5, #20]
 8003182:	2300      	movs	r3, #0
 8003184:	9309      	str	r3, [sp, #36]	@ 0x24
 8003186:	2320      	movs	r3, #32
 8003188:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800318c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003190:	2330      	movs	r3, #48	@ 0x30
 8003192:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003330 <_svfiprintf_r+0x1e4>
 8003196:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800319a:	f04f 0901 	mov.w	r9, #1
 800319e:	4623      	mov	r3, r4
 80031a0:	469a      	mov	sl, r3
 80031a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80031a6:	b10a      	cbz	r2, 80031ac <_svfiprintf_r+0x60>
 80031a8:	2a25      	cmp	r2, #37	@ 0x25
 80031aa:	d1f9      	bne.n	80031a0 <_svfiprintf_r+0x54>
 80031ac:	ebba 0b04 	subs.w	fp, sl, r4
 80031b0:	d00b      	beq.n	80031ca <_svfiprintf_r+0x7e>
 80031b2:	465b      	mov	r3, fp
 80031b4:	4622      	mov	r2, r4
 80031b6:	4629      	mov	r1, r5
 80031b8:	4638      	mov	r0, r7
 80031ba:	f7ff ff6b 	bl	8003094 <__ssputs_r>
 80031be:	3001      	adds	r0, #1
 80031c0:	f000 80a7 	beq.w	8003312 <_svfiprintf_r+0x1c6>
 80031c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80031c6:	445a      	add	r2, fp
 80031c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80031ca:	f89a 3000 	ldrb.w	r3, [sl]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	f000 809f 	beq.w	8003312 <_svfiprintf_r+0x1c6>
 80031d4:	2300      	movs	r3, #0
 80031d6:	f04f 32ff 	mov.w	r2, #4294967295
 80031da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031de:	f10a 0a01 	add.w	sl, sl, #1
 80031e2:	9304      	str	r3, [sp, #16]
 80031e4:	9307      	str	r3, [sp, #28]
 80031e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80031ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80031ec:	4654      	mov	r4, sl
 80031ee:	2205      	movs	r2, #5
 80031f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031f4:	484e      	ldr	r0, [pc, #312]	@ (8003330 <_svfiprintf_r+0x1e4>)
 80031f6:	f7fd f803 	bl	8000200 <memchr>
 80031fa:	9a04      	ldr	r2, [sp, #16]
 80031fc:	b9d8      	cbnz	r0, 8003236 <_svfiprintf_r+0xea>
 80031fe:	06d0      	lsls	r0, r2, #27
 8003200:	bf44      	itt	mi
 8003202:	2320      	movmi	r3, #32
 8003204:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003208:	0711      	lsls	r1, r2, #28
 800320a:	bf44      	itt	mi
 800320c:	232b      	movmi	r3, #43	@ 0x2b
 800320e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003212:	f89a 3000 	ldrb.w	r3, [sl]
 8003216:	2b2a      	cmp	r3, #42	@ 0x2a
 8003218:	d015      	beq.n	8003246 <_svfiprintf_r+0xfa>
 800321a:	9a07      	ldr	r2, [sp, #28]
 800321c:	4654      	mov	r4, sl
 800321e:	2000      	movs	r0, #0
 8003220:	f04f 0c0a 	mov.w	ip, #10
 8003224:	4621      	mov	r1, r4
 8003226:	f811 3b01 	ldrb.w	r3, [r1], #1
 800322a:	3b30      	subs	r3, #48	@ 0x30
 800322c:	2b09      	cmp	r3, #9
 800322e:	d94b      	bls.n	80032c8 <_svfiprintf_r+0x17c>
 8003230:	b1b0      	cbz	r0, 8003260 <_svfiprintf_r+0x114>
 8003232:	9207      	str	r2, [sp, #28]
 8003234:	e014      	b.n	8003260 <_svfiprintf_r+0x114>
 8003236:	eba0 0308 	sub.w	r3, r0, r8
 800323a:	fa09 f303 	lsl.w	r3, r9, r3
 800323e:	4313      	orrs	r3, r2
 8003240:	9304      	str	r3, [sp, #16]
 8003242:	46a2      	mov	sl, r4
 8003244:	e7d2      	b.n	80031ec <_svfiprintf_r+0xa0>
 8003246:	9b03      	ldr	r3, [sp, #12]
 8003248:	1d19      	adds	r1, r3, #4
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	9103      	str	r1, [sp, #12]
 800324e:	2b00      	cmp	r3, #0
 8003250:	bfbb      	ittet	lt
 8003252:	425b      	neglt	r3, r3
 8003254:	f042 0202 	orrlt.w	r2, r2, #2
 8003258:	9307      	strge	r3, [sp, #28]
 800325a:	9307      	strlt	r3, [sp, #28]
 800325c:	bfb8      	it	lt
 800325e:	9204      	strlt	r2, [sp, #16]
 8003260:	7823      	ldrb	r3, [r4, #0]
 8003262:	2b2e      	cmp	r3, #46	@ 0x2e
 8003264:	d10a      	bne.n	800327c <_svfiprintf_r+0x130>
 8003266:	7863      	ldrb	r3, [r4, #1]
 8003268:	2b2a      	cmp	r3, #42	@ 0x2a
 800326a:	d132      	bne.n	80032d2 <_svfiprintf_r+0x186>
 800326c:	9b03      	ldr	r3, [sp, #12]
 800326e:	1d1a      	adds	r2, r3, #4
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	9203      	str	r2, [sp, #12]
 8003274:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003278:	3402      	adds	r4, #2
 800327a:	9305      	str	r3, [sp, #20]
 800327c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003340 <_svfiprintf_r+0x1f4>
 8003280:	7821      	ldrb	r1, [r4, #0]
 8003282:	2203      	movs	r2, #3
 8003284:	4650      	mov	r0, sl
 8003286:	f7fc ffbb 	bl	8000200 <memchr>
 800328a:	b138      	cbz	r0, 800329c <_svfiprintf_r+0x150>
 800328c:	9b04      	ldr	r3, [sp, #16]
 800328e:	eba0 000a 	sub.w	r0, r0, sl
 8003292:	2240      	movs	r2, #64	@ 0x40
 8003294:	4082      	lsls	r2, r0
 8003296:	4313      	orrs	r3, r2
 8003298:	3401      	adds	r4, #1
 800329a:	9304      	str	r3, [sp, #16]
 800329c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032a0:	4824      	ldr	r0, [pc, #144]	@ (8003334 <_svfiprintf_r+0x1e8>)
 80032a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80032a6:	2206      	movs	r2, #6
 80032a8:	f7fc ffaa 	bl	8000200 <memchr>
 80032ac:	2800      	cmp	r0, #0
 80032ae:	d036      	beq.n	800331e <_svfiprintf_r+0x1d2>
 80032b0:	4b21      	ldr	r3, [pc, #132]	@ (8003338 <_svfiprintf_r+0x1ec>)
 80032b2:	bb1b      	cbnz	r3, 80032fc <_svfiprintf_r+0x1b0>
 80032b4:	9b03      	ldr	r3, [sp, #12]
 80032b6:	3307      	adds	r3, #7
 80032b8:	f023 0307 	bic.w	r3, r3, #7
 80032bc:	3308      	adds	r3, #8
 80032be:	9303      	str	r3, [sp, #12]
 80032c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80032c2:	4433      	add	r3, r6
 80032c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80032c6:	e76a      	b.n	800319e <_svfiprintf_r+0x52>
 80032c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80032cc:	460c      	mov	r4, r1
 80032ce:	2001      	movs	r0, #1
 80032d0:	e7a8      	b.n	8003224 <_svfiprintf_r+0xd8>
 80032d2:	2300      	movs	r3, #0
 80032d4:	3401      	adds	r4, #1
 80032d6:	9305      	str	r3, [sp, #20]
 80032d8:	4619      	mov	r1, r3
 80032da:	f04f 0c0a 	mov.w	ip, #10
 80032de:	4620      	mov	r0, r4
 80032e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032e4:	3a30      	subs	r2, #48	@ 0x30
 80032e6:	2a09      	cmp	r2, #9
 80032e8:	d903      	bls.n	80032f2 <_svfiprintf_r+0x1a6>
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0c6      	beq.n	800327c <_svfiprintf_r+0x130>
 80032ee:	9105      	str	r1, [sp, #20]
 80032f0:	e7c4      	b.n	800327c <_svfiprintf_r+0x130>
 80032f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80032f6:	4604      	mov	r4, r0
 80032f8:	2301      	movs	r3, #1
 80032fa:	e7f0      	b.n	80032de <_svfiprintf_r+0x192>
 80032fc:	ab03      	add	r3, sp, #12
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	462a      	mov	r2, r5
 8003302:	4b0e      	ldr	r3, [pc, #56]	@ (800333c <_svfiprintf_r+0x1f0>)
 8003304:	a904      	add	r1, sp, #16
 8003306:	4638      	mov	r0, r7
 8003308:	f3af 8000 	nop.w
 800330c:	1c42      	adds	r2, r0, #1
 800330e:	4606      	mov	r6, r0
 8003310:	d1d6      	bne.n	80032c0 <_svfiprintf_r+0x174>
 8003312:	89ab      	ldrh	r3, [r5, #12]
 8003314:	065b      	lsls	r3, r3, #25
 8003316:	f53f af2d 	bmi.w	8003174 <_svfiprintf_r+0x28>
 800331a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800331c:	e72c      	b.n	8003178 <_svfiprintf_r+0x2c>
 800331e:	ab03      	add	r3, sp, #12
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	462a      	mov	r2, r5
 8003324:	4b05      	ldr	r3, [pc, #20]	@ (800333c <_svfiprintf_r+0x1f0>)
 8003326:	a904      	add	r1, sp, #16
 8003328:	4638      	mov	r0, r7
 800332a:	f000 f879 	bl	8003420 <_printf_i>
 800332e:	e7ed      	b.n	800330c <_svfiprintf_r+0x1c0>
 8003330:	08003820 	.word	0x08003820
 8003334:	0800382a 	.word	0x0800382a
 8003338:	00000000 	.word	0x00000000
 800333c:	08003095 	.word	0x08003095
 8003340:	08003826 	.word	0x08003826

08003344 <_printf_common>:
 8003344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003348:	4616      	mov	r6, r2
 800334a:	4698      	mov	r8, r3
 800334c:	688a      	ldr	r2, [r1, #8]
 800334e:	690b      	ldr	r3, [r1, #16]
 8003350:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003354:	4293      	cmp	r3, r2
 8003356:	bfb8      	it	lt
 8003358:	4613      	movlt	r3, r2
 800335a:	6033      	str	r3, [r6, #0]
 800335c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003360:	4607      	mov	r7, r0
 8003362:	460c      	mov	r4, r1
 8003364:	b10a      	cbz	r2, 800336a <_printf_common+0x26>
 8003366:	3301      	adds	r3, #1
 8003368:	6033      	str	r3, [r6, #0]
 800336a:	6823      	ldr	r3, [r4, #0]
 800336c:	0699      	lsls	r1, r3, #26
 800336e:	bf42      	ittt	mi
 8003370:	6833      	ldrmi	r3, [r6, #0]
 8003372:	3302      	addmi	r3, #2
 8003374:	6033      	strmi	r3, [r6, #0]
 8003376:	6825      	ldr	r5, [r4, #0]
 8003378:	f015 0506 	ands.w	r5, r5, #6
 800337c:	d106      	bne.n	800338c <_printf_common+0x48>
 800337e:	f104 0a19 	add.w	sl, r4, #25
 8003382:	68e3      	ldr	r3, [r4, #12]
 8003384:	6832      	ldr	r2, [r6, #0]
 8003386:	1a9b      	subs	r3, r3, r2
 8003388:	42ab      	cmp	r3, r5
 800338a:	dc26      	bgt.n	80033da <_printf_common+0x96>
 800338c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003390:	6822      	ldr	r2, [r4, #0]
 8003392:	3b00      	subs	r3, #0
 8003394:	bf18      	it	ne
 8003396:	2301      	movne	r3, #1
 8003398:	0692      	lsls	r2, r2, #26
 800339a:	d42b      	bmi.n	80033f4 <_printf_common+0xb0>
 800339c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80033a0:	4641      	mov	r1, r8
 80033a2:	4638      	mov	r0, r7
 80033a4:	47c8      	blx	r9
 80033a6:	3001      	adds	r0, #1
 80033a8:	d01e      	beq.n	80033e8 <_printf_common+0xa4>
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	6922      	ldr	r2, [r4, #16]
 80033ae:	f003 0306 	and.w	r3, r3, #6
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	bf02      	ittt	eq
 80033b6:	68e5      	ldreq	r5, [r4, #12]
 80033b8:	6833      	ldreq	r3, [r6, #0]
 80033ba:	1aed      	subeq	r5, r5, r3
 80033bc:	68a3      	ldr	r3, [r4, #8]
 80033be:	bf0c      	ite	eq
 80033c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033c4:	2500      	movne	r5, #0
 80033c6:	4293      	cmp	r3, r2
 80033c8:	bfc4      	itt	gt
 80033ca:	1a9b      	subgt	r3, r3, r2
 80033cc:	18ed      	addgt	r5, r5, r3
 80033ce:	2600      	movs	r6, #0
 80033d0:	341a      	adds	r4, #26
 80033d2:	42b5      	cmp	r5, r6
 80033d4:	d11a      	bne.n	800340c <_printf_common+0xc8>
 80033d6:	2000      	movs	r0, #0
 80033d8:	e008      	b.n	80033ec <_printf_common+0xa8>
 80033da:	2301      	movs	r3, #1
 80033dc:	4652      	mov	r2, sl
 80033de:	4641      	mov	r1, r8
 80033e0:	4638      	mov	r0, r7
 80033e2:	47c8      	blx	r9
 80033e4:	3001      	adds	r0, #1
 80033e6:	d103      	bne.n	80033f0 <_printf_common+0xac>
 80033e8:	f04f 30ff 	mov.w	r0, #4294967295
 80033ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033f0:	3501      	adds	r5, #1
 80033f2:	e7c6      	b.n	8003382 <_printf_common+0x3e>
 80033f4:	18e1      	adds	r1, r4, r3
 80033f6:	1c5a      	adds	r2, r3, #1
 80033f8:	2030      	movs	r0, #48	@ 0x30
 80033fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80033fe:	4422      	add	r2, r4
 8003400:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003404:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003408:	3302      	adds	r3, #2
 800340a:	e7c7      	b.n	800339c <_printf_common+0x58>
 800340c:	2301      	movs	r3, #1
 800340e:	4622      	mov	r2, r4
 8003410:	4641      	mov	r1, r8
 8003412:	4638      	mov	r0, r7
 8003414:	47c8      	blx	r9
 8003416:	3001      	adds	r0, #1
 8003418:	d0e6      	beq.n	80033e8 <_printf_common+0xa4>
 800341a:	3601      	adds	r6, #1
 800341c:	e7d9      	b.n	80033d2 <_printf_common+0x8e>
	...

08003420 <_printf_i>:
 8003420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003424:	7e0f      	ldrb	r7, [r1, #24]
 8003426:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003428:	2f78      	cmp	r7, #120	@ 0x78
 800342a:	4691      	mov	r9, r2
 800342c:	4680      	mov	r8, r0
 800342e:	460c      	mov	r4, r1
 8003430:	469a      	mov	sl, r3
 8003432:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003436:	d807      	bhi.n	8003448 <_printf_i+0x28>
 8003438:	2f62      	cmp	r7, #98	@ 0x62
 800343a:	d80a      	bhi.n	8003452 <_printf_i+0x32>
 800343c:	2f00      	cmp	r7, #0
 800343e:	f000 80d2 	beq.w	80035e6 <_printf_i+0x1c6>
 8003442:	2f58      	cmp	r7, #88	@ 0x58
 8003444:	f000 80b9 	beq.w	80035ba <_printf_i+0x19a>
 8003448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800344c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003450:	e03a      	b.n	80034c8 <_printf_i+0xa8>
 8003452:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003456:	2b15      	cmp	r3, #21
 8003458:	d8f6      	bhi.n	8003448 <_printf_i+0x28>
 800345a:	a101      	add	r1, pc, #4	@ (adr r1, 8003460 <_printf_i+0x40>)
 800345c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003460:	080034b9 	.word	0x080034b9
 8003464:	080034cd 	.word	0x080034cd
 8003468:	08003449 	.word	0x08003449
 800346c:	08003449 	.word	0x08003449
 8003470:	08003449 	.word	0x08003449
 8003474:	08003449 	.word	0x08003449
 8003478:	080034cd 	.word	0x080034cd
 800347c:	08003449 	.word	0x08003449
 8003480:	08003449 	.word	0x08003449
 8003484:	08003449 	.word	0x08003449
 8003488:	08003449 	.word	0x08003449
 800348c:	080035cd 	.word	0x080035cd
 8003490:	080034f7 	.word	0x080034f7
 8003494:	08003587 	.word	0x08003587
 8003498:	08003449 	.word	0x08003449
 800349c:	08003449 	.word	0x08003449
 80034a0:	080035ef 	.word	0x080035ef
 80034a4:	08003449 	.word	0x08003449
 80034a8:	080034f7 	.word	0x080034f7
 80034ac:	08003449 	.word	0x08003449
 80034b0:	08003449 	.word	0x08003449
 80034b4:	0800358f 	.word	0x0800358f
 80034b8:	6833      	ldr	r3, [r6, #0]
 80034ba:	1d1a      	adds	r2, r3, #4
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6032      	str	r2, [r6, #0]
 80034c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80034c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80034c8:	2301      	movs	r3, #1
 80034ca:	e09d      	b.n	8003608 <_printf_i+0x1e8>
 80034cc:	6833      	ldr	r3, [r6, #0]
 80034ce:	6820      	ldr	r0, [r4, #0]
 80034d0:	1d19      	adds	r1, r3, #4
 80034d2:	6031      	str	r1, [r6, #0]
 80034d4:	0606      	lsls	r6, r0, #24
 80034d6:	d501      	bpl.n	80034dc <_printf_i+0xbc>
 80034d8:	681d      	ldr	r5, [r3, #0]
 80034da:	e003      	b.n	80034e4 <_printf_i+0xc4>
 80034dc:	0645      	lsls	r5, r0, #25
 80034de:	d5fb      	bpl.n	80034d8 <_printf_i+0xb8>
 80034e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80034e4:	2d00      	cmp	r5, #0
 80034e6:	da03      	bge.n	80034f0 <_printf_i+0xd0>
 80034e8:	232d      	movs	r3, #45	@ 0x2d
 80034ea:	426d      	negs	r5, r5
 80034ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034f0:	4859      	ldr	r0, [pc, #356]	@ (8003658 <_printf_i+0x238>)
 80034f2:	230a      	movs	r3, #10
 80034f4:	e011      	b.n	800351a <_printf_i+0xfa>
 80034f6:	6821      	ldr	r1, [r4, #0]
 80034f8:	6833      	ldr	r3, [r6, #0]
 80034fa:	0608      	lsls	r0, r1, #24
 80034fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003500:	d402      	bmi.n	8003508 <_printf_i+0xe8>
 8003502:	0649      	lsls	r1, r1, #25
 8003504:	bf48      	it	mi
 8003506:	b2ad      	uxthmi	r5, r5
 8003508:	2f6f      	cmp	r7, #111	@ 0x6f
 800350a:	4853      	ldr	r0, [pc, #332]	@ (8003658 <_printf_i+0x238>)
 800350c:	6033      	str	r3, [r6, #0]
 800350e:	bf14      	ite	ne
 8003510:	230a      	movne	r3, #10
 8003512:	2308      	moveq	r3, #8
 8003514:	2100      	movs	r1, #0
 8003516:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800351a:	6866      	ldr	r6, [r4, #4]
 800351c:	60a6      	str	r6, [r4, #8]
 800351e:	2e00      	cmp	r6, #0
 8003520:	bfa2      	ittt	ge
 8003522:	6821      	ldrge	r1, [r4, #0]
 8003524:	f021 0104 	bicge.w	r1, r1, #4
 8003528:	6021      	strge	r1, [r4, #0]
 800352a:	b90d      	cbnz	r5, 8003530 <_printf_i+0x110>
 800352c:	2e00      	cmp	r6, #0
 800352e:	d04b      	beq.n	80035c8 <_printf_i+0x1a8>
 8003530:	4616      	mov	r6, r2
 8003532:	fbb5 f1f3 	udiv	r1, r5, r3
 8003536:	fb03 5711 	mls	r7, r3, r1, r5
 800353a:	5dc7      	ldrb	r7, [r0, r7]
 800353c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003540:	462f      	mov	r7, r5
 8003542:	42bb      	cmp	r3, r7
 8003544:	460d      	mov	r5, r1
 8003546:	d9f4      	bls.n	8003532 <_printf_i+0x112>
 8003548:	2b08      	cmp	r3, #8
 800354a:	d10b      	bne.n	8003564 <_printf_i+0x144>
 800354c:	6823      	ldr	r3, [r4, #0]
 800354e:	07df      	lsls	r7, r3, #31
 8003550:	d508      	bpl.n	8003564 <_printf_i+0x144>
 8003552:	6923      	ldr	r3, [r4, #16]
 8003554:	6861      	ldr	r1, [r4, #4]
 8003556:	4299      	cmp	r1, r3
 8003558:	bfde      	ittt	le
 800355a:	2330      	movle	r3, #48	@ 0x30
 800355c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003560:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003564:	1b92      	subs	r2, r2, r6
 8003566:	6122      	str	r2, [r4, #16]
 8003568:	f8cd a000 	str.w	sl, [sp]
 800356c:	464b      	mov	r3, r9
 800356e:	aa03      	add	r2, sp, #12
 8003570:	4621      	mov	r1, r4
 8003572:	4640      	mov	r0, r8
 8003574:	f7ff fee6 	bl	8003344 <_printf_common>
 8003578:	3001      	adds	r0, #1
 800357a:	d14a      	bne.n	8003612 <_printf_i+0x1f2>
 800357c:	f04f 30ff 	mov.w	r0, #4294967295
 8003580:	b004      	add	sp, #16
 8003582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003586:	6823      	ldr	r3, [r4, #0]
 8003588:	f043 0320 	orr.w	r3, r3, #32
 800358c:	6023      	str	r3, [r4, #0]
 800358e:	4833      	ldr	r0, [pc, #204]	@ (800365c <_printf_i+0x23c>)
 8003590:	2778      	movs	r7, #120	@ 0x78
 8003592:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003596:	6823      	ldr	r3, [r4, #0]
 8003598:	6831      	ldr	r1, [r6, #0]
 800359a:	061f      	lsls	r7, r3, #24
 800359c:	f851 5b04 	ldr.w	r5, [r1], #4
 80035a0:	d402      	bmi.n	80035a8 <_printf_i+0x188>
 80035a2:	065f      	lsls	r7, r3, #25
 80035a4:	bf48      	it	mi
 80035a6:	b2ad      	uxthmi	r5, r5
 80035a8:	6031      	str	r1, [r6, #0]
 80035aa:	07d9      	lsls	r1, r3, #31
 80035ac:	bf44      	itt	mi
 80035ae:	f043 0320 	orrmi.w	r3, r3, #32
 80035b2:	6023      	strmi	r3, [r4, #0]
 80035b4:	b11d      	cbz	r5, 80035be <_printf_i+0x19e>
 80035b6:	2310      	movs	r3, #16
 80035b8:	e7ac      	b.n	8003514 <_printf_i+0xf4>
 80035ba:	4827      	ldr	r0, [pc, #156]	@ (8003658 <_printf_i+0x238>)
 80035bc:	e7e9      	b.n	8003592 <_printf_i+0x172>
 80035be:	6823      	ldr	r3, [r4, #0]
 80035c0:	f023 0320 	bic.w	r3, r3, #32
 80035c4:	6023      	str	r3, [r4, #0]
 80035c6:	e7f6      	b.n	80035b6 <_printf_i+0x196>
 80035c8:	4616      	mov	r6, r2
 80035ca:	e7bd      	b.n	8003548 <_printf_i+0x128>
 80035cc:	6833      	ldr	r3, [r6, #0]
 80035ce:	6825      	ldr	r5, [r4, #0]
 80035d0:	6961      	ldr	r1, [r4, #20]
 80035d2:	1d18      	adds	r0, r3, #4
 80035d4:	6030      	str	r0, [r6, #0]
 80035d6:	062e      	lsls	r6, r5, #24
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	d501      	bpl.n	80035e0 <_printf_i+0x1c0>
 80035dc:	6019      	str	r1, [r3, #0]
 80035de:	e002      	b.n	80035e6 <_printf_i+0x1c6>
 80035e0:	0668      	lsls	r0, r5, #25
 80035e2:	d5fb      	bpl.n	80035dc <_printf_i+0x1bc>
 80035e4:	8019      	strh	r1, [r3, #0]
 80035e6:	2300      	movs	r3, #0
 80035e8:	6123      	str	r3, [r4, #16]
 80035ea:	4616      	mov	r6, r2
 80035ec:	e7bc      	b.n	8003568 <_printf_i+0x148>
 80035ee:	6833      	ldr	r3, [r6, #0]
 80035f0:	1d1a      	adds	r2, r3, #4
 80035f2:	6032      	str	r2, [r6, #0]
 80035f4:	681e      	ldr	r6, [r3, #0]
 80035f6:	6862      	ldr	r2, [r4, #4]
 80035f8:	2100      	movs	r1, #0
 80035fa:	4630      	mov	r0, r6
 80035fc:	f7fc fe00 	bl	8000200 <memchr>
 8003600:	b108      	cbz	r0, 8003606 <_printf_i+0x1e6>
 8003602:	1b80      	subs	r0, r0, r6
 8003604:	6060      	str	r0, [r4, #4]
 8003606:	6863      	ldr	r3, [r4, #4]
 8003608:	6123      	str	r3, [r4, #16]
 800360a:	2300      	movs	r3, #0
 800360c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003610:	e7aa      	b.n	8003568 <_printf_i+0x148>
 8003612:	6923      	ldr	r3, [r4, #16]
 8003614:	4632      	mov	r2, r6
 8003616:	4649      	mov	r1, r9
 8003618:	4640      	mov	r0, r8
 800361a:	47d0      	blx	sl
 800361c:	3001      	adds	r0, #1
 800361e:	d0ad      	beq.n	800357c <_printf_i+0x15c>
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	079b      	lsls	r3, r3, #30
 8003624:	d413      	bmi.n	800364e <_printf_i+0x22e>
 8003626:	68e0      	ldr	r0, [r4, #12]
 8003628:	9b03      	ldr	r3, [sp, #12]
 800362a:	4298      	cmp	r0, r3
 800362c:	bfb8      	it	lt
 800362e:	4618      	movlt	r0, r3
 8003630:	e7a6      	b.n	8003580 <_printf_i+0x160>
 8003632:	2301      	movs	r3, #1
 8003634:	4632      	mov	r2, r6
 8003636:	4649      	mov	r1, r9
 8003638:	4640      	mov	r0, r8
 800363a:	47d0      	blx	sl
 800363c:	3001      	adds	r0, #1
 800363e:	d09d      	beq.n	800357c <_printf_i+0x15c>
 8003640:	3501      	adds	r5, #1
 8003642:	68e3      	ldr	r3, [r4, #12]
 8003644:	9903      	ldr	r1, [sp, #12]
 8003646:	1a5b      	subs	r3, r3, r1
 8003648:	42ab      	cmp	r3, r5
 800364a:	dcf2      	bgt.n	8003632 <_printf_i+0x212>
 800364c:	e7eb      	b.n	8003626 <_printf_i+0x206>
 800364e:	2500      	movs	r5, #0
 8003650:	f104 0619 	add.w	r6, r4, #25
 8003654:	e7f5      	b.n	8003642 <_printf_i+0x222>
 8003656:	bf00      	nop
 8003658:	08003831 	.word	0x08003831
 800365c:	08003842 	.word	0x08003842

08003660 <memmove>:
 8003660:	4288      	cmp	r0, r1
 8003662:	b510      	push	{r4, lr}
 8003664:	eb01 0402 	add.w	r4, r1, r2
 8003668:	d902      	bls.n	8003670 <memmove+0x10>
 800366a:	4284      	cmp	r4, r0
 800366c:	4623      	mov	r3, r4
 800366e:	d807      	bhi.n	8003680 <memmove+0x20>
 8003670:	1e43      	subs	r3, r0, #1
 8003672:	42a1      	cmp	r1, r4
 8003674:	d008      	beq.n	8003688 <memmove+0x28>
 8003676:	f811 2b01 	ldrb.w	r2, [r1], #1
 800367a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800367e:	e7f8      	b.n	8003672 <memmove+0x12>
 8003680:	4402      	add	r2, r0
 8003682:	4601      	mov	r1, r0
 8003684:	428a      	cmp	r2, r1
 8003686:	d100      	bne.n	800368a <memmove+0x2a>
 8003688:	bd10      	pop	{r4, pc}
 800368a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800368e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003692:	e7f7      	b.n	8003684 <memmove+0x24>

08003694 <_sbrk_r>:
 8003694:	b538      	push	{r3, r4, r5, lr}
 8003696:	4d06      	ldr	r5, [pc, #24]	@ (80036b0 <_sbrk_r+0x1c>)
 8003698:	2300      	movs	r3, #0
 800369a:	4604      	mov	r4, r0
 800369c:	4608      	mov	r0, r1
 800369e:	602b      	str	r3, [r5, #0]
 80036a0:	f7fd ff94 	bl	80015cc <_sbrk>
 80036a4:	1c43      	adds	r3, r0, #1
 80036a6:	d102      	bne.n	80036ae <_sbrk_r+0x1a>
 80036a8:	682b      	ldr	r3, [r5, #0]
 80036aa:	b103      	cbz	r3, 80036ae <_sbrk_r+0x1a>
 80036ac:	6023      	str	r3, [r4, #0]
 80036ae:	bd38      	pop	{r3, r4, r5, pc}
 80036b0:	20000200 	.word	0x20000200

080036b4 <memcpy>:
 80036b4:	440a      	add	r2, r1
 80036b6:	4291      	cmp	r1, r2
 80036b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80036bc:	d100      	bne.n	80036c0 <memcpy+0xc>
 80036be:	4770      	bx	lr
 80036c0:	b510      	push	{r4, lr}
 80036c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036ca:	4291      	cmp	r1, r2
 80036cc:	d1f9      	bne.n	80036c2 <memcpy+0xe>
 80036ce:	bd10      	pop	{r4, pc}

080036d0 <_realloc_r>:
 80036d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036d4:	4680      	mov	r8, r0
 80036d6:	4615      	mov	r5, r2
 80036d8:	460c      	mov	r4, r1
 80036da:	b921      	cbnz	r1, 80036e6 <_realloc_r+0x16>
 80036dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036e0:	4611      	mov	r1, r2
 80036e2:	f7ff bc4b 	b.w	8002f7c <_malloc_r>
 80036e6:	b92a      	cbnz	r2, 80036f4 <_realloc_r+0x24>
 80036e8:	f7ff fbdc 	bl	8002ea4 <_free_r>
 80036ec:	2400      	movs	r4, #0
 80036ee:	4620      	mov	r0, r4
 80036f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036f4:	f000 f81a 	bl	800372c <_malloc_usable_size_r>
 80036f8:	4285      	cmp	r5, r0
 80036fa:	4606      	mov	r6, r0
 80036fc:	d802      	bhi.n	8003704 <_realloc_r+0x34>
 80036fe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003702:	d8f4      	bhi.n	80036ee <_realloc_r+0x1e>
 8003704:	4629      	mov	r1, r5
 8003706:	4640      	mov	r0, r8
 8003708:	f7ff fc38 	bl	8002f7c <_malloc_r>
 800370c:	4607      	mov	r7, r0
 800370e:	2800      	cmp	r0, #0
 8003710:	d0ec      	beq.n	80036ec <_realloc_r+0x1c>
 8003712:	42b5      	cmp	r5, r6
 8003714:	462a      	mov	r2, r5
 8003716:	4621      	mov	r1, r4
 8003718:	bf28      	it	cs
 800371a:	4632      	movcs	r2, r6
 800371c:	f7ff ffca 	bl	80036b4 <memcpy>
 8003720:	4621      	mov	r1, r4
 8003722:	4640      	mov	r0, r8
 8003724:	f7ff fbbe 	bl	8002ea4 <_free_r>
 8003728:	463c      	mov	r4, r7
 800372a:	e7e0      	b.n	80036ee <_realloc_r+0x1e>

0800372c <_malloc_usable_size_r>:
 800372c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003730:	1f18      	subs	r0, r3, #4
 8003732:	2b00      	cmp	r3, #0
 8003734:	bfbc      	itt	lt
 8003736:	580b      	ldrlt	r3, [r1, r0]
 8003738:	18c0      	addlt	r0, r0, r3
 800373a:	4770      	bx	lr

0800373c <_init>:
 800373c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800373e:	bf00      	nop
 8003740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003742:	bc08      	pop	{r3}
 8003744:	469e      	mov	lr, r3
 8003746:	4770      	bx	lr

08003748 <_fini>:
 8003748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800374a:	bf00      	nop
 800374c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800374e:	bc08      	pop	{r3}
 8003750:	469e      	mov	lr, r3
 8003752:	4770      	bx	lr
