// Seed: 2145985492
module module_0 #(
    parameter id_5 = 32'd25
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = -1 > 1;
  logic id_3;
  ;
  wire id_4, _id_5;
  logic [7:0] id_6;
  assign id_3 = (-1 || {id_6[id_5]{-1}});
endmodule
module module_1 #(
    parameter id_1  = 32'd69,
    parameter id_13 = 32'd96,
    parameter id_5  = 32'd15,
    parameter id_7  = 32'd84
) (
    output supply0 id_0,
    input wor _id_1,
    output tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    output supply1 _id_5,
    input tri1 id_6,
    output wire _id_7,
    input wor id_8,
    input tri1 id_9[-1 'b0 : id_13],
    input wand id_10[-1 : -1],
    input uwire id_11,
    input tri0 id_12[1 'b0 : id_1],
    input wor _id_13
);
  parameter id_15 = -1;
  logic id_16;
  ;
  logic [id_13 : 1] id_17;
  always $unsigned(94);
  ;
  module_0 modCall_1 (
      id_16,
      id_15
  );
  assign id_16 = "" + -1;
  logic id_18[id_5  +  id_7 : -1];
endmodule : SymbolIdentifier
