Mathematical foundation and algorithm for the implementation of a test pattern generator for digital processors are described.