<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>cc2538_sys_ctrl_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.svg"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcc2538__sys__ctrl__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cc2538_sys_ctrl_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>System Control component registers.  
 <a href="structcc2538__sys__ctrl__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2b835510e7a50907032bc92f8c0d75f5"><td class="memItemLeft" ><a class="anchor" id="a2b835510e7a50907032bc92f8c0d75f5"></a>
union {</td></tr>
<tr class="memitem:a9be515e969cf5d946f8b2f36a01db478"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#abbe3be72c97e4e6d82cdaf75f7b71392">CLOCK_CTRL</a></td></tr>
<tr class="memdesc:a9be515e969cf5d946f8b2f36a01db478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register. <br /></td></tr>
<tr class="separator:a9be515e969cf5d946f8b2f36a01db478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034b0be5858c862975c6c35bcf7d2546"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa79ceb32718dd63dc13f9eca3b2f34f1"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#add579c744a0527b34d97172405dc535e">SYS_DIV</a>: 3</td></tr>
<tr class="memdesc:aa79ceb32718dd63dc13f9eca3b2f34f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock rate setting. <br /></td></tr>
<tr class="separator:aa79ceb32718dd63dc13f9eca3b2f34f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371117398216ba672ab6b3e8c97afe08"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ab3d3d9cce3bc9681127cf1baa579e72d">RESERVED1</a>: 5</td></tr>
<tr class="memdesc:a371117398216ba672ab6b3e8c97afe08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a371117398216ba672ab6b3e8c97afe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bcba4b84ce8983156b952f547d6ee0"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a08d02d0bae77de3c2aad9fee0dfe7416">IO_DIV</a>: 3</td></tr>
<tr class="memdesc:a00bcba4b84ce8983156b952f547d6ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O clock rate setting. <br /></td></tr>
<tr class="separator:a00bcba4b84ce8983156b952f547d6ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922c0c9a92230686dbbfa9fae8d2272b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ab5473cbe95fb8bd45d0570ee2cf9c594">RESERVED2</a>: 5</td></tr>
<tr class="memdesc:a922c0c9a92230686dbbfa9fae8d2272b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a922c0c9a92230686dbbfa9fae8d2272b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78247a7c0decf5d7e71b6497c82fdad"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ae465eecb69463569a6f2809d361d0335">OSC</a>: 1</td></tr>
<tr class="memdesc:ab78247a7c0decf5d7e71b6497c82fdad"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock oscillator selection. <br /></td></tr>
<tr class="separator:ab78247a7c0decf5d7e71b6497c82fdad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ea70b21e20116e1f1de0d037de31ab"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ada018db8a904bd7fdcc47bdf78dfa253">OSC_PD</a>: 1</td></tr>
<tr class="memdesc:ae7ea70b21e20116e1f1de0d037de31ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oscillator power-down. <br /></td></tr>
<tr class="separator:ae7ea70b21e20116e1f1de0d037de31ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29888c524e9ebf687f2b111cb0dd46e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adb13978b7c63a58356441bca2c743195">RESERVED3</a>: 3</td></tr>
<tr class="memdesc:aa29888c524e9ebf687f2b111cb0dd46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:aa29888c524e9ebf687f2b111cb0dd46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfdfb7d5aeede3c8c300c9b3bc7ced3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a722fcdc4a67e27747a26af7caab003c4">AMP_DET</a>: 1</td></tr>
<tr class="memdesc:a4dfdfb7d5aeede3c8c300c9b3bc7ced3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Amplitude detector of XOSC during power up. <br /></td></tr>
<tr class="separator:a4dfdfb7d5aeede3c8c300c9b3bc7ced3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d57b39b7998c9ff04280f0864db1b8"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a2ae082e11555fe10bf400af0dfc4ff23">RESERVED4</a>: 2</td></tr>
<tr class="memdesc:ac6d57b39b7998c9ff04280f0864db1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ac6d57b39b7998c9ff04280f0864db1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6507fe1456969fa08246d5956cf657e4"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a346f85c72c48d059f8fee251781c3f1b">OSC32K</a>: 1</td></tr>
<tr class="memdesc:a6507fe1456969fa08246d5956cf657e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-kHz clock oscillator selection <br /></td></tr>
<tr class="separator:a6507fe1456969fa08246d5956cf657e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb87339f00cb95919b24f97d3440a63"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a612adf8ccba78b8ea9d97fa9acf9199f">OSC32K_CADIS</a>: 1</td></tr>
<tr class="memdesc:a8bb87339f00cb95919b24f97d3440a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable calibration 32-kHz RC oscillator. <br /></td></tr>
<tr class="separator:a8bb87339f00cb95919b24f97d3440a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27bebb67e3627b49b8a62904add65450"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a5952c8b36d4f193a4149435791504cc9">RESERVED5</a>: 6</td></tr>
<tr class="memdesc:a27bebb67e3627b49b8a62904add65450"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a27bebb67e3627b49b8a62904add65450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034b0be5858c862975c6c35bcf7d2546"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CLOCK_CTRLbits</b></td></tr>
<tr class="separator:a034b0be5858c862975c6c35bcf7d2546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b835510e7a50907032bc92f8c0d75f5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2b835510e7a50907032bc92f8c0d75f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8bfa9e5cd613c8a9addbabcb9f954b"><td class="memItemLeft" ><a class="anchor" id="a0e8bfa9e5cd613c8a9addbabcb9f954b"></a>
union {</td></tr>
<tr class="memitem:a4af43b1f2f93b5afced0c9f489728131"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a52cda35b92302beca03c55f38e3c0ab2">CLOCK_STA</a></td></tr>
<tr class="memdesc:a4af43b1f2f93b5afced0c9f489728131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock status register. <br /></td></tr>
<tr class="separator:a4af43b1f2f93b5afced0c9f489728131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b9230fb3439263f99971ef1dce987e"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad36b18686f961ec942fe4399697d9afc"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#add579c744a0527b34d97172405dc535e">SYS_DIV</a>: 3</td></tr>
<tr class="memdesc:ad36b18686f961ec942fe4399697d9afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current functional frequency for system clock. <br /></td></tr>
<tr class="separator:ad36b18686f961ec942fe4399697d9afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3e6eb2999896170aab2ce2812b34c6"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a8b33338e7a791d8b4d771e55c8d8674c">RESERVED6</a>: 5</td></tr>
<tr class="memdesc:a9c3e6eb2999896170aab2ce2812b34c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a9c3e6eb2999896170aab2ce2812b34c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181f21876b629603bd3845023e28427f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a08d02d0bae77de3c2aad9fee0dfe7416">IO_DIV</a>: 3</td></tr>
<tr class="memdesc:a181f21876b629603bd3845023e28427f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current functional frequency for IO_CLK. <br /></td></tr>
<tr class="separator:a181f21876b629603bd3845023e28427f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c412e3a0a710d2870feffac884f06e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a626e0fecfd3acf7770c308469c6e9303">RESERVED7</a>: 5</td></tr>
<tr class="memdesc:a19c412e3a0a710d2870feffac884f06e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a19c412e3a0a710d2870feffac884f06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff0b51e319ff88f0d579be9a0755e7f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ae465eecb69463569a6f2809d361d0335">OSC</a>: 1</td></tr>
<tr class="memdesc:a7ff0b51e319ff88f0d579be9a0755e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current clock source selected. <br /></td></tr>
<tr class="separator:a7ff0b51e319ff88f0d579be9a0755e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17be863f69c506e192405f1a73795913"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ada018db8a904bd7fdcc47bdf78dfa253">OSC_PD</a>: 1</td></tr>
<tr class="memdesc:a17be863f69c506e192405f1a73795913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oscillator power-down. <br /></td></tr>
<tr class="separator:a17be863f69c506e192405f1a73795913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b5de3cc55ca0b555c94da7f00d23e5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a76a4f4eb2b2d80b2a973dedb1df8f994">HSOSC_STB</a>: 1</td></tr>
<tr class="memdesc:a54b5de3cc55ca0b555c94da7f00d23e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSOSC stable status. <br /></td></tr>
<tr class="separator:a54b5de3cc55ca0b555c94da7f00d23e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b03e3884fca760ea9307179d192dd3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ad24c75dbaf6ef5aa5b4d01e17ce5f81f">XOSC_STB</a>: 1</td></tr>
<tr class="memdesc:ae5b03e3884fca760ea9307179d192dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC stable status. <br /></td></tr>
<tr class="separator:ae5b03e3884fca760ea9307179d192dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1785038f8e8cdf9caf1f1dc1eff1c2cc"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ab3fca1b459c5094c2bea516982a542e1">SOURCE_CHANGE</a>: 1</td></tr>
<tr class="memdesc:a1785038f8e8cdf9caf1f1dc1eff1c2cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source change. <br /></td></tr>
<tr class="separator:a1785038f8e8cdf9caf1f1dc1eff1c2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179e70b40c696ffdd4b2b514f7c52d36"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a98f82e6ca27df4f5d0cf2a172422122a">RESERVED8</a>: 1</td></tr>
<tr class="memdesc:a179e70b40c696ffdd4b2b514f7c52d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a179e70b40c696ffdd4b2b514f7c52d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129485b6925ab7301e1b0b9480b2234b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a30c2a0027106f561da1dae412ef9f7c5">RST</a>: 2</td></tr>
<tr class="memdesc:a129485b6925ab7301e1b0b9480b2234b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last source of reset. <br /></td></tr>
<tr class="separator:a129485b6925ab7301e1b0b9480b2234b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade56a87b55db04d8d6f6bcbfda5acb58"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a346f85c72c48d059f8fee251781c3f1b">OSC32K</a>: 1</td></tr>
<tr class="memdesc:ade56a87b55db04d8d6f6bcbfda5acb58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current 32-kHz clock oscillator selected. <br /></td></tr>
<tr class="separator:ade56a87b55db04d8d6f6bcbfda5acb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689d7b71f2849ab557a781b365983860"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#ac024ef8c5333a8f6cfa70146445c70ad">OSC32K_CALDIS</a>: 1</td></tr>
<tr class="memdesc:a689d7b71f2849ab557a781b365983860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable calibration 32-kHz RC oscillator. <br /></td></tr>
<tr class="separator:a689d7b71f2849ab557a781b365983860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b88f6733a670a7d7c0f794e61bc81f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#aa31ffab3ebc75534d63cb9043f60eeff">SYNC_32K</a>: 1</td></tr>
<tr class="memdesc:a43b88f6733a670a7d7c0f794e61bc81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-kHz clock source synced to undivided system clock (16 or 32 MHz) <br /></td></tr>
<tr class="separator:a43b88f6733a670a7d7c0f794e61bc81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab23e09da0ecd9c1cff03a98e535401"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#abe2918398cf8bdeb4fa20c006c3393ef">RESERVED9</a>: 5</td></tr>
<tr class="memdesc:aeab23e09da0ecd9c1cff03a98e535401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:aeab23e09da0ecd9c1cff03a98e535401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b9230fb3439263f99971ef1dce987e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CLOCK_STAbits</b></td></tr>
<tr class="separator:a04b9230fb3439263f99971ef1dce987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8bfa9e5cd613c8a9addbabcb9f954b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0e8bfa9e5cd613c8a9addbabcb9f954b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf678c50b3d11f182923b73031f23de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaaf678c50b3d11f182923b73031f23de"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aaaf678c50b3d11f182923b73031f23de">RCGCGPT</a></td></tr>
<tr class="memdesc:aaaf678c50b3d11f182923b73031f23de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:aaaf678c50b3d11f182923b73031f23de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a28f9603c0366fc513ed72bd70418ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a28f9603c0366fc513ed72bd70418ac"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a6a28f9603c0366fc513ed72bd70418ac">SCGCGPT</a></td></tr>
<tr class="memdesc:a6a28f9603c0366fc513ed72bd70418ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a6a28f9603c0366fc513ed72bd70418ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57705c6e176328c94f0a078ef96bda6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab57705c6e176328c94f0a078ef96bda6"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ab57705c6e176328c94f0a078ef96bda6">DCGCGPT</a></td></tr>
<tr class="memdesc:ab57705c6e176328c94f0a078ef96bda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:ab57705c6e176328c94f0a078ef96bda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb42b681920e68d901c984f7e46e399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a3bb42b681920e68d901c984f7e46e399">SRGPT</a></td></tr>
<tr class="memdesc:a3bb42b681920e68d901c984f7e46e399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for GPT[3:0].  <a href="#a3bb42b681920e68d901c984f7e46e399">More...</a><br /></td></tr>
<tr class="separator:a3bb42b681920e68d901c984f7e46e399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996c09e47437761121efea59a672bc0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a996c09e47437761121efea59a672bc0d"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a996c09e47437761121efea59a672bc0d">RCGCSSI</a></td></tr>
<tr class="memdesc:a996c09e47437761121efea59a672bc0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a996c09e47437761121efea59a672bc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25b03f6e3e13953ccbbb0852ef95b5ae"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a25b03f6e3e13953ccbbb0852ef95b5ae">SCGCSSI</a></td></tr>
<tr class="memdesc:a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is insSleep mode. <br /></td></tr>
<tr class="separator:a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fade6b6eafb464fa9c238ebd8d7b3aa"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a4fade6b6eafb464fa9c238ebd8d7b3aa">DCGCSSI</a></td></tr>
<tr class="memdesc:a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a7b81c12e23ca7bed13af6ee3df12dfb5">SRSSI</a></td></tr>
<tr class="memdesc:a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for SSI[1:0].  <a href="#a7b81c12e23ca7bed13af6ee3df12dfb5">More...</a><br /></td></tr>
<tr class="separator:a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b3df7f5e4b1faed5b4136fad1f6563"><td class="memItemLeft" ><a class="anchor" id="a04b3df7f5e4b1faed5b4136fad1f6563"></a>
union {</td></tr>
<tr class="memitem:aba73d908d6e749501b76c1368e5bc8f1"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#af1cc69504d8178cb0e9e3a893d3f7834">RCGCUART</a></td></tr>
<tr class="memdesc:aba73d908d6e749501b76c1368e5bc8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:aba73d908d6e749501b76c1368e5bc8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41731c1b25b4354d95627b04a73e5d2f"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afbeebb243c6df6eb5b3cb2beedbd1ddb"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a6652897d4e8b5b734bc83079a00b083e">UART0</a>: 1</td></tr>
<tr class="memdesc:afbeebb243c6df6eb5b3cb2beedbd1ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in active (run) mode. <br /></td></tr>
<tr class="separator:afbeebb243c6df6eb5b3cb2beedbd1ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ca87dcfceec4df21401fa60b7e5653"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adbef21a60d642ca3d5b652b13791aa14">UART1</a>: 1</td></tr>
<tr class="memdesc:a66ca87dcfceec4df21401fa60b7e5653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in active (run) mode. <br /></td></tr>
<tr class="separator:a66ca87dcfceec4df21401fa60b7e5653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92f8d0e9aeb5183373268958c2f7116"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a48afdd678104ceaa0760a073d31abf70">RESERVED</a>: 30</td></tr>
<tr class="memdesc:ab92f8d0e9aeb5183373268958c2f7116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ab92f8d0e9aeb5183373268958c2f7116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41731c1b25b4354d95627b04a73e5d2f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>RCGCUARTbits</b></td></tr>
<tr class="separator:a41731c1b25b4354d95627b04a73e5d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b3df7f5e4b1faed5b4136fad1f6563"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a04b3df7f5e4b1faed5b4136fad1f6563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d4bf1b2a141b386c461044daa8371f"><td class="memItemLeft" ><a class="anchor" id="ae6d4bf1b2a141b386c461044daa8371f"></a>
union {</td></tr>
<tr class="memitem:a94e5c26979d5d2fda31c918dfb8b4456"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a33cb20b6c530e442b03583578d023c87">SCGCUART</a></td></tr>
<tr class="memdesc:a94e5c26979d5d2fda31c918dfb8b4456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a94e5c26979d5d2fda31c918dfb8b4456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad145247a2613deb2ff60ae6407ae6006"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af1f0a2a59bcdc887423f54e79599a244"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a6652897d4e8b5b734bc83079a00b083e">UART0</a>: 1</td></tr>
<tr class="memdesc:af1f0a2a59bcdc887423f54e79599a244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in sleep mode. <br /></td></tr>
<tr class="separator:af1f0a2a59bcdc887423f54e79599a244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663a47f378eed561a3905dd70a68a32a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adbef21a60d642ca3d5b652b13791aa14">UART1</a>: 1</td></tr>
<tr class="memdesc:a663a47f378eed561a3905dd70a68a32a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in sleep mode. <br /></td></tr>
<tr class="separator:a663a47f378eed561a3905dd70a68a32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f1d21c12404df49aa3c1d04b48bd7e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a48afdd678104ceaa0760a073d31abf70">RESERVED</a>: 30</td></tr>
<tr class="memdesc:a94f1d21c12404df49aa3c1d04b48bd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a94f1d21c12404df49aa3c1d04b48bd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad145247a2613deb2ff60ae6407ae6006"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>SCGCUARTbits</b></td></tr>
<tr class="separator:ad145247a2613deb2ff60ae6407ae6006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d4bf1b2a141b386c461044daa8371f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae6d4bf1b2a141b386c461044daa8371f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba216bba0ebb29e97041cdc3ae9af917"><td class="memItemLeft" ><a class="anchor" id="aba216bba0ebb29e97041cdc3ae9af917"></a>
union {</td></tr>
<tr class="memitem:a524f72830cd8b952712761f953d4312f"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#aa1e2e499ed52a39324a7229b85674805">DCGCUART</a></td></tr>
<tr class="memdesc:a524f72830cd8b952712761f953d4312f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a524f72830cd8b952712761f953d4312f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba2136500c5cd07375e1a95ef8234a8"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab56e673b2216ec4c31a724de5a4ffc4a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a6652897d4e8b5b734bc83079a00b083e">UART0</a>: 1</td></tr>
<tr class="memdesc:ab56e673b2216ec4c31a724de5a4ffc4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in PM0. <br /></td></tr>
<tr class="separator:ab56e673b2216ec4c31a724de5a4ffc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4403570ba351f23db7618827a068fc3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#adbef21a60d642ca3d5b652b13791aa14">UART1</a>: 1</td></tr>
<tr class="memdesc:ab4403570ba351f23db7618827a068fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in PM0. <br /></td></tr>
<tr class="separator:ab4403570ba351f23db7618827a068fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b43be61e6101af70ef2579da38cfd43"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__sys__ctrl__t.html#a48afdd678104ceaa0760a073d31abf70">RESERVED</a>: 30</td></tr>
<tr class="memdesc:a3b43be61e6101af70ef2579da38cfd43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a3b43be61e6101af70ef2579da38cfd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba2136500c5cd07375e1a95ef8234a8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>DCGCUARTbits</b></td></tr>
<tr class="separator:a4ba2136500c5cd07375e1a95ef8234a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba216bba0ebb29e97041cdc3ae9af917"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aba216bba0ebb29e97041cdc3ae9af917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa363637c43ed1e2be981442399f4182f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa363637c43ed1e2be981442399f4182f">SRUART</a></td></tr>
<tr class="memdesc:aa363637c43ed1e2be981442399f4182f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for UART[1:0].  <a href="#aa363637c43ed1e2be981442399f4182f">More...</a><br /></td></tr>
<tr class="separator:aa363637c43ed1e2be981442399f4182f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9836a6b35b74a5e91ecc380f39ab1c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9836a6b35b74a5e91ecc380f39ab1c9"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#af9836a6b35b74a5e91ecc380f39ab1c9">RCGCI2C</a></td></tr>
<tr class="memdesc:af9836a6b35b74a5e91ecc380f39ab1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:af9836a6b35b74a5e91ecc380f39ab1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba159b627685d6bda5e7e283f92212b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba159b627685d6bda5e7e283f92212b5"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aba159b627685d6bda5e7e283f92212b5">SCGCI2C</a></td></tr>
<tr class="memdesc:aba159b627685d6bda5e7e283f92212b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:aba159b627685d6bda5e7e283f92212b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61142460cd57806f03ea43d5538e647"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa61142460cd57806f03ea43d5538e647"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa61142460cd57806f03ea43d5538e647">DCGCI2C</a></td></tr>
<tr class="memdesc:aa61142460cd57806f03ea43d5538e647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in PM0. <br /></td></tr>
<tr class="separator:aa61142460cd57806f03ea43d5538e647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d17f06b5a641838adbe055f287fcbce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a7d17f06b5a641838adbe055f287fcbce">SRI2C</a></td></tr>
<tr class="memdesc:a7d17f06b5a641838adbe055f287fcbce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for I2C.  <a href="#a7d17f06b5a641838adbe055f287fcbce">More...</a><br /></td></tr>
<tr class="separator:a7d17f06b5a641838adbe055f287fcbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418d90e36fef93ea7d4aa2f339262f42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a418d90e36fef93ea7d4aa2f339262f42"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a418d90e36fef93ea7d4aa2f339262f42">RCGCSEC</a></td></tr>
<tr class="memdesc:a418d90e36fef93ea7d4aa2f339262f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a418d90e36fef93ea7d4aa2f339262f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc91aaf4715e33448ad496ae558affac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc91aaf4715e33448ad496ae558affac"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#abc91aaf4715e33448ad496ae558affac">SCGCSEC</a></td></tr>
<tr class="memdesc:abc91aaf4715e33448ad496ae558affac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:abc91aaf4715e33448ad496ae558affac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceead1b2a97433eb36f5502d7d290d23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aceead1b2a97433eb36f5502d7d290d23"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aceead1b2a97433eb36f5502d7d290d23">DCGCSEC</a></td></tr>
<tr class="memdesc:aceead1b2a97433eb36f5502d7d290d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in PM0. <br /></td></tr>
<tr class="separator:aceead1b2a97433eb36f5502d7d290d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebe2e7b0bf619259201e3a2df9ffb40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aeebe2e7b0bf619259201e3a2df9ffb40">SRSEC</a></td></tr>
<tr class="memdesc:aeebe2e7b0bf619259201e3a2df9ffb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for the security module.  <a href="#aeebe2e7b0bf619259201e3a2df9ffb40">More...</a><br /></td></tr>
<tr class="separator:aeebe2e7b0bf619259201e3a2df9ffb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa322e9642519991bde33657540431974"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa322e9642519991bde33657540431974">PMCTL</a></td></tr>
<tr class="memdesc:aa322e9642519991bde33657540431974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power mode.  <a href="#aa322e9642519991bde33657540431974">More...</a><br /></td></tr>
<tr class="separator:aa322e9642519991bde33657540431974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7622a57fad715f4e52b0e46265e3c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#afe7622a57fad715f4e52b0e46265e3c0">SRCRC</a></td></tr>
<tr class="memdesc:afe7622a57fad715f4e52b0e46265e3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC on state retention.  <a href="#afe7622a57fad715f4e52b0e46265e3c0">More...</a><br /></td></tr>
<tr class="separator:afe7622a57fad715f4e52b0e46265e3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bbaec028a5be9a72292552031640c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49bbaec028a5be9a72292552031640c4"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a49bbaec028a5be9a72292552031640c4">RESERVED10</a> [5]</td></tr>
<tr class="memdesc:a49bbaec028a5be9a72292552031640c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a49bbaec028a5be9a72292552031640c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a0e7a1390e4dd44bdb035fec88a186"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23a0e7a1390e4dd44bdb035fec88a186"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a23a0e7a1390e4dd44bdb035fec88a186">PWRDBG</a></td></tr>
<tr class="memdesc:a23a0e7a1390e4dd44bdb035fec88a186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power debug register. <br /></td></tr>
<tr class="separator:a23a0e7a1390e4dd44bdb035fec88a186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50cbaed4cad67fe80396e08133edd33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa50cbaed4cad67fe80396e08133edd33"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#aa50cbaed4cad67fe80396e08133edd33">RESERVED11</a> [2]</td></tr>
<tr class="memdesc:aa50cbaed4cad67fe80396e08133edd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:aa50cbaed4cad67fe80396e08133edd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99031c962cf34b445e395e9018e3a464"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a99031c962cf34b445e395e9018e3a464">CLD</a></td></tr>
<tr class="memdesc:a99031c962cf34b445e395e9018e3a464"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register controls the clock loss detection feature.  <a href="#a99031c962cf34b445e395e9018e3a464">More...</a><br /></td></tr>
<tr class="separator:a99031c962cf34b445e395e9018e3a464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d770dbd28d478bab322b33037ba091"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17d770dbd28d478bab322b33037ba091"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a17d770dbd28d478bab322b33037ba091">RESERVED12</a> [4]</td></tr>
<tr class="memdesc:a17d770dbd28d478bab322b33037ba091"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a17d770dbd28d478bab322b33037ba091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252eb3412b3a119ba26515b958a7f6a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a252eb3412b3a119ba26515b958a7f6a1">IWE</a></td></tr>
<tr class="memdesc:a252eb3412b3a119ba26515b958a7f6a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register controls interrupt wake-up.  <a href="#a252eb3412b3a119ba26515b958a7f6a1">More...</a><br /></td></tr>
<tr class="separator:a252eb3412b3a119ba26515b958a7f6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9541b99c9dd562e1ee5f0c391089793"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#ad9541b99c9dd562e1ee5f0c391089793">I_MAP</a></td></tr>
<tr class="memdesc:ad9541b99c9dd562e1ee5f0c391089793"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register selects which interrupt map to be used.  <a href="#ad9541b99c9dd562e1ee5f0c391089793">More...</a><br /></td></tr>
<tr class="separator:ad9541b99c9dd562e1ee5f0c391089793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f5481b15d0853b98cca6c4b057761f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34f5481b15d0853b98cca6c4b057761f"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a34f5481b15d0853b98cca6c4b057761f">RESERVED13</a> [3]</td></tr>
<tr class="memdesc:a34f5481b15d0853b98cca6c4b057761f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a34f5481b15d0853b98cca6c4b057761f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aac3a4e5a0b0c3099fba024ffd55820"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8aac3a4e5a0b0c3099fba024ffd55820"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a8aac3a4e5a0b0c3099fba024ffd55820">RCGCRFC</a></td></tr>
<tr class="memdesc:a8aac3a4e5a0b0c3099fba024ffd55820"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a8aac3a4e5a0b0c3099fba024ffd55820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c516e65125752c8b3282332a00eff8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43c516e65125752c8b3282332a00eff8"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a43c516e65125752c8b3282332a00eff8">SCGCRFC</a></td></tr>
<tr class="memdesc:a43c516e65125752c8b3282332a00eff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a43c516e65125752c8b3282332a00eff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678ed1195679cf7b7f0565e8eef3cfbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a678ed1195679cf7b7f0565e8eef3cfbb"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a678ed1195679cf7b7f0565e8eef3cfbb">DCGCRFC</a></td></tr>
<tr class="memdesc:a678ed1195679cf7b7f0565e8eef3cfbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a678ed1195679cf7b7f0565e8eef3cfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b0f8259bf343949c05aa61c41e901f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__sys__ctrl__t.html#a68b0f8259bf343949c05aa61c41e901f">EMUOVR</a></td></tr>
<tr class="memdesc:a68b0f8259bf343949c05aa61c41e901f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the emulator override controls for power mode and peripheral clock gate.  <a href="#a68b0f8259bf343949c05aa61c41e901f">More...</a><br /></td></tr>
<tr class="separator:a68b0f8259bf343949c05aa61c41e901f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System Control component registers. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00031">31</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a99031c962cf34b445e395e9018e3a464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::CLD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This register controls the clock loss detection feature. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00121">121</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68b0f8259bf343949c05aa61c41e901f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::EMUOVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This register defines the emulator override controls for power mode and peripheral clock gate. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00129">129</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9541b99c9dd562e1ee5f0c391089793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::I_MAP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This register selects which interrupt map to be used. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00124">124</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08d02d0bae77de3c2aad9fee0dfe7416"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::IO_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O clock rate setting. </p>
<p>Current functional frequency for IO_CLK. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00037">37</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="a252eb3412b3a119ba26515b958a7f6a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::IWE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This register controls interrupt wake-up. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00123">123</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae465eecb69463569a6f2809d361d0335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::OSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock oscillator selection. </p>
<p>Current clock source selected. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00039">39</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="a346f85c72c48d059f8fee251781c3f1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::OSC32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32-kHz clock oscillator selection </p>
<p>Current 32-kHz clock oscillator selected. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00044">44</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa322e9642519991bde33657540431974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::PMCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power mode. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00116">116</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe7622a57fad715f4e52b0e46265e3c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SRCRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC on state retention. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00117">117</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3bb42b681920e68d901c984f7e46e399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SRGPT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for GPT[3:0]. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00074">74</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d17f06b5a641838adbe055f287fcbce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SRI2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for I2C. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00111">111</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeebe2e7b0bf619259201e3a2df9ffb40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SRSEC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for the security module. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00115">115</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b81c12e23ca7bed13af6ee3df12dfb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SRSSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for SSI[1:0]. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00078">78</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa363637c43ed1e2be981442399f4182f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SRUART</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for UART[1:0]. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00107">107</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="add579c744a0527b34d97172405dc535e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SYS_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock rate setting. </p>
<p>Current functional frequency for system clock. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00035">35</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6652897d4e8b5b734bc83079a00b083e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::UART0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable UART0 clock in active (run) mode. </p>
<p>Enable UART0 clock in PM0.</p>
<p>Enable UART0 clock in sleep mode. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00083">83</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<a class="anchor" id="adbef21a60d642ca3d5b652b13791aa14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::UART1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable UART1 clock in active (run) mode. </p>
<p>Enable UART1 clock in PM0.</p>
<p>Enable UART1 clock in sleep mode. </p>

<p>Definition at line <a class="el" href="sys-ctrl_8h_source.html#l00084">84</a> of file <a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="sys-ctrl_8h_source.html">sys-ctrl.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structcc2538__sys__ctrl__t.html">cc2538_sys_ctrl_t</a></li>
    <li class="footer">Generated on Mon Jan 12 2015 15:45:19 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
