# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files

file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/RC_simple.cir ${CMAKE_CURRENT_BINARY_DIR}/RC_simple.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/RC_simple.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/RC_simple.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/RC_simple.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/diffpair_spiceMan.cir ${CMAKE_CURRENT_BINARY_DIR}/diffpair_spiceMan.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/diffpair_spiceMan.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/diffpair_spiceMan.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/diffpair_spiceMan.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/diffpair_spiceMan.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/diffpair_spiceMan.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/diffpair_spiceManLIN.cir ${CMAKE_CURRENT_BINARY_DIR}/diffpair_spiceManLIN.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/diffpair_spiceManLIN.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/diffpair_spiceManLIN.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/diffpair_spiceManLIN.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/diffpair_spiceManOld.cir ${CMAKE_CURRENT_BINARY_DIR}/diffpair_spiceManOld.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/exclude ${CMAKE_CURRENT_BINARY_DIR}/exclude ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/lowpass_old.cir ${CMAKE_CURRENT_BINARY_DIR}/lowpass_old.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/lowpass_old.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/lowpass_old.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lowpass_old.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/rca3040.cir ${CMAKE_CURRENT_BINARY_DIR}/rca3040.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/rca3040.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/rca3040.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/rca3040.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/rca3040.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/rca3040.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/reg0.cir ${CMAKE_CURRENT_BINARY_DIR}/reg0.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/reg0.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/reg0.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/reg0.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/tags ${CMAKE_CURRENT_BINARY_DIR}/tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/test1.cir ${CMAKE_CURRENT_BINARY_DIR}/test1.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/test1.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/test1.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/test1.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
add_test(NAME ${TestNamePrefix}ACtests/test1.cir.sh COMMAND perl -I${XyceRegressionTestScripts} test1.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} test1.cir ${OutputDataDir}/ACtests/test1.cir.prn )
set_property(TEST ${TestNamePrefix}ACtests/test1.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;capacitor;resistor;gsrc;vsin;bjtlev1;isrc")
add_subdirectory(SANDLER9)
add_test(NAME ${TestNamePrefix}ACtests/lowpass_old.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lowpass_old.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lowpass_old.cir ${OutputDataDir}/ACtests/lowpass_old.cir.prn )
set_property(TEST ${TestNamePrefix}ACtests/lowpass_old.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;capacitor;resistor;gsrc;vsin;bjtlev1;isrc")
add_subdirectory(gminstepping)
add_subdirectory(bsim4)
add_test(NAME ${TestNamePrefix}ACtests/rca3040.cir.sh COMMAND perl -I${XyceRegressionTestScripts} rca3040.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} rca3040.cir ${OutputDataDir}/ACtests/rca3040.cir.prn )
set_property(TEST ${TestNamePrefix}ACtests/rca3040.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;capacitor;resistor;gsrc;vsin;bjtlev1;isrc")
add_subdirectory(SANDLER8)
add_subdirectory(bsim3soi)
add_test(NAME ${TestNamePrefix}ACtests/RC_simple.cir.sh COMMAND perl -I${XyceRegressionTestScripts} RC_simple.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} RC_simple.cir ${OutputDataDir}/ACtests/RC_simple.cir.prn )
set_property(TEST ${TestNamePrefix}ACtests/RC_simple.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;capacitor;resistor;gsrc;vsin;bjtlev1;isrc")
add_subdirectory(mos)
add_test(NAME ${TestNamePrefix}ACtests/reg0.cir.sh COMMAND perl -I${XyceRegressionTestScripts} reg0.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} reg0.cir ${OutputDataDir}/ACtests/reg0.cir.prn )
set_property(TEST ${TestNamePrefix}ACtests/reg0.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;capacitor;resistor;gsrc;vsin;bjtlev1;isrc")
add_subdirectory(bsim3)
add_test(NAME ${TestNamePrefix}ACtests/diffpair_spiceMan.cir.sh COMMAND perl -I${XyceRegressionTestScripts} diffpair_spiceMan.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} diffpair_spiceMan.cir ${OutputDataDir}/ACtests/diffpair_spiceMan.cir.prn )
set_property(TEST ${TestNamePrefix}ACtests/diffpair_spiceMan.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bjtlev1;vsin;resistor")
add_test(NAME ${TestNamePrefix}ACtests/diffpair_spiceManLIN.cir.sh COMMAND perl -I${XyceRegressionTestScripts} diffpair_spiceManLIN.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} diffpair_spiceManLIN.cir ${OutputDataDir}/ACtests/diffpair_spiceManLIN.cir.prn )
set_property(TEST ${TestNamePrefix}ACtests/diffpair_spiceManLIN.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;capacitor;resistor;gsrc;vsin;bjtlev1;isrc")
add_subdirectory(SANDLER7)
