{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79927,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79986,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000733213,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000771377,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000174279,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000771377,
	"finish__design__instance__count__class:antenna_cell": 9,
	"finish__design__instance__count__class:clock_buffer": 195,
	"finish__design__instance__count__class:timing_repair_buffer": 1970,
	"finish__design__instance__count__class:inverter": 113,
	"finish__design__instance__count__class:clock_inverter": 48,
	"finish__design__instance__count__class:sequential_cell": 1274,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5034,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.2241,
	"finish__clock__skew__setup": 0.544751,
	"finish__clock__skew__hold": 0.85497,
	"finish__timing__drv__max_slew_limit": 0.0870775,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.816883,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 18,
	"finish__power__internal__total": 0.0101851,
	"finish__power__switching__total": 0.00659798,
	"finish__power__leakage__total": 3.60927e-08,
	"finish__power__total": 0.0167831,
	"finish__design__io": 12,
	"finish__design__die__area": 360000,
	"finish__design__core__area": 322189,
	"finish__design__instance__count": 12948,
	"finish__design__instance__area": 90892.2,
	"finish__design__instance__count__stdcell": 12948,
	"finish__design__instance__area__stdcell": 90892.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.282108,
	"finish__design__instance__utilization__stdcell": 0.282108,
	"finish__design__rows": 208,
	"finish__design__rows:unithd": 208,
	"finish__design__sites": 257504,
	"finish__design__sites:unithd": 257504,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}