`timescale 1ns / 1ps

module time_multi(
    input clk,
    input reset,
    input [15:0] sw,
    output [3:0] an,
    output [6:0] sseg,
    output wire slow_clk
);

wire [6:0] in0, in1, in2, in3;
//wire slow_clk;

//Module instant of hex2sec decoder
hex2segment c1 (.x(sw[3:0]), .r(in0));
hex2segment c2 (.x(sw[7:4]), .r(in1));
hex2segment c3 (.x(sw[11:8]), .r(in2));
hex2segment c4 (.x(sw[15:12]), .r(in3));

//Module instant of clock divider
clk_div c5 (.clk(clk), .reset(reset), .slow_clk(slow_clk));

//Module instant of multiplexer
time_mux_fsm c6(
    .clk (slow_clk),
    .reset (reset),
    .in0 (in0),
    .in1 (in1),
    .in2 (in2),
    .in3 (in3),
    .an (an),
    .sseg (sseg)
);

endmodule
