v 19990705
C -400 3100 0 0 0 title-B.sym
T 10400 4100 3 10 1 0 0
EXAMPLE SCHEMATIC FOR VERILOG NETLISTING
T 14200 3200 3 10 1 0 0
MIKE JARABEK
C 4300 10100 1 0 0 test_verilog.sym
{
T 5300 11100 5 10 1 1 0
uref=TEST1
}
C 8100 9100 1 0 0 block-1.sym
{
T 9700 11000 5 10 1 1 0
uref=U1
}
C 8100 6500 1 0 0 block-1.sym
{
T 9700 8400 5 10 1 1 0
uref=U2
}
C 4300 8900 1 0 0 test_verilog.sym
{
T 5300 9900 5 10 1 1 0
uref=TEST2
}
C 11700 9700 1 0 0 test_verilog.sym
{
T 13000 10700 5 10 1 1 0
uref=U3
}
C 500 11700 1 0 0 ipad-1.sym
{
T 200 11800 5 10 1 1 0
uref=P1
}
C 500 11300 1 0 0 ipad-1.sym
{
T 200 11300 5 10 1 1 0
uref=P2
}
C 500 5200 1 0 0 ipad-1.sym
{
T 200 5200 5 10 1 1 0
uref=P5
T 15600 10300 5 10 1 1 0
uref=P6
}
C 15400 7300 1 0 1 iopad-1.sym
{
T 15500 7400 5 10 1 1 0
uref=P9
}
C 15400 7600 1 0 1 iopad-1.sym
{
T 15500 7700 5 10 1 1 0
uref=P8
}
C 14600 10200 1 0 0 opad-1.sym
{
T 15600 10300 5 10 1 1 0
uref=P6
}
C 14600 9400 1 0 0 opad-1.sym
{
T 15600 9500 5 10 1 1 0
uref=P7
}
C 500 5900 1 0 0 ipad-1.sym
{
T 200 6000 5 10 1 1 0
uref=P4
}
N 13500 10300 14600 10300 4
{
T 14300 10400 5 10 1 1 0
label=OUT1
}
N 10200 10300 11700 10300 4
N 10200 10000 11200 10000 4
N 11200 10000 11200 9500 4
N 11200 9500 14600 9500 4
{
T 14200 9600 5 10 1 1 0
label=OUT2
}
N 10200 7700 14400 7700 4
{
T 13900 7800 5 10 1 1 0
label=INOUT1
}
N 10200 7400 14400 7400 4
{
T 13900 7500 5 10 1 1 0
label=INOUT2
}
C 500 10800 1 0 0 ipad-1.sym
{
T 200 10900 5 10 1 1 0
uref=P3
}
N 8100 10600 7600 10600 4
N 7600 10600 7600 11800 4
N 7600 11800 1400 11800 4
{
T 1500 11900 5 10 1 1 0
label=IN1
}
N 6100 10700 7000 10700 4
N 7000 10700 7000 10300 4
N 7000 10300 8100 10300 4
N 8100 10000 7000 10000 4
N 7000 10000 7000 9500 4
N 7000 9500 6100 9500 4
N 8100 9700 7600 9700 4
{
T 7100 9600 5 10 1 1 0
label=REF1
}
N 1400 11400 3400 11400 4
{
T 1500 11400 5 10 1 1 0
label=IN2
}
N 3400 11400 3400 10700 4
N 3400 10700 4300 10700 4
N 1400 10900 2900 10900 4
{
T 1500 11000 5 10 1 1 0
label=IN3
}
N 2900 10900 2900 9500 4
N 2900 9500 4300 9500 4
N 8100 8000 3700 8000 4
N 3700 8000 3700 10700 4
N 8100 7700 6800 7700 4
N 6800 7700 6800 9500 4
{
T 6900 8800 5 10 1 1 0
label=MIDDLE
}
N 1400 6000 2200 6000 4
{
T 2300 6000 5 10 1 1 0
label=REF1
}
N 1400 5300 2200 5300 4
{
T 2300 5300 5 10 1 1 0
label=REF2
}
N 8100 7400 7400 7400 4
{
T 6900 7400 5 10 1 1 0
label=REF1
}
N 8100 7100 7400 7100 4
{
T 6800 7100 5 10 1 1 0
label=REF2
}
T 6500 13300 3 10 1 0 0
Unnamed Nets
L 6900 10900 7200 13200 3
L 6800 11100 6900 10900 3
L 6900 10900 7100 11100 3
L 7600 13100 10900 10500 3
L 10900 10500 10900 10600 3
L 10900 10500 10800 10500 3
C 5300 5400 1 0 0 low-1.sym
{
T 5600 5600 5 10 1 1 0
uref=PWR0
}
C 5400 6400 1 0 0 high-1.sym
{
T 5600 6700 5 10 1 1 0
uref=PWR1
}
N 5500 6400 5500 5700 4
{
T 5600 6000 5 10 1 1 0
label=MUNGLE_NET
}
C 11600 11500 1 0 0 block-1.sym
{
T 11900 11600 5 10 1 1 0
uref=NO_CONNECTIONS
}
C 11700 4700 1 0 0 block_pos-1.sym
{
T 12000 4800 5 10 1 1 0
uref=BLOCK_POS
}
N 10900 7700 10900 5900 4
N 10900 5900 11700 5900 4
N 11700 6200 11100 6200 4
N 11100 6200 11100 7400 4
N 10800 10000 10800 5600 4
N 10800 5600 11700 5600 4
N 13800 5900 14500 5900 4
{
T 15500 5800 5 10 1 1 0
label=POS_OUT1
}
N 13800 5600 14500 5600 4
{
T 15500 5500 5 10 1 1 0
label=POS_OUT2
}
C 14500 5800 1 0 0 opad-1.sym
{
T 14400 6000 5 10 1 1 0
uref=P10
}
C 14500 5500 1 0 0 opad-1.sym
{
T 14400 5700 5 10 1 1 0
uref=P11
}
