Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\GIT\Chilipepper\Labs\Lab_4\EDK\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_adc_driver_axiw_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\GIT\Chilipepper\Labs\Lab_4\EDK\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_adc_driver_axiw_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_adc_driver_axiw_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" into library adc_driver_axiw_v1_00_a
Parsing entity <cntr_11_0_8d5792a6ba24605d>.
Parsing architecture <cntr_11_0_8d5792a6ba24605d_a> of entity <cntr_11_0_8d5792a6ba24605d>.
Parsing entity <icon_1_06_a_69d945462da1db7c>.
Parsing architecture <icon_1_06_a_69d945462da1db7c_a> of entity <icon_1_06_a_69d945462da1db7c>.
Parsing entity <ila_1_05_a_04082f38f51d3966>.
Parsing architecture <ila_1_05_a_04082f38f51d3966_a> of entity <ila_1_05_a_04082f38f51d3966>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xlcounter_free_adc_driver>.
Parsing architecture <behavior> of entity <xlcounter_free_adc_driver>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <axi_sgiface>.
Parsing architecture <IMP> of entity <axi_sgiface>.
Parsing entity <xlchipscope>.
Parsing architecture <behavior> of entity <xlchipscope>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <xldsamp>.
Parsing architecture <struct> of entity <xldsamp>.
Parsing entity <inverter_e2b989a05e>.
Parsing architecture <behavior> of entity <inverter_e2b989a05e>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <blinky_entity_fab3b312e2>.
Parsing architecture <structural> of entity <blinky_entity_fab3b312e2>.
Parsing entity <edk_processor_entity_5f959d9b6e>.
Parsing architecture <structural> of entity <edk_processor_entity_5f959d9b6e>.
Parsing entity <adc_driver>.
Parsing architecture <structural> of entity <adc_driver>.
Parsing VHDL file "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd" into library adc_driver_axiw_v1_00_a
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver_adc_driver>.
Parsing architecture <structural> of entity <default_clock_driver_adc_driver>.
Parsing entity <plb_clock_driver_adc_driver>.
Parsing architecture <structural> of entity <plb_clock_driver_adc_driver>.
Parsing entity <adc_driver_cw>.
Parsing architecture <structural> of entity <adc_driver_cw>.
Parsing VHDL file "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" into library adc_driver_axiw_v1_00_a
Parsing entity <adc_driver_axiw>.
Parsing architecture <structural> of entity <adc_driver_axiw>.
Parsing VHDL file "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system_adc_driver_axiw_0_wrapper.vhd" into library work
Parsing entity <system_adc_driver_axiw_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_adc_driver_axiw_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_adc_driver_axiw_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <adc_driver_axiw> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" Line 192: Assignment to axiaddrpref_sg_s_axi_arid_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" Line 201: Assignment to axiaddrpref_sg_s_axi_awid_net ignored, since the identifier is never used

Elaborating entity <adc_driver_cw> (architecture <structural>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <adc_driver> (architecture <structural>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <blinky_entity_fab3b312e2> (architecture <structural>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <xlcounter_free_adc_driver> (architecture <behavior>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <cntr_11_0_8d5792a6ba24605d> (architecture <>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <xlchipscope> (architecture <behavior>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <ila_1_05_a_04082f38f51d3966> (architecture <>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <icon_1_06_a_69d945462da1db7c> (architecture <>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.
WARNING:HDLCompiler:89 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 1666: <fde> remains a black-box since it has no binding entity.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <edk_processor_entity_5f959d9b6e> (architecture <structural>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <axi_sgiface> (architecture <IMP>) with generics from library <adc_driver_axiw_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 2381: Assignment to write_addr_valid ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 2483: s_axi_rready should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 2485: s_axi_wvalid should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 2491: Assignment to s_axi_arlen_i ignored, since the identifier is never used

Elaborating entity <inverter_e2b989a05e> (architecture <behavior>) from library <adc_driver_axiw_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 3153: Assignment to op_mem_22_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 3147: Net <op_mem_22_20_front_din[0]> does not have a driver.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.
WARNING:HDLCompiler:89 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 1891: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <default_clock_driver_adc_driver> (architecture <structural>) from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <adc_driver_axiw_v1_00_a>.
WARNING:HDLCompiler:89 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd" Line 1902: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <plb_clock_driver_adc_driver> (architecture <structural>) from library <adc_driver_axiw_v1_00_a>.
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" Line 137: Net <axiaddrpref_s_axi_arid_net[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" Line 138: Net <axiaddrpref_s_axi_awid_net[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" Line 143: Net <axiaddrpref_sg_s_axi_bid_net[11]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" Line 144: Net <axiaddrpref_sg_s_axi_rid_net[11]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_adc_driver_axiw_0_wrapper>.
    Related source file is "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system_adc_driver_axiw_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_adc_driver_axiw_0_wrapper> synthesized.

Synthesizing Unit <adc_driver_axiw>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd".
        C_BASEADDR = "01110000111000000000000000000000"
        C_HIGHADDR = "01110000111000001111111111111111"
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ID_WIDTH = 12
        C_S_AXI_SUPPORT_BURST = 0
WARNING:Xst:647 - Input <s_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" line 246: Output port <s_axi_bid> of the instance <sysgen_dut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_axiw.vhd" line 246: Output port <s_axi_rid> of the instance <sysgen_dut> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axiaddrpref_s_axi_arid_net> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axiaddrpref_s_axi_awid_net> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axiaddrpref_sg_s_axi_bid_net> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axiaddrpref_sg_s_axi_rid_net> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <adc_driver_axiw> synthesized.

Synthesizing Unit <adc_driver_cw>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd".
    Set property "syn_black_box = true" for instance <persistentdff_inst>.
    Set property "syn_noprune = true" for instance <persistentdff_inst>.
    Set property "optimize_primitives = false" for instance <persistentdff_inst>.
    Set property "dont_touch = true" for instance <persistentdff_inst>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x1>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_2_sg_x0>.
    Set property "syn_keep = true" for signal <persistentdff_inst_q>.
    Set property "KEEP = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = REDUCE" for signal <plb_ce_1_sg_x1>.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <xps_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_driver_cw> synthesized.

Synthesizing Unit <adc_driver>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
    Summary:
	no macro.
Unit <adc_driver> synthesized.

Synthesizing Unit <blinky_entity_fab3b312e2>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
    Summary:
	no macro.
Unit <blinky_entity_fab3b312e2> synthesized.

Synthesizing Unit <xlcounter_free_adc_driver>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        core_name0 = "cntr_11_0_8d5792a6ba24605d"
        op_width = 25
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_adc_driver> synthesized.

Synthesizing Unit <xlslice>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        new_msb = 24
        new_lsb = 24
        x_width = 25
        y_width = 1
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice> synthesized.

Synthesizing Unit <xlchipscope>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
    Set property "syn_noprune = true".
    Set property "syn_black_box = true" for instance <i_ila>.
    Set property "syn_noprune = true" for instance <i_ila>.
    Set property "syn_black_box = true" for instance <i_icon_for_syn>.
    Set property "syn_noprune = true" for instance <i_icon_for_syn>.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlchipscope> synthesized.

Synthesizing Unit <xlconvert>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 1
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert> synthesized.

Synthesizing Unit <xldelay>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 12
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay> synthesized.

Synthesizing Unit <synth_reg>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 12
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg> synthesized.

Synthesizing Unit <srl17e>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 12
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e> synthesized.

Synthesizing Unit <xldsamp>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        d_width = 12
        d_bin_pt = 0
        d_arith = 2
        q_width = 12
        q_bin_pt = 0
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2
        phase = 1
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp> synthesized.

Synthesizing Unit <edk_processor_entity_5f959d9b6e>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
    Summary:
	no macro.
Unit <edk_processor_entity_5f959d9b6e> synthesized.

Synthesizing Unit <axi_sgiface>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        C_S_AXI_SUPPORT_BURST = 0
        C_S_AXI_ID_WIDTH = 8
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_TOTAL_ADDR_LEN = 12
        C_S_AXI_LINEAR_ADDR_LEN = 8
        C_S_AXI_BANK_ADDR_LEN = 2
        C_S_AXI_AWLEN_WIDTH = 8
        C_S_AXI_ARLEN_WIDTH = 8
WARNING:Xst:647 - Input <S_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_Ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <write_ready>.
    Found 1-bit register for signal <S_AXI_BVALID_i>.
    Found 8-bit register for signal <S_AXI_BID_i>.
    Found 2-bit register for signal <write_state>.
    Found 1-bit register for signal <S_AXI_RVALID_i>.
    Found 2-bit register for signal <read_bank_addr_i>.
    Found 1-bit register for signal <S_AXI_RLAST_i>.
    Found 8-bit register for signal <S_AXI_RID_i>.
    Found 2-bit register for signal <read_state>.
    Found 2-bit register for signal <read_prep_counter>.
    Found 8-bit register for signal <read_data_counter>.
    Found 32-bit register for signal <reg_bank_out_i>.
    Found 32-bit register for signal <fifo_bank_out_i>.
    Found 32-bit register for signal <shmem_bank_out_i>.
    Found 32-bit register for signal <S_AXI_RDATA_i>.
    Found finite state machine <FSM_0> for signal <write_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | AXI_AClk (rising_edge)                         |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <read_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | AXI_AClk (rising_edge)                         |
    | Reset              | AXI_AResetN_INV_8_o (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <GND_61_o_GND_61_o_sub_55_OUT<1:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_61_o_GND_61_o_sub_67_OUT<7:0>> created at line 1308.
    Found 1-bit 4-to-1 multiplexer for signal <s_shram_en> created at line 2318.
    Found 32-bit 4-to-1 multiplexer for signal <S_AXI_RDATA_i[31]_reg_bank_out_i[31]_mux_121_OUT> created at line 2591.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <axi_sgiface> synthesized.

Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <op_mem_22_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <inverter_e2b989a05e> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        d_width = 12
        init_value = "000000000000"
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 12
        init_index = 2
        init_value = "000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 12
        init_index = 2
        init_value = "000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        d_width = 1
        init_value = "0"
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 1
        init_index = 2
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 1
        init_index = 2
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <default_clock_driver_adc_driver>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd" line 384: Output port <clr> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd" line 384: Output port <ce_logic> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd" line 398: Output port <clr> of the instance <xlclockdriver_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd" line 398: Output port <ce_logic> of the instance <xlclockdriver_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver_adc_driver> synthesized.

Synthesizing Unit <xlclockdriver_1>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd".
        period = 1
        log_2_period = 1
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
    Summary:
	no macro.
Unit <xlclockdriver_1> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <xlclockdriver_2>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd".
        period = 2
        log_2_period = 2
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 1-bit register for signal <clk_num>.
    Found 1-bit adder for signal <clk_num[0]_PWR_47_o_add_0_OUT<0>> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <xlclockdriver_2> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 1
        init_index = 1
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver.vhd".
        width = 1
        init_index = 1
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <plb_clock_driver_adc_driver>.
    Related source file is "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd" line 448: Output port <clr> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/GIT/Chilipepper/Labs/Lab_4/EDK/pcores/adc_driver_axiw_v1_00_a/hdl/vhdl/adc_driver_cw.vhd" line 448: Output port <ce_logic> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <plb_clock_driver_adc_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 1-bit adder                                           : 1
 2-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Registers                                            : 14
 1-bit register                                        : 5
 2-bit register                                        : 2
 32-bit register                                       : 4
 8-bit register                                        : 3
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================
WARNING:Xst:638 - in unit xlclockdriver_2 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <axi_sgiface>.
The following registers are absorbed into counter <read_data_counter>: 1 register on signal <read_data_counter>.
The following registers are absorbed into counter <read_prep_counter>: 1 register on signal <read_prep_counter>.
Unit <axi_sgiface> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_2>.
The following registers are absorbed into counter <clk_num_0>: 1 register on signal <clk_num_0>.
Unit <xlclockdriver_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 1-bit up counter                                      : 1
 2-bit down counter                                    : 1
 8-bit down counter                                    : 1
# Registers                                            : 236
 Flip-Flops                                            : 236
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 4-to-1 multiplexer                              : 33
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <shmem_bank_out_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shmem_bank_out_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fifo_bank_out_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_bank_out_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/FSM_1> on signal <read_state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 read_prep | 01
 read_data | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/FSM_0> on signal <write_state[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00
 write_data     | 01
 write_response | 10
----------------------------
WARNING:Xst:1710 - FF/Latch <S_AXI_RID_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RID_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_BID_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <single_reg_w_init_1> ...

Optimizing unit <srl17e> ...

Optimizing unit <system_adc_driver_axiw_0_wrapper> ...

Optimizing unit <adc_driver> ...

Optimizing unit <axi_sgiface> ...
WARNING:Xst:1710 - FF/Latch <S_AXI_RDATA_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <read_bank_addr_i_0> is unconnected in block <axi_sgiface>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <read_bank_addr_i_1> is unconnected in block <axi_sgiface>.
WARNING:Xst:1710 - FF/Latch <S_AXI_RDATA_i_31> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_30> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_29> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_28> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_27> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_26> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_25> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_24> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_23> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_22> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_21> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_20> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_19> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_18> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_17> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_16> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_15> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_14> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_13> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_12> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_11> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_10> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_9> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_8> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_7> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_6> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_5> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_4> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_3> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_2> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_1> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <S_AXI_RDATA_i_0> (without init value) has a constant value of 0 in block <axi_sgiface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <read_bank_addr_i_0> is unconnected in block <axi_sgiface>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <read_bank_addr_i_1> is unconnected in block <axi_sgiface>.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/pipelined_ce_logic.ce_logic_pipeline[5].ce_logic_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <system_adc_driver_axiw_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clk_num_0> 
INFO:Xst:2261 - The FF/Latch <adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1> in Unit <system_adc_driver_axiw_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/S_AXI_RVALID_i> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_adc_driver_axiw_0_wrapper, actual ratio is 0.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <system_adc_driver_axiw_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_adc_driver_axiw_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 61
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 1
#      LUT2                        : 2
#      LUT3                        : 15
#      LUT4                        : 3
#      LUT5                        : 5
#      LUT6                        : 12
#      MUXCY                       : 7
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 103
#      FD                          : 2
#      FDE                         : 36
#      FDR                         : 7
#      FDRE                        : 54
#      FDSE                        : 4
# Others                           : 4
#      cntr_11_0_8d5792a6ba24605d  : 1
#      icon_1_06_a_69d945462da1db7c: 1
#      ila_1_05_a_04082f38f51d3966 : 1
#      xlpersistentdff             : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             103  out of  106400     0%  
 Number of Slice LUTs:                   43  out of  53200     0%  
    Number used as Logic:                43  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    126
   Number with an unused Flip Flop:      23  out of    126    18%  
   Number with an unused LUT:            83  out of    126    65%  
   Number of fully used LUT-FF pairs:    20  out of    126    15%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         281
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                              | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sysgen_clk                         | NONE(adc_driver_axiw_0/sysgen_dut/default_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)| 85    |
axi_aclk                           | NONE(adc_driver_axiw_0/sysgen_dut/plb_clock_driver_adc_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)    | 18    |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.180ns (Maximum Frequency: 458.716MHz)
   Minimum input arrival time before clock: 1.446ns
   Maximum output required time after clock: 1.179ns
   Maximum combinational path delay: 0.289ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysgen_clk'
  Clock period: 1.499ns (frequency: 667.111MHz)
  Total number of paths / destination ports: 118 / 118
-------------------------------------------------------------------------
Delay:               1.499ns (Levels of Logic = 1)
  Source:            adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:       adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Source Clock:      sysgen_clk rising
  Destination Clock: sysgen_clk rising

  Data Path: adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.282   0.479  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register2_q_net)
     INV:I->O             12   0.067   0.471  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/inverter/internal_ip_12_1_bitnot1_INV_0 (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/inverter_op_net)
     FDRE:CE                   0.200          adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      1.499ns (0.549ns logic, 0.950ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_aclk'
  Clock period: 2.180ns (frequency: 458.716MHz)
  Total number of paths / destination ports: 255 / 25
-------------------------------------------------------------------------
Delay:               2.180ns (Levels of Logic = 6)
  Source:            adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1 (FF)
  Destination:       adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3 (FF)
  Source Clock:      axi_aclk rising
  Destination Clock: axi_aclk rising

  Data Path: adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1 to adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.282   0.518  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1 (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1)
     INV:I->O              1   0.067   0.399  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state[1]_inv1_INV_0 (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state[1]_inv)
     MUXCY:CI->O           1   0.015   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<0> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<1> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<2> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<2>)
     XORCY:CI->O           1   0.320   0.485  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_xor<3> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter3)
     LUT3:I1->O            1   0.053   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3_dpot (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3_dpot)
     FDRE:D                    0.011          adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3
    ----------------------------------------
    Total                      2.180ns (0.778ns logic, 1.402ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysgen_clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              0.011ns (Levels of Logic = 0)
  Source:            rx_iq_sel (PAD)
  Destination:       adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination Clock: sysgen_clk rising

  Data Path: rx_iq_sel to adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:D                    0.011          adc_driver_axiw_0/sysgen_dut/adc_driver_x0/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      0.011ns (0.011ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_aclk'
  Total number of paths / destination ports: 93 / 32
-------------------------------------------------------------------------
Offset:              1.446ns (Levels of Logic = 6)
  Source:            s_axi_arlen<7> (PAD)
  Destination:       adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3 (FF)
  Destination Clock: axi_aclk rising

  Data Path: s_axi_arlen<7> to adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.053   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_lut<0> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_lut<0>)
     MUXCY:S->O            1   0.291   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<0> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<1> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<2> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_cy<2>)
     XORCY:CI->O           1   0.320   0.485  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter_xor<3> (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/Mcount_read_data_counter3)
     LUT3:I1->O            1   0.053   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3_dpot (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3_dpot)
     FDRE:D                    0.011          adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_data_counter_3
    ----------------------------------------
    Total                      1.446ns (0.961ns logic, 0.485ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sysgen_clk'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            adc_driver_axiw_0/sysgen_dut/adc_driver_x0/down_sample/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[11].fde_used.u2 (FF)
  Destination:       rx_i<0> (PAD)
  Source Clock:      sysgen_clk rising

  Data Path: adc_driver_axiw_0/sysgen_dut/adc_driver_x0/down_sample/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[11].fde_used.u2 to rx_i<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.282   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/down_sample/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[11].fde_used.u2 (rx_i<0>)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_aclk'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              1.179ns (Levels of Logic = 1)
  Source:            adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1 (FF)
  Destination:       s_axi_arready (PAD)
  Source Clock:      axi_aclk rising

  Data Path: adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1 to s_axi_arready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.282   0.844  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1 (adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/read_state_FSM_FFd1)
     LUT6:I1->O            3   0.053   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/S_AXI_ARREADY1 (s_axi_arready)
    ----------------------------------------
    Total                      1.179ns (0.335ns logic, 0.844ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 21 / 20
-------------------------------------------------------------------------
Delay:               0.289ns (Levels of Logic = 1)
  Source:            s_axi_awvalid (PAD)
  Destination:       s_axi_arready (PAD)

  Data Path: s_axi_awvalid to s_axi_arready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I2->O            3   0.053   0.000  adc_driver_axiw_0/sysgen_dut/adc_driver_x0/edk_processor_5f959d9b6e/memmap/S_AXI_ARREADY1 (s_axi_arready)
    ----------------------------------------
    Total                      0.289ns (0.289ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
axi_aclk       |    2.180|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysgen_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysgen_clk     |    1.499|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.59 secs
 
--> 

Total memory usage is 471124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  306 (   0 filtered)
Number of infos    :   11 (   0 filtered)

