// Seed: 4212582817
`timescale 1 ps / 1 ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    output id_3
);
  always @(posedge id_1[1]) begin
    id_3 = id_1;
  end
  logic id_4;
endmodule
