Checking out Encounter license ...
Virtuoso_Digital_Implem_XL 13.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
This Encounter release has been compiled with OA version 22.43-p014.
Cannot open libm.so, trying libm.so.6

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Fri Nov 29 10:59:20 2024 (mem=78.7M) ---
--- Running on 24p105-03 (x86_64 w/Linux 5.14.0-362.8.1.el9_3.x86_64) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setDesignMode -process 130 -flowEffort high
Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set defHierChar /
<CMD> set init_verilog ../../syn/VGA_syn.v
<CMD> set init_design_settop 1
<CMD> set init_design_netlisttype Verilog
<CMD> set init_lef_file {/opt/ams/cds/HK_C35/LEF/c35b3/c35b3.lef  /opt/ams/cds/HK_C35/LEF/c35b3/CORELIB.lef  /opt/ams/cds/HK_C35/LEF/c35b3/IOLIB_3B_3M.lef}
<CMD> set init_mmmc_file ../mmmc_definition.tcl
<CMD> set init_cpf_file {}
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
<CMD> set init_assign_buffer 0
<CMD> set init_pwr_net vdd!
<CMD> set init_gnd_net gnd!
<CMD> set init_oa_search_lib {}
<CMD> init_design

Loading LEF file /opt/ams/cds/HK_C35/LEF/c35b3/c35b3.lef...
**WARN: (ENCLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
causes a mismatch between process antenna violations found in Encounter
(during routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in LEF
5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (ENCLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
mismatch between process antenna violations found in Encounter (during
routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in
LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
avoid a mismatch in violations.

Loading LEF file /opt/ams/cds/HK_C35/LEF/c35b3/CORELIB.lef...
Set DBUPerIGU to M2 pitch 1400.

Loading LEF file /opt/ams/cds/HK_C35/LEF/c35b3/IOLIB_3B_3M.lef...
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC16P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC16P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC16P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC16SMP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC16SMP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC16SMP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC16SP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC16SP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC16SP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC1P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC1P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC1P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC24P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC24P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC24P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC24SMP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC24SMP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC24SMP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC24SP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC24SP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC24SP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC4P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC4P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC4P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC4SMP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC4SMP_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC4SMP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'BBC8P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'BBC8P_3B' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC8P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (EMS-63):	Message <ENCLF-201> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC8SMP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBC8SP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBCD16P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBCD16SMP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBCD16SP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBCD1P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBCD24P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBCD24SMP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBCD24SP_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'BBCD4P_3B' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (EMS-63):	Message <ENCLF-200> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.

viaInitial starts at Fri Nov 29 10:59:27 2024
viaInitial ends at Fri Nov 29 10:59:27 2024
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/VGA_syn.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#1 (Current mem = 304.438M, initial mem = 78.715M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=304.4M) ***
Top level cell is VGA.
Reading libset_max timing library '/opt/ams/liberty/c35_1.8V/c35_CORELIB_WC.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 248 cells in library 'c35_CORELIB_WC' 
Reading libset_max timing library '/opt/ams/liberty/c35_1.8V/c35_IOLIB_3B_WC.lib' ...
Read 182 cells in library 'c35_IOLIB_3B_WC' 
Reading libset_min timing library '/opt/ams/liberty/c35_1.8V/c35_CORELIB_BC.lib' ...
Read 248 cells in library 'c35_CORELIB_BC' 
Reading libset_min timing library '/opt/ams/liberty/c35_1.8V/c35_IOLIB_3B_BC.lib' ...
Read 182 cells in library 'c35_IOLIB_3B_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.04min, fe_real=0.17min, fe_mem=351.1M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell VGA ...
*** Netlist is unique.
** info: there are 924 modules.
** info: there are 16849 stdCell insts.

*** Memory Usage v#1 (Current mem = 362.543M, initial mem = 78.715M) ***
*info - Done with setDoAssign with 8 assigns removed and 0 assigns could not be removed.
**WARN: (ENCFP-3961):	techSite 'corner_P_3B' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'ioSite_P_3B' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner_P' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'ioSite_P' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'blockSite' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'portCellSite' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Set XCapacitance Thresholds: total_c_threshold to 5.00 [fF], and relative_c_threshold to 0.03
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /opt/ams/cds/HK_C35/LEF/encounter/c35b3-worst.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b3-worst.
Allocated an empty WireEdgeEnlargement table in rc_corner_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_corner_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_corner_worst [2].
Allocated an empty WireEdgeEnlargement table in rc_corner_worst [3].
Allocated an empty WireEdgeEnlargement table in rc_corner_worst [3].
Reading Capacitance Table File /opt/ams/cds/HK_C35/LEF/encounter/c35b3-best.capTable ...
Cap table was created using Encounter 09.12-s159_1.
Process name: c35b3-best.
Allocated an empty WireEdgeEnlargement table in rc_corner_best [1].
Allocated an empty WireEdgeEnlargement table in rc_corner_best [1].
Allocated an empty WireEdgeEnlargement table in rc_corner_best [2].
Allocated an empty WireEdgeEnlargement table in rc_corner_best [3].
Allocated an empty WireEdgeEnlargement table in rc_corner_best [3].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_view_setup
    RC-Corner Name        : rc_corner_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/ams/cds/HK_C35/LEF/encounter/c35b3-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: analysis_view_hold
    RC-Corner Name        : rc_corner_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/ams/cds/HK_C35/LEF/encounter/c35b3-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../../syn/VGA_syn.sdc' ...
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ADR_I_4' (File ../../syn/VGA_syn.sdc, Line 13).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'ADR_I_4' (File ../../syn/VGA_syn.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 13).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ADR_I_3' (File ../../syn/VGA_syn.sdc, Line 14).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'ADR_I_3' (File ../../syn/VGA_syn.sdc, Line 14).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 14).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 14).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ADR_I_2' (File ../../syn/VGA_syn.sdc, Line 15).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'ADR_I_2' (File ../../syn/VGA_syn.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 15).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SDAT_I_31' (File ../../syn/VGA_syn.sdc, Line 16).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_31' (File ../../syn/VGA_syn.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 16).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SDAT_I_30' (File ../../syn/VGA_syn.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_30' (File ../../syn/VGA_syn.sdc, Line 17).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 17).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 17).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SDAT_I_29' (File ../../syn/VGA_syn.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_29' (File ../../syn/VGA_syn.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 18).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SDAT_I_28' (File ../../syn/VGA_syn.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_28' (File ../../syn/VGA_syn.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 19).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SDAT_I_27' (File ../../syn/VGA_syn.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_27' (File ../../syn/VGA_syn.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 20).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SDAT_I_26' (File ../../syn/VGA_syn.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_26' (File ../../syn/VGA_syn.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 21).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SDAT_I_25' (File ../../syn/VGA_syn.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_25' (File ../../syn/VGA_syn.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../../syn/VGA_syn.sdc, Line 22).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 22).

Message <TCLCMD-513> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ../../syn/VGA_syn.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_24' (File ../../syn/VGA_syn.sdc, Line 23).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_23' (File ../../syn/VGA_syn.sdc, Line 24).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_22' (File ../../syn/VGA_syn.sdc, Line 25).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_21' (File ../../syn/VGA_syn.sdc, Line 26).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_20' (File ../../syn/VGA_syn.sdc, Line 27).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_19' (File ../../syn/VGA_syn.sdc, Line 28).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_18' (File ../../syn/VGA_syn.sdc, Line 29).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 29).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_17' (File ../../syn/VGA_syn.sdc, Line 30).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 30).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_16' (File ../../syn/VGA_syn.sdc, Line 31).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 31).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SDAT_I_15' (File ../../syn/VGA_syn.sdc, Line 32).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 32).

Message <TCLCMD-917> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ../../syn/VGA_syn.sdc, Line 33).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 33).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 34).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 35).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 36).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 37).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 38).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 39).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 40).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 41).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 42).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 43).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 44).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 45).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 46).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 47).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 48).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 49).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 50).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 51).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 55).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 56).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 57).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 58).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 59).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 60).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 61).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 62).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 63).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 64).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 65).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 66).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 67).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 68).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 69).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 70).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 71).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 72).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 73).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 74).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 75).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 76).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 77).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 78).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 79).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 80).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 81).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 82).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 83).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 84).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 85).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 86).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 91).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 92).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 93).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 94).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 95).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 96).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 97).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 98).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 99).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 100).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 101).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 102).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 103).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 104).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 105).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 106).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 107).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 108).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 109).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 110).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 111).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 112).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 113).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 114).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 115).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 116).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 117).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 118).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 119).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 120).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 121).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 122).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 125).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 126).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 127).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 128).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 129).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 130).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 131).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 132).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 133).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 134).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 135).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 136).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 137).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 138).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 139).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 140).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 141).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 142).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 143).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 144).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 145).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 146).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 147).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 148).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 149).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 150).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 151).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 152).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 153).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 154).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 155).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 156).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 157).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 158).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 167).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 168).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 169).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 170).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 171).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 172).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 173).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 174).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 175).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 176).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 177).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 178).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 179).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 180).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 181).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 182).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 183).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 184).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 185).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 186).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 187).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 188).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 189).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File ../../syn/VGA_syn.sdc, Line 190).

INFO (CTE): read_dc_script finished with 20 WARNING and 181 ERROR.
WARNING (CTE-25): Line: 8 of File ../../syn/VGA_syn.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=315.1M, current mem=379.0M)
Total number of combinational cells: 144
Total number of sequential cells: 89
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
Total number of usable buffers: 12
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> redraw
<CMD> setPreference ConstraintUserXGrid 0.1
<CMD> setPreference ConstraintUserXOffset 0.1
<CMD> setPreference ConstraintUserYGrid 0.1
<CMD> setPreference ConstraintUserYOffset 0.1
<CMD> setPreference SnapAllCorners 1
<CMD> setPreference BlockSnapRule 2
<CMD> snapFPlanIO -usergrid
<CMD> floorPlan -site standard -r 0.377358490566 0.699887 20.0 20.0 20.0 20.0
Adjusting Core to Left to: 21.0000. Core to Bottom to: 20.8000.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> redraw
<CMD> saveDesign ./VGA.fp.enc
**WARN: (ENCSYT-3036):	Design directory ./VGA.fp.enc.dat exists, rename it to ./VGA.fp.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./VGA.fp.enc.dat/VGA.v.gz" ...
Saving configuration ...
Saving preference file ./VGA.fp.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=385.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=385.8M) ***
Writing DEF file './VGA.fp.enc.dat/VGA.def.gz', current time is Fri Nov 29 10:59:29 2024 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file './VGA.fp.enc.dat/VGA.def.gz' is written, current time is Fri Nov 29 10:59:29 2024 ...
No integration constraint in the design.
<CMD> addRing -stacked_via_top_layer MET3 -around core -jog_distance 1.7 -threshold 1.7 -nets {gnd! vdd!} -stacked_via_bottom_layer MET1 -layer {bottom MET1 top MET1 right MET2 left MET2} -width 1.6 -spacing 1.6 -offset 1.7
**WARN: (ENCPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (ENCPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 385.8M) ***
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 385.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 5600
  VERIFY GEOMETRY ...... SubArea : 1 of 3
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 3
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 3
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.0  MEM: 42.0M)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 427.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Sub-Area : 1 of 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 435.00 (Mb)
#WARNING (NREX-28) The height of the first routing layer MET1 is 0.000000. It should be larger than 0.000000.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers higher than routing layer MET1.
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 3
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 3
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 8.1M) ***

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Nov 29 10:59:29 2024

Design Name: VGA
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3498.3750, 1340.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 10:59:29 **** Processed 5000 nets.
**** 10:59:29 **** Processed 10000 nets.
**** 10:59:29 **** Processed 15000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Nov 29 10:59:29 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> clearDrc
<CMD> saveDesign ./PAD_VGA_fp_pow.enc
**WARN: (ENCSYT-3036):	Design directory ./PAD_VGA_fp_pow.enc.dat exists, rename it to ./PAD_VGA_fp_pow.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./PAD_VGA_fp_pow.enc.dat/VGA.v.gz" ...
Saving configuration ...
Saving preference file ./PAD_VGA_fp_pow.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=436.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=436.0M) ***
Writing DEF file './PAD_VGA_fp_pow.enc.dat/VGA.def.gz', current time is Fri Nov 29 10:59:29 2024 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file './PAD_VGA_fp_pow.enc.dat/VGA.def.gz' is written, current time is Fri Nov 29 10:59:29 2024 ...
No integration constraint in the design.
<CMD> setMultiCpuUsage -localCpu 2 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 30 seconds.
Submit command for slave runs will be: local
<CMD> setPlaceMode -congEffort medium -timingDriven 0 -modulePlan 0 -clkGateAware 0 -powerDriven 0 -ignoreScan 0 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 130nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 456.9M, InitMEM = 456.9M)
AAE_INFO: All RC in memory mode is on.
*** Memory pool thread-safe mode activated.
AAE_THRD: End delay calculation. (MEM=546.672 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 546.7M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 1218 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.8) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=550.0M)" ...
Options: pinGuide congEffort=medium gpeffort=medium 
#std cell=15631 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=15843 #term=64407 #term/net=4.07, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=181
stdCell: 15631 single + 0 double + 0 multi
Total standard cell length = 236.7232 (mm), area = 3.0774 (mm^2)
Core basic site is standard
Apply auto density screen in pre-place stage.
Average module density = 0.685.
Density for the design = 0.685.
       = stdcell_area 169088 sites (3077402 um^2) / alloc_area 246900 sites (4493580 um^2).
Pin Density = 0.381.
            = total # of pins 64407 / total Instance area 169088.
Identified 2 spare or floating instances, with no clusters.
*Internal placement parameters: * | 13 | 0x0002ab
Iteration  1: Total net bbox = 7.934e+05 (6.74e+05 1.19e+05)
              Est.  stn bbox = 1.053e+06 (9.14e+05 1.39e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 562.3M
Iteration  2: Total net bbox = 9.673e+05 (8.48e+05 1.19e+05)
              Est.  stn bbox = 1.343e+06 (1.20e+06 1.39e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 562.3M
Iteration  3: Total net bbox = 1.180e+06 (8.56e+05 3.24e+05)
              Est.  stn bbox = 1.706e+06 (1.22e+06 4.86e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 562.3M
Iteration  4: Total net bbox = 1.324e+06 (9.94e+05 3.29e+05)
              Est.  stn bbox = 1.948e+06 (1.45e+06 4.97e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 562.3M
Iteration  5: Total net bbox = 1.576e+06 (1.06e+06 5.14e+05)
              Est.  stn bbox = 2.322e+06 (1.54e+06 7.80e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 562.3M
Iteration  6: Total net bbox = 1.643e+06 (1.13e+06 5.14e+05)
              Est.  stn bbox = 2.385e+06 (1.61e+06 7.80e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 562.3M
Iteration  7: Total net bbox = 1.740e+06 (1.13e+06 6.10e+05)
              Est.  stn bbox = 2.529e+06 (1.61e+06 9.24e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 562.3M
Iteration  8: Total net bbox = 1.814e+06 (1.20e+06 6.10e+05)
              Est.  stn bbox = 2.639e+06 (1.71e+06 9.24e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 563.7M
Iteration  9: Total net bbox = 1.914e+06 (1.20e+06 7.09e+05)
              Est.  stn bbox = 2.770e+06 (1.71e+06 1.06e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 564.0M
Iteration 10: Total net bbox = 1.980e+06 (1.27e+06 7.09e+05)
              Est.  stn bbox = 2.853e+06 (1.80e+06 1.06e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 566.0M
Iteration 11: Total net bbox = 2.085e+06 (1.29e+06 7.92e+05)
              Est.  stn bbox = 2.988e+06 (1.83e+06 1.16e+06)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 567.0M
Iteration 12: Total net bbox = 2.215e+06 (1.38e+06 8.39e+05)
              Est.  stn bbox = 3.134e+06 (1.92e+06 1.21e+06)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 569.3M
Iteration 13: Total net bbox = 2.229e+06 (1.41e+06 8.17e+05)
              Est.  stn bbox = 3.149e+06 (1.96e+06 1.18e+06)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 569.3M
Iteration 14: Total net bbox = 2.384e+06 (1.55e+06 8.35e+05)
              Est.  stn bbox = 3.307e+06 (2.10e+06 1.20e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 569.3M
*** cost = 2.384e+06 (1.55e+06 8.35e+05) (cpu for global=0:00:04.2) real=0:00:05.0***
Core basic site is standard
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=569.3MB) @(0:00:07.9 - 0:00:08.3).
move report: preRPlace moves 14016 insts, mean move: 9.21 um, max move: 47.00 um
	max move on inst (u4/mem/mem_reg_235][22): (1773.80, 800.80) --> (1794.80, 826.80)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.738e+06 = 9.833e+05 H + 7.551e+05 V
wire length = 1.611e+06 = 8.779e+05 H + 7.327e+05 V
Placement tweakage ends.
move report: tweak moves 8798 insts, mean move: 32.16 um, max move: 3186.00 um
	max move on inst (u1/U91): (2969.40, 514.80) --> (43.40, 254.80)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=569.3MB) @(0:00:08.4 - 0:00:08.6).
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 7677 insts, mean move: 34.43 um, max move: 292.40 um
	max move on inst (u4/mem/U181): (2144.80, 787.80) --> (1982.40, 917.80)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.6, real=0:00:01.0, mem=573.2MB) @(0:00:08.6 - 0:00:09.2).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=573.2MB) @(0:00:09.2 - 0:00:09.2).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 14923 insts, mean move: 30.91 um, max move: 3177.60 um
	max move on inst (u1/U91): (2961.00, 514.80) --> (43.40, 254.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =      3177.60 um
  inst (u1/U91) with max move: (2961, 514.8) -> (43.4, 254.8)
  mean    (X+Y) =        30.91 um
Total instances flipped for WireLenOpt: 9447
Total instances flipped, including legalization: 591
Total instances moved : 14923
*** cpu=0:00:01.3   mem=573.2M  mem(used)=3.9M***
[CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=573.2MB) @(0:00:07.9 - 0:00:09.2).
Total net length = 1.505e+06 (8.206e+05 6.842e+05) (ext = 2.147e+04)
*** End of Placement (cpu=0:00:05.6, real=0:00:06.0, mem=573.2M) ***
Core basic site is standard
default core: bins with density >  0.75 = 22.2 % ( 60 / 270 )
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 7, mem = 573.2M **
<CMD> checkPlace VGA.checkPlace
Core basic site is standard
Begin checking placement ... (start mem=565.0M, init mem=565.0M)
*info: Placed = 15631
*info: Unplaced = 0
Placement Density:68.48%(3077402/4493580)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=565.0M)
<CMD> setDrawView place
<CMD> refinePlace
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Core basic site is standard
Starting refinePlace ...
  Spread Effort: high, standalone mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=565.0MB) @(0:00:09.3 - 0:00:09.3).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=565.0MB) @(0:00:09.3 - 0:00:09.3).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=565.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=565.0MB) @(0:00:09.3 - 0:00:09.3).
Total net length = 1.505e+06 (8.206e+05 6.842e+05) (ext = 2.147e+04)
Core basic site is standard
default core: bins with density >  0.75 = 22.2 % ( 60 / 270 )
<CMD> checkPlace VGA.checkPlace
Core basic site is standard
Begin checking placement ... (start mem=565.0M, init mem=565.0M)
*info: Placed = 15631
*info: Unplaced = 0
Placement Density:68.48%(3077402/4493580)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=565.0M)
<CMD> setDrawView place
<CMD> saveDesign ./PAD_VGA.placed.enc
**WARN: (ENCSYT-3036):	Design directory ./PAD_VGA.placed.enc.dat exists, rename it to ./PAD_VGA.placed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./PAD_VGA.placed.enc.dat/VGA.v.gz" ...
Saving configuration ...
Saving preference file ./PAD_VGA.placed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=565.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=566.0M) ***
Writing DEF file './PAD_VGA.placed.enc.dat/VGA.def.gz', current time is Fri Nov 29 10:59:36 2024 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file './PAD_VGA.placed.enc.dat/VGA.def.gz' is written, current time is Fri Nov 29 10:59:36 2024 ...
No integration constraint in the design.
<CMD> fit
<CMD> setOptMode -fixFanoutLoad true
<CMD> optDesign -preCTS
**WARN: (ENCOPT-576):	178 nets have unplaced terms.
**INFO: setDesignMode -flowEffort high -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort high -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: setDesignMode -flowEffort high -> setting 'setOptMode -useTimingFluxHotSpotTNSAllEndPoints true' for the duration of this command.
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1
#CPUs are reduced from 2 to 1 due to license limit
GigaOpt running with 1 threads.
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
**WARN: (ENCOPT-665):	 CLK_I : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 RST_I : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 NRESET : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 ADR_I_4 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 ADR_I_3 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 ADR_I_2 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_31 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_30 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_29 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_28 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_27 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_26 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_25 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_24 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_23 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_22 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_21 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_20 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_19 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 SDAT_I_18 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (EMS-63):	Message <ENCOPT-665> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell BBC16P_3B is dont_touch but not dont_use
			Cell BBC16P_3B is dont_touch but not dont_use
			Cell BBC16SMP_3B is dont_touch but not dont_use
			Cell BBC16SMP_3B is dont_touch but not dont_use
			Cell BBC16SP_3B is dont_touch but not dont_use
			Cell BBC16SP_3B is dont_touch but not dont_use
			Cell BBC1P_3B is dont_touch but not dont_use
			Cell BBC1P_3B is dont_touch but not dont_use
			Cell BBC24P_3B is dont_touch but not dont_use
			Cell BBC24P_3B is dont_touch but not dont_use
			Cell BBC24SMP_3B is dont_touch but not dont_use
			Cell BBC24SMP_3B is dont_touch but not dont_use
			Cell BBC24SP_3B is dont_touch but not dont_use
			Cell BBC24SP_3B is dont_touch but not dont_use
			Cell BBC4P_3B is dont_touch but not dont_use
			Cell BBC4P_3B is dont_touch but not dont_use
			Cell BBC4SMP_3B is dont_touch but not dont_use
			Cell BBC4SMP_3B is dont_touch but not dont_use
			Cell BBC8P_3B is dont_touch but not dont_use
			Cell BBC8P_3B is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 569.0M, totSessionCpu=0:00:10 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=572.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (ENCTR-7102):	There are 181 unplaced pins or pins without metal layer geometry or M0 terms without V01 and there will be no connection to these pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (3498375 1340800)
coreBox:    (21000 20800) (3478375 1320800)
Number of multi-gpin terms=1271, multi-gpins=2542, moved blk term=0/0

Phase 1a route (0:00:00.1 584.7M):
Est net length = 2.263e+06um = 1.180e+06H + 1.084e+06V
Usage: (37.7%H 53.7%V) = (1.349e+06um 1.794e+06um) = (192761 138009)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 7055 = 288 (0.56% H) + 6767 (13.25% V)

Phase 1b route (0:00:00.0 586.7M):
Usage: (37.7%H 53.7%V) = (1.349e+06um 1.794e+06um) = (192668 138009)
Overflow: 6754 = 171 (0.34% H) + 6583 (12.89% V)

Phase 1c route (0:00:00.0 586.7M):
Usage: (37.5%H 53.8%V) = (1.343e+06um 1.798e+06um) = (191893 138321)
Overflow: 6066 = 111 (0.22% H) + 5955 (11.66% V)

Phase 1d route (0:00:00.0 586.7M):
Usage: (37.7%H 54.2%V) = (1.349e+06um 1.811e+06um) = (192729 139298)
Overflow: 4159 = 14 (0.03% H) + 4145 (8.11% V)

Phase 1a-1d Overflow: 0.03% H + 8.11% V (0:00:00.2 586.7M)


Phase 1e route (0:00:00.0 586.7M):
Usage: (38.1%H 54.8%V) = (1.364e+06um 1.830e+06um) = (194823 140796)
Overflow: 2198 = 6 (0.01% H) + 2192 (4.29% V)

Phase 1f route (0:00:00.0 587.7M):
Usage: (38.5%H 55.1%V) = (1.379e+06um 1.842e+06um) = (196995 141714)
Overflow: 1160 = 1 (0.00% H) + 1159 (2.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	43	 0.08%
 -1:	1	 0.00%	1095	 2.14%
--------------------------------------
  0:	158	 0.31%	7810	15.29%
  1:	572	 1.12%	9221	18.05%
  2:	1571	 3.08%	10326	20.21%
  3:	3525	 6.90%	9896	19.37%
  4:	5833	11.42%	7638	14.95%
  5:	39428	77.18%	5057	 9.90%


Phase 1e-1f Overflow: 0.00% H + 2.27% V (0:00:00.1 587.7M)

Global route (cpu=0.2s real=0.0s 587.7M)


*** After '-updateRemainTrks' operation: 

Usage: (38.5%H 55.1%V) = (1.379e+06um 1.842e+06um) = (196995 141714)
Overflow: 1160 = 1 (0.00% H) + 1159 (2.27% V)

Phase 1l Overflow: 0.00% H + 2.27% V (0:00:00.1 587.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	43	 0.08%
 -1:	1	 0.00%	1095	 2.14%
--------------------------------------
  0:	158	 0.31%	7810	15.29%
  1:	572	 1.12%	9221	18.05%
  2:	1571	 3.08%	10326	20.21%
  3:	3525	 6.90%	9896	19.37%
  4:	5833	11.42%	7638	14.95%
  5:	39428	77.18%	5057	 9.90%


*** Completed Phase 1 route (0:00:00.3 587.7M) ***


Total length: 2.349e+06um, number of vias: 128823
M1(H) length: 0.000e+00um, number of vias: 64159
M2(V) length: 1.167e+06um, number of vias: 64664
M3(H) length: 1.182e+06um
*** Completed Phase 2 route (0:00:00.3 599.8M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=599.8M) ***
**WARN: (ENCTR-7103):	There were 181 unplaced pins or pins without metal layer geometry and there is no connection to these pins.
Peak Memory Usage was 587.7M 
*** Finished trialRoute (cpu=0:00:00.6 mem=599.8M) ***

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'VGA' of instances=15631 and nets=15859 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design VGA.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 599.770M)
Found active setup analysis view analysis_view_setup
Found active hold analysis view analysis_view_hold
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=628.789 CPU=0:00:00.4 REAL=0:00:00.0)
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -62.887 |
|           TNS (ns):|-1.15e+05|
|    Violating Paths:|  7092   |
|          All Paths:|  14662  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    430 (430)     |   -1.472   |    430 (430)     |
|   max_tran     |   3977 (26133)   |  -56.059   |   4684 (26840)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.484%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 628.8M, totSessionCpu=0:00:11 **
** INFO : this run is activating 'allEndPoints' option
Core basic site is standard
Core basic site is standard
*** Starting optimizing excluded clock nets MEM= 628.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 628.8M) ***
Core basic site is standard
Core basic site is standard
*info: There are 12 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 5 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 630.5M, totSessionCpu=0:00:11 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=630.5M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|  6095   | 28500   |   521   |    521  |     0   |     0   |     0   |     0   | -62.89 |  68.46  |            |           |
|   134   |   306   |     0   |      0  |     0   |     0   |     0   |     0   | -23.36 |  72.20  |   0:00:10.0|     675.2M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:10.0 mem=675.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 656.1M, totSessionCpu=0:00:22 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
Iter 1: high fanout nets: 0 density 72.203323
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -23.360  TNS Slack -812.536 
+--------+--------+----------+------------+--------+-------------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup| End Point
+--------+--------+----------+------------+--------+-------------------+---------+
| -23.360|-812.536|    72.20%|   0:00:00.0|  675.2M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -23.360|-774.021|    72.22%|   0:00:00.0|  675.2M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -23.360|-584.976|    72.22%|   0:00:00.0|  675.2M|analysis_view_setup| default | u2/vmemA_reg_31/D
+--------+--------+----------+------------+--------+-------------------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=675.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=675.2M) ***
** GigaOpt Global Opt End WNS Slack -23.360  TNS Slack -584.976 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 656.1M, totSessionCpu=0:00:23 **
*** Timing NOT met, worst failing slack is -23.360
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is standard
Core basic site is standard
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -23.360  TNS Slack -584.976 Density 72.22
** reclaim pass 0 (0.2) : commits = 3
** reclaim pass 1 (0.4) : commits = 258
** reclaim pass 2 (0.1) : commits = 17
** reclaim pass 3 (0.0) : commits = 1
** reclaim pass 4 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -23.345  TNS Slack -585.497 Density 72.08

** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 0 Resize = 271 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |     264  |       0    |
| Num insts Downsized               |     264  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:01.0) (real = 0:00:01.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 664.5M, totSessionCpu=0:00:24 **
**INFO : Launching the early exit mechanism
Core basic site is standard
Core basic site is standard
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Core basic site is standard
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17438 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 44.4 % ( 120 / 270 )
Core basic site is standard
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=664.5MB) @(0:00:23.7 - 0:00:23.7).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=664.5MB) @(0:00:23.7 - 0:00:24.1).
move report: preRPlace moves 7159 insts, mean move: 3.62 um, max move: 32.20 um
	max move on inst (u4/mem/U4251): (2220.40, 670.80) --> (2188.20, 670.80)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.822e+06 = 9.971e+05 H + 8.248e+05 V
wire length = 1.788e+06 = 9.635e+05 H + 8.248e+05 V
Placement tweakage ends.
move report: tweak moves 3635 insts, mean move: 21.55 um, max move: 754.60 um
	max move on inst (u4/mem/FE_OFC262_line_fifo_d_6): (1425.20, 839.80) --> (670.60, 839.80)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=664.5MB) @(0:00:24.1 - 0:00:24.2).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=664.5MB) @(0:00:24.2 - 0:00:24.2).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8110 insts, mean move: 11.26 um, max move: 754.60 um
	max move on inst (u4/mem/FE_OFC262_line_fifo_d_6): (1425.20, 839.80) --> (670.60, 839.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       754.60 um
  inst (u4/mem/FE_OFC262_line_fifo_d_6) with max move: (1425.2, 839.8) -> (670.6, 839.8)
  mean    (X+Y) =        11.26 um
Total instances flipped for WireLenOpt: 118
Total instances flipped, including legalization: 400
Total instances moved : 8110
*** cpu=0:00:00.5   mem=664.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=664.5MB) @(0:00:23.7 - 0:00:24.2).
Total net length = 1.789e+06 (9.637e+05 8.248e+05) (ext = 1.828e+04)
Core basic site is standard
default core: bins with density >  0.75 = 45.9 % ( 124 / 270 )
*** Starting trialRoute (mem=664.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (ENCTR-7102):	There are 181 unplaced pins or pins without metal layer geometry or M0 terms without V01 and there will be no connection to these pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (3498375 1340800)
coreBox:    (21000 20800) (3478375 1320800)
Number of multi-gpin terms=1453, multi-gpins=2906, moved blk term=0/0

Phase 1a route (0:00:00.1 664.5M):
Est net length = 2.400e+06um = 1.269e+06H + 1.131e+06V
Usage: (40.4%H 56.6%V) = (1.446e+06um 1.891e+06um) = (206546 145484)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 7826 = 635 (1.24% H) + 7191 (14.08% V)

Phase 1b route (0:00:00.0 664.5M):
Usage: (40.4%H 56.6%V) = (1.445e+06um 1.891e+06um) = (206425 145484)
Overflow: 7333 = 316 (0.62% H) + 7017 (13.73% V)

Phase 1c route (0:00:00.0 664.5M):
Usage: (40.3%H 56.8%V) = (1.442e+06um 1.896e+06um) = (205945 145820)
Overflow: 6617 = 191 (0.37% H) + 6425 (12.58% V)

Phase 1d route (0:00:00.0 664.5M):
Usage: (40.4%H 57.1%V) = (1.448e+06um 1.909e+06um) = (206794 146812)
Overflow: 4773 = 53 (0.10% H) + 4720 (9.24% V)

Phase 1a-1d Overflow: 0.10% H + 9.24% V (0:00:00.2 664.5M)


Phase 1e route (0:00:00.1 664.5M):
Usage: (40.9%H 57.8%V) = (1.463e+06um 1.931e+06um) = (208939 148572)
Overflow: 2353 = 4 (0.01% H) + 2349 (4.60% V)

Phase 1f route (0:00:00.1 664.5M):
Usage: (41.4%H 58.2%V) = (1.483e+06um 1.945e+06um) = (211794 149616)
Overflow: 1113 = 0 (0.00% H) + 1113 (2.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	33	 0.06%
 -1:	0	 0.00%	1066	 2.09%
--------------------------------------
  0:	471	 0.92%	9510	18.61%
  1:	1215	 2.38%	10156	19.88%
  2:	2404	 4.71%	9866	19.31%
  3:	4203	 8.23%	9174	17.96%
  4:	6133	12.00%	6543	12.81%
  5:	36662	71.76%	4740	 9.28%


Phase 1e-1f Overflow: 0.00% H + 2.18% V (0:00:00.1 664.5M)

Global route (cpu=0.3s real=0.0s 664.5M)


*** After '-updateRemainTrks' operation: 

Usage: (41.4%H 58.2%V) = (1.483e+06um 1.945e+06um) = (211794 149616)
Overflow: 1113 = 0 (0.00% H) + 1113 (2.18% V)

Phase 1l Overflow: 0.00% H + 2.18% V (0:00:00.1 664.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	33	 0.06%
 -1:	0	 0.00%	1066	 2.09%
--------------------------------------
  0:	471	 0.92%	9510	18.61%
  1:	1215	 2.38%	10156	19.88%
  2:	2404	 4.71%	9866	19.31%
  3:	4203	 8.23%	9174	17.96%
  4:	6133	12.00%	6543	12.81%
  5:	36662	71.76%	4740	 9.28%


*** Completed Phase 1 route (0:00:00.3 664.5M) ***


Total length: 2.500e+06um, number of vias: 135438
M1(H) length: 0.000e+00um, number of vias: 67769
M2(V) length: 1.227e+06um, number of vias: 67669
M3(H) length: 1.273e+06um
*** Completed Phase 2 route (0:00:00.3 664.5M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=664.5M) ***
**WARN: (ENCTR-7103):	There were 181 unplaced pins or pins without metal layer geometry and there is no connection to these pins.
Peak Memory Usage was 664.5M 
*** Finished trialRoute (cpu=0:00:00.6 mem=664.5M) ***

Extraction called for design 'VGA' of instances=17438 and nets=17669 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design VGA.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 664.520M)
Trial Route Overflow 0.0(H) 2.17794599037(V)
**INFO: setDesignMode -flowEffort high -> setting 'setPlaceMode -congRepairEffort high' for the duration of this command.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
Start repairing congestion with level 4.
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Apply auto density screen in post-place stage.
Iteration  8: Total net bbox = 1.577e+06 (8.30e+05 7.47e+05)
              Est.  stn bbox = 1.577e+06 (8.30e+05 7.47e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 662.8M
Iteration  9: Total net bbox = 1.596e+06 (8.45e+05 7.51e+05)
              Est.  stn bbox = 1.596e+06 (8.45e+05 7.51e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 662.8M
Iteration 10: Total net bbox = 1.666e+06 (8.82e+05 7.83e+05)
              Est.  stn bbox = 1.666e+06 (8.82e+05 7.83e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 662.8M
Iteration 11: Total net bbox = 1.703e+06 (9.04e+05 7.99e+05)
              Est.  stn bbox = 1.703e+06 (9.04e+05 7.99e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 662.8M
Core basic site is standard
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17438 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=662.8MB) @(0:00:30.2 - 0:00:30.5).
move report: preRPlace moves 7680 insts, mean move: 3.67 um, max move: 25.60 um
	max move on inst (u4/mem/U1338): (1482.60, 1151.80) --> (1470.00, 1138.80)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.768e+06 = 9.518e+05 H + 8.160e+05 V
wire length = 1.685e+06 = 8.686e+05 H + 8.160e+05 V
Placement tweakage ends.
move report: tweak moves 3842 insts, mean move: 16.80 um, max move: 257.60 um
	max move on inst (u1/U91): (2861.60, 306.80) --> (2604.00, 306.80)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=662.8MB) @(0:00:30.5 - 0:00:30.6).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=662.8MB) @(0:00:30.6 - 0:00:30.6).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 9406 insts, mean move: 8.71 um, max move: 257.60 um
	max move on inst (u1/U91): (2861.60, 306.80) --> (2604.00, 306.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       257.60 um
  inst (u1/U91) with max move: (2861.6, 306.8) -> (2604, 306.8)
  mean    (X+Y) =         8.71 um
Total instances flipped for WireLenOpt: 173
Total instances flipped, including legalization: 5567
Total instances moved : 9406
*** cpu=0:00:00.4   mem=662.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=662.8MB) @(0:00:30.2 - 0:00:30.6).
Total net length = 1.683e+06 (8.689e+05 8.140e+05) (ext = 1.722e+04)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
*** Starting trialRoute (mem=662.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (ENCTR-7102):	There are 181 unplaced pins or pins without metal layer geometry or M0 terms without V01 and there will be no connection to these pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (3498375 1340800)
coreBox:    (21000 20800) (3478375 1320800)
Number of multi-gpin terms=1659, multi-gpins=3318, moved blk term=0/0

Phase 1a route (0:00:00.1 662.8M):
Est net length = 2.257e+06um = 1.162e+06H + 1.095e+06V
Usage: (37.5%H 55.3%V) = (1.344e+06um 1.846e+06um) = (191987 141987)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 3208 = 34 (0.07% H) + 3174 (6.21% V)

Phase 1b route (0:00:00.0 662.8M):
Usage: (37.5%H 55.3%V) = (1.342e+06um 1.846e+06um) = (191783 141987)
Overflow: 2978 = 13 (0.03% H) + 2965 (5.80% V)

Phase 1c route (0:00:00.0 662.8M):
Usage: (37.4%H 55.4%V) = (1.339e+06um 1.849e+06um) = (191263 142199)
Overflow: 2699 = 6 (0.01% H) + 2693 (5.27% V)

Phase 1d route (0:00:00.0 662.8M):
Usage: (37.5%H 55.5%V) = (1.341e+06um 1.854e+06um) = (191610 142591)
Overflow: 1962 = 2 (0.00% H) + 1960 (3.84% V)

Phase 1a-1d Overflow: 0.00% H + 3.84% V (0:00:00.2 662.8M)


Phase 1e route (0:00:00.0 662.8M):
Usage: (37.5%H 55.8%V) = (1.343e+06um 1.862e+06um) = (191882 143239)
Overflow: 1232 = 0 (0.00% H) + 1232 (2.41% V)

Phase 1f route (0:00:00.0 662.8M):
Usage: (37.8%H 56.0%V) = (1.352e+06um 1.870e+06um) = (193172 143851)
Overflow: 540 = 0 (0.00% H) + 540 (1.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.01%
 -1:	0	 0.00%	534	 1.05%
--------------------------------------
  0:	51	 0.10%	6503	12.73%
  1:	262	 0.51%	10504	20.56%
  2:	1103	 2.16%	12559	24.58%
  3:	2846	 5.57%	11005	21.54%
  4:	5973	11.69%	6289	12.31%
  5:	40853	79.97%	3690	 7.22%


Phase 1e-1f Overflow: 0.00% H + 1.06% V (0:00:00.1 662.8M)

Global route (cpu=0.2s real=1.0s 662.8M)


*** After '-updateRemainTrks' operation: 

Usage: (37.8%H 56.0%V) = (1.352e+06um 1.870e+06um) = (193172 143851)
Overflow: 540 = 0 (0.00% H) + 540 (1.06% V)

Phase 1l Overflow: 0.00% H + 1.06% V (0:00:00.1 662.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.01%
 -1:	0	 0.00%	534	 1.05%
--------------------------------------
  0:	51	 0.10%	6503	12.73%
  1:	262	 0.51%	10504	20.56%
  2:	1103	 2.16%	12559	24.58%
  3:	2846	 5.57%	11005	21.54%
  4:	5973	11.69%	6289	12.31%
  5:	40853	79.97%	3690	 7.22%


*** Completed Phase 1 route (0:00:00.3 662.8M) ***


Total length: 2.328e+06um, number of vias: 133748
M1(H) length: 0.000e+00um, number of vias: 67769
M2(V) length: 1.176e+06um, number of vias: 65979
M3(H) length: 1.152e+06um
*** Completed Phase 2 route (0:00:00.3 662.8M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=662.8M) ***
**WARN: (ENCTR-7103):	There were 181 unplaced pins or pins without metal layer geometry and there is no connection to these pins.
Peak Memory Usage was 662.8M 
*** Finished trialRoute (cpu=0:00:00.6 mem=662.8M) ***

Trial Route Overflow 0.000000(H) 1.056328(V).
Start repairing congestion with level 4.
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Apply auto density screen in post-place stage.
Iteration  8: Total net bbox = 1.564e+06 (8.29e+05 7.34e+05)
              Est.  stn bbox = 1.564e+06 (8.29e+05 7.34e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 662.8M
Iteration  9: Total net bbox = 1.583e+06 (8.42e+05 7.40e+05)
              Est.  stn bbox = 1.583e+06 (8.42e+05 7.40e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 662.8M
Iteration 10: Total net bbox = 1.649e+06 (8.76e+05 7.73e+05)
              Est.  stn bbox = 1.649e+06 (8.76e+05 7.73e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 662.8M
Iteration 11: Total net bbox = 1.685e+06 (8.97e+05 7.89e+05)
              Est.  stn bbox = 1.685e+06 (8.97e+05 7.89e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 662.8M
Core basic site is standard
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17438 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=662.8MB) @(0:00:36.3 - 0:00:36.6).
move report: preRPlace moves 7135 insts, mean move: 3.33 um, max move: 26.60 um
	max move on inst (u4/mem/U4491): (112.00, 696.80) --> (138.60, 696.80)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.750e+06 = 9.453e+05 H + 8.049e+05 V
wire length = 1.672e+06 = 8.674e+05 H + 8.049e+05 V
Placement tweakage ends.
move report: tweak moves 3554 insts, mean move: 16.91 um, max move: 1744.40 um
	max move on inst (u1/U91): (2872.80, 332.80) --> (1128.40, 332.80)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=662.8MB) @(0:00:36.6 - 0:00:36.7).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=662.8MB) @(0:00:36.7 - 0:00:36.7).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8798 insts, mean move: 8.43 um, max move: 1741.60 um
	max move on inst (u1/U91): (2870.00, 332.80) --> (1128.40, 332.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =      1741.60 um
  inst (u1/U91) with max move: (2870, 332.8) -> (1128.4, 332.8)
  mean    (X+Y) =         8.43 um
Total instances flipped for WireLenOpt: 156
Total instances flipped, including legalization: 5975
Total instances moved : 8798
*** cpu=0:00:00.4   mem=662.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=662.8MB) @(0:00:36.3 - 0:00:36.7).
Total net length = 1.672e+06 (8.676e+05 8.043e+05) (ext = 1.737e+04)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
*** Starting trialRoute (mem=662.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (ENCTR-7102):	There are 181 unplaced pins or pins without metal layer geometry or M0 terms without V01 and there will be no connection to these pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (3498375 1340800)
coreBox:    (21000 20800) (3478375 1320800)
Number of multi-gpin terms=1766, multi-gpins=3532, moved blk term=0/0

Phase 1a route (0:00:00.1 662.8M):
Est net length = 2.231e+06um = 1.157e+06H + 1.074e+06V
Usage: (37.3%H 54.6%V) = (1.337e+06um 1.821e+06um) = (190992 140039)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2897 = 96 (0.19% H) + 2800 (5.48% V)

Phase 1b route (0:00:00.0 662.8M):
Usage: (37.3%H 54.6%V) = (1.336e+06um 1.821e+06um) = (190804 140039)
Overflow: 2607 = 11 (0.02% H) + 2596 (5.08% V)

Phase 1c route (0:00:00.0 662.8M):
Usage: (37.2%H 54.6%V) = (1.332e+06um 1.823e+06um) = (190322 140215)
Overflow: 2309 = 5 (0.01% H) + 2304 (4.51% V)

Phase 1d route (0:00:00.0 662.8M):
Usage: (37.3%H 54.7%V) = (1.334e+06um 1.827e+06um) = (190618 140516)
Overflow: 1690 = 0 (0.00% H) + 1690 (3.31% V)

Phase 1a-1d Overflow: 0.00% H + 3.31% V (0:00:00.2 662.8M)


Phase 1e route (0:00:00.0 662.8M):
Usage: (37.3%H 54.9%V) = (1.335e+06um 1.833e+06um) = (190771 140983)
Overflow: 1123 = 0 (0.00% H) + 1123 (2.20% V)

Phase 1f route (0:00:00.0 662.8M):
Usage: (37.5%H 55.2%V) = (1.342e+06um 1.841e+06um) = (191746 141579)
Overflow: 528 = 0 (0.00% H) + 528 (1.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.01%
 -1:	0	 0.00%	521	 1.02%
--------------------------------------
  0:	52	 0.10%	6345	12.42%
  1:	259	 0.51%	10203	19.97%
  2:	1096	 2.15%	12307	24.09%
  3:	2934	 5.74%	11131	21.79%
  4:	5768	11.29%	6608	12.93%
  5:	40979	80.21%	3968	 7.77%


Phase 1e-1f Overflow: 0.00% H + 1.03% V (0:00:00.1 662.8M)

Global route (cpu=0.2s real=0.0s 662.8M)


*** After '-updateRemainTrks' operation: 

Usage: (37.5%H 55.2%V) = (1.342e+06um 1.841e+06um) = (191746 141579)
Overflow: 528 = 0 (0.00% H) + 528 (1.03% V)

Phase 1l Overflow: 0.00% H + 1.03% V (0:00:00.1 662.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.01%
 -1:	0	 0.00%	521	 1.02%
--------------------------------------
  0:	52	 0.10%	6345	12.42%
  1:	259	 0.51%	10203	19.97%
  2:	1096	 2.15%	12307	24.09%
  3:	2934	 5.74%	11131	21.79%
  4:	5768	11.29%	6608	12.93%
  5:	40979	80.21%	3968	 7.77%


*** Completed Phase 1 route (0:00:00.3 662.8M) ***


Total length: 2.300e+06um, number of vias: 132729
M1(H) length: 0.000e+00um, number of vias: 67769
M2(V) length: 1.155e+06um, number of vias: 64960
M3(H) length: 1.144e+06um
*** Completed Phase 2 route (0:00:00.3 662.8M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=662.8M) ***
**WARN: (ENCTR-7103):	There were 181 unplaced pins or pins without metal layer geometry and there is no connection to these pins.
Peak Memory Usage was 662.8M 
*** Finished trialRoute (cpu=0:00:00.6 mem=662.8M) ***

Trial Route Overflow 0.000000(H) 1.033650(V).
Start repairing congestion with level 4.
congRepair additional round: bin height 2 and width 2
Apply auto density screen in post-place stage.
Iteration 10: Total net bbox = 1.659e+06 (8.80e+05 7.79e+05)
              Est.  stn bbox = 1.659e+06 (8.80e+05 7.79e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 662.8M
Iteration 11: Total net bbox = 1.697e+06 (9.03e+05 7.94e+05)
              Est.  stn bbox = 1.697e+06 (9.03e+05 7.94e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 662.8M
Core basic site is standard
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17438 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=662.8MB) @(0:00:38.6 - 0:00:39.0).
move report: preRPlace moves 7219 insts, mean move: 3.50 um, max move: 24.20 um
	max move on inst (u1/htim_reg_1): (2871.40, 280.80) --> (2860.20, 267.80)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.758e+06 = 9.475e+05 H + 8.103e+05 V
wire length = 1.681e+06 = 8.708e+05 H + 8.103e+05 V
Placement tweakage ends.
move report: tweak moves 3345 insts, mean move: 16.55 um, max move: 1003.80 um
	max move on inst (u1/U91): (1178.80, 332.80) --> (175.00, 332.80)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=662.8MB) @(0:00:39.0 - 0:00:39.1).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=662.8MB) @(0:00:39.1 - 0:00:39.1).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8718 insts, mean move: 8.14 um, max move: 1003.80 um
	max move on inst (u1/U91): (1178.80, 332.80) --> (175.00, 332.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =      1003.80 um
  inst (u1/U91) with max move: (1178.8, 332.8) -> (175, 332.8)
  mean    (X+Y) =         8.14 um
Total instances flipped for WireLenOpt: 182
Total instances flipped, including legalization: 6054
Total instances moved : 8718
*** cpu=0:00:00.4   mem=662.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=662.8MB) @(0:00:38.6 - 0:00:39.1).
Total net length = 1.680e+06 (8.711e+05 8.091e+05) (ext = 1.747e+04)
*** Starting trialRoute (mem=662.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (ENCTR-7102):	There are 181 unplaced pins or pins without metal layer geometry or M0 terms without V01 and there will be no connection to these pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (3498375 1340800)
coreBox:    (21000 20800) (3478375 1320800)
Number of multi-gpin terms=1748, multi-gpins=3496, moved blk term=0/0

Phase 1a route (0:00:00.1 662.8M):
Est net length = 2.233e+06um = 1.157e+06H + 1.076e+06V
Usage: (37.3%H 54.5%V) = (1.336e+06um 1.819e+06um) = (190885 139911)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2803 = 172 (0.34% H) + 2631 (5.15% V)

Phase 1b route (0:00:00.0 662.8M):
Usage: (37.3%H 54.5%V) = (1.335e+06um 1.819e+06um) = (190672 139910)
Overflow: 2465 = 56 (0.11% H) + 2409 (4.72% V)

Phase 1c route (0:00:00.0 662.8M):
Usage: (37.2%H 54.6%V) = (1.331e+06um 1.821e+06um) = (190153 140088)
Overflow: 2167 = 36 (0.07% H) + 2132 (4.17% V)

Phase 1d route (0:00:00.0 662.8M):
Usage: (37.3%H 54.7%V) = (1.333e+06um 1.826e+06um) = (190496 140436)
Overflow: 1528 = 17 (0.03% H) + 1510 (2.96% V)

Phase 1a-1d Overflow: 0.03% H + 2.96% V (0:00:00.1 662.8M)


Phase 1e route (0:00:00.0 662.8M):
Usage: (37.2%H 54.9%V) = (1.333e+06um 1.831e+06um) = (190463 140872)
Overflow: 1053 = 1 (0.00% H) + 1052 (2.06% V)

Phase 1f route (0:00:00.0 662.8M):
Usage: (37.4%H 55.1%V) = (1.339e+06um 1.838e+06um) = (191354 141411)
Overflow: 506 = 0 (0.00% H) + 506 (0.99% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	502	 0.98%
--------------------------------------
  0:	50	 0.10%	5998	11.74%
  1:	276	 0.54%	10216	20.00%
  2:	1215	 2.38%	12773	25.00%
  3:	3045	 5.96%	11337	22.19%
  4:	5629	11.02%	6437	12.60%
  5:	40873	80.01%	3822	 7.48%


Phase 1e-1f Overflow: 0.00% H + 0.99% V (0:00:00.1 662.8M)

Global route (cpu=0.2s real=0.0s 662.8M)


*** After '-updateRemainTrks' operation: 

Usage: (37.4%H 55.1%V) = (1.339e+06um 1.838e+06um) = (191354 141411)
Overflow: 506 = 0 (0.00% H) + 506 (0.99% V)

Phase 1l Overflow: 0.00% H + 0.99% V (0:00:00.1 662.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.01%
 -1:	0	 0.00%	502	 0.98%
--------------------------------------
  0:	50	 0.10%	5998	11.74%
  1:	276	 0.54%	10216	20.00%
  2:	1215	 2.38%	12773	25.00%
  3:	3045	 5.96%	11337	22.19%
  4:	5629	11.02%	6437	12.60%
  5:	40873	80.01%	3822	 7.48%


*** Completed Phase 1 route (0:00:00.3 662.8M) ***


Total length: 2.299e+06um, number of vias: 132374
M1(H) length: 0.000e+00um, number of vias: 67769
M2(V) length: 1.156e+06um, number of vias: 64605
M3(H) length: 1.143e+06um
*** Completed Phase 2 route (0:00:00.3 662.8M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=662.8M) ***
**WARN: (ENCTR-7103):	There were 181 unplaced pins or pins without metal layer geometry and there is no connection to these pins.
Peak Memory Usage was 662.8M 
*** Finished trialRoute (cpu=0:00:00.6 mem=662.8M) ***

End of congRepair (cpu=0:00:14.6, real=0:00:15.0)
*** Starting trialRoute (mem=662.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=662.8M) ***

Extraction called for design 'VGA' of instances=17438 and nets=17669 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design VGA.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 662.844M)
Found active setup analysis view analysis_view_setup
Found active hold analysis view analysis_view_hold
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=654.773 CPU=0:00:00.5 REAL=0:00:01.0)
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1

------------------------------------------------------------
     Summary (cpu=0.27min real=0.28min mem=662.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -21.860 |
|           TNS (ns):| -2998.8 |
|    Violating Paths:|   342   |
|          All Paths:|  14658  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.257   |      1 (1)       |
|   max_tran     |    503 (540)     |  -30.420   |    511 (548)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.081%
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 654.8M, totSessionCpu=0:00:41 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|   941   |  1554   |     1   |      1  |     0   |     0   |     0   |     0   | -21.86 |  72.08  |            |           |
|   121   |   179   |     0   |      0  |     0   |     0   |     0   |     0   | -21.86 |  72.96  |   0:00:02.0|     717.8M|
|    22   |    27   |     0   |      0  |     0   |     0   |     0   |     0   | -21.86 |  73.06  |   0:00:01.0|     717.8M|
|    20   |    25   |     0   |      0  |     0   |     0   |     0   |     0   | -21.86 |  73.07  |   0:00:00.0|     717.8M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=717.8M) ***

*** Starting refinePlace (0:00:43.7 mem=717.8M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17497 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=721.6MB) @(0:00:43.7 - 0:00:44.0).
move report: preRPlace moves 1846 insts, mean move: 2.16 um, max move: 15.80 um
	max move on inst (u4/mem/U5472): (554.40, 46.80) --> (551.60, 33.80)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=721.6MB) @(0:00:44.0 - 0:00:44.0).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1846 insts, mean move: 2.16 um, max move: 15.80 um
	max move on inst (u4/mem/U5472): (554.40, 46.80) --> (551.60, 33.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        15.80 um
  inst (u4/mem/U5472) with max move: (554.4, 46.8) -> (551.6, 33.8)
  mean    (X+Y) =         2.16 um
Total instances moved : 1846
*** cpu=0:00:00.3   mem=721.6M  mem(used)=3.8M***
[CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=721.6MB) @(0:00:43.7 - 0:00:44.0).
*** maximum move = 15.8um ***
*** Finished refinePlace (0:00:44.0 mem=721.6M) ***
*** Finished re-routing un-routed nets (721.6M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=721.6M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view analysis_view_setup
Found active hold analysis view analysis_view_hold
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=702.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -21.860 |
|           TNS (ns):|-552.387 |
|    Violating Paths:|   80    |
|          All Paths:|  14658  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     54 (54)      |   -0.370   |     54 (54)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.067%
Routing Overflow: 0.00% H and 0.99% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 702.5M, totSessionCpu=0:00:44 **
Effort level <high> specified for reg2reg path_group
*** Timing NOT met, worst failing slack is -21.860
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -21.860 TNS Slack -552.388 Density 73.07
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+-------------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup| End Point
+--------+--------+----------+------------+--------+-------------------+---------+
| -21.860|-552.388|    73.07%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -21.227|-546.484|    73.07%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -20.670|-540.672|    73.07%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -20.073|-533.877|    73.08%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -19.512|-526.916|    73.08%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -18.923|-518.997|    73.08%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -18.283|-509.880|    73.08%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -17.722|-501.302|    73.09%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -17.151|-491.943|    73.09%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -16.559|-481.629|    73.09%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -15.951|-471.026|    73.10%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -15.340|-460.629|    73.10%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -14.536|-447.618|    73.10%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -14.097|-440.704|    73.10%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -13.347|-429.456|    73.11%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -13.122|-426.315|    73.11%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -12.852|-422.810|    73.11%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -12.510|-418.597|    73.11%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -12.219|-415.885|    73.11%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -11.972|-413.227|    73.11%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -11.652|-409.380|    73.12%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -11.383|-406.038|    73.13%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -11.093|-374.957|    73.13%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -10.862|-372.168|    73.14%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -10.577|-341.489|    73.15%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
| -10.375|-339.871|    73.15%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
| -10.061|-311.426|    73.16%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -9.757|-308.892|    73.16%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -9.466|-298.715|    73.17%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -9.310|-297.203|    73.17%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -9.099|-286.641|    73.18%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -8.920|-286.376|    73.18%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -8.870|-271.290|    73.19%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -8.848|-271.268|    73.19%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -8.807|-270.769|    73.19%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -8.493|-268.233|    73.20%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -8.169|-255.736|    73.23%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -7.987|-258.785|    73.26%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -7.974|-258.382|    73.27%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -7.336|-247.726|    73.27%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -7.154|-242.280|    73.29%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -6.812|-232.440|    73.30%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -6.422|-216.238|    73.31%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -6.271|-202.915|    73.32%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -6.183|-192.102|    73.33%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -6.173|-191.986|    73.33%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -6.016|-184.088|    73.34%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -5.848|-174.391|    73.35%|   0:00:01.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -5.564|-160.472|    73.36%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -5.439|-169.200|    73.37%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -5.023|-144.856|    73.39%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -4.721|-162.033|    73.40%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -4.613|-161.743|    73.42%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -4.464|-153.323|    73.42%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -4.453|-152.719|    73.43%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -4.453|-144.220|    73.43%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -4.298|-142.417|    73.43%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -4.260|-141.250|    73.43%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -4.013|-133.894|    73.43%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -3.850|-117.777|    73.43%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -3.835|-107.663|    73.44%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -3.325|-102.460|    73.45%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -3.145| -95.029|    73.45%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -3.120| -87.696|    73.45%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -2.945| -83.374|    73.46%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -2.638| -79.240|    73.46%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -2.471| -74.071|    73.46%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -2.299| -60.134|    73.47%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/wptr_reg_3/D
|  -1.974| -50.845|    73.48%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -1.880| -40.901|    73.48%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/fifo_cnt_reg_3/D
|  -1.689| -36.214|    73.48%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -1.660| -34.599|    73.48%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -1.595| -29.625|    73.49%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -1.555| -29.424|    73.49%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -1.422| -29.360|    73.49%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -1.422| -25.006|    73.50%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_31/D
|  -1.230| -22.358|    73.50%|   0:00:00.0|  721.6M|analysis_view_setup| default | ERR_O
|  -1.071| -19.428|    73.51%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_2/D
|  -0.884| -17.179|    73.51%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_2/D
|  -0.791| -15.806|    73.51%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/wptr_reg_3/D
|  -0.752| -10.910|    73.51%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.735| -12.090|    73.51%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.727| -10.179|    73.52%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/wptr_reg_3/D
|  -0.727|  -9.715|    73.53%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/wptr_reg_3/D
|  -0.619|  -8.960|    73.53%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.556|  -8.730|    73.53%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.556|  -3.880|    73.53%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.556|  -3.748|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.540|  -3.596|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.540|  -3.462|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.516|  -3.414|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/rptr_reg_3/D
|  -0.485|  -3.225|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.432|  -3.340|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.432|  -2.548|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.253|  -0.438|    73.53%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/vmemA_reg_13/D
|  -0.107|  -0.185|    73.53%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|  -0.090|  -0.090|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|   0.015|   0.000|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|   0.086|   0.000|    73.54%|   0:00:01.0|  721.6M|analysis_view_setup| default | u2/color_proc/c_state_reg_0/D
|   0.315|   0.000|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/fifo_cnt_reg_4/D
|   0.315|   0.000|    73.54%|   0:00:00.0|  721.6M|analysis_view_setup| default | u2/pixel_buf/fifo_cnt_reg_4/D
+--------+--------+----------+------------+--------+-------------------+---------+

*** Finish Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=721.6M) ***
** GigaOpt Optimizer WNS Slack 0.315 TNS Slack 0.000 Density 73.54
*** Starting refinePlace (0:00:46.9 mem=721.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17679 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=727.0MB) @(0:00:47.0 - 0:00:47.2).
move report: preRPlace moves 1591 insts, mean move: 4.79 um, max move: 36.80 um
	max move on inst (u2/add_296/U9): (3078.60, 514.80) --> (3054.80, 501.80)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=727.0MB) @(0:00:47.2 - 0:00:47.3).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1591 insts, mean move: 4.79 um, max move: 36.80 um
	max move on inst (u2/add_296/U9): (3078.60, 514.80) --> (3054.80, 501.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        36.80 um
  inst (u2/add_296/U9) with max move: (3078.6, 514.8) -> (3054.8, 501.8)
  mean    (X+Y) =         4.79 um
Total instances flipped for legalization: 4
Total instances moved : 1591
*** cpu=0:00:00.3   mem=727.0M  mem(used)=5.4M***
[CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=727.0MB) @(0:00:47.0 - 0:00:47.3).
*** maximum move = 36.8um ***
*** Finished refinePlace (0:00:47.3 mem=727.0M) ***
*** Finished re-routing un-routed nets (727.0M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=727.0M) ***
** GigaOpt Optimizer WNS Slack 0.315 TNS Slack 0.000 Density 73.50
** GigaOpt Optimizer WNS Slack 0.315 TNS Slack 0.000 Density 73.50
Core basic site is standard
Core basic site is standard
+--------+--------+----------+------------+--------+-------------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup| End Point
+--------+--------+----------+------------+--------+-------------------+---------+
|   0.315|   0.000|    73.50%|   0:00:00.0|  727.0M|analysis_view_setup| default | u2/pixel_buf/fifo_cnt_reg_4/D
Core basic site is standard
Core basic site is standard
+--------+--------+----------+------------+--------+-------------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.2 real=0:00:01.0 mem=736.9M) ***
*** Starting refinePlace (0:00:47.7 mem=736.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17679 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=736.9MB) @(0:00:47.7 - 0:00:47.8).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=736.9MB) @(0:00:47.8 - 0:00:47.8).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=736.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=736.9MB) @(0:00:47.7 - 0:00:47.8).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:00:47.8 mem=736.9M) ***
*** Finished re-routing un-routed nets (736.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=736.9M) ***
** GigaOpt Optimizer WNS Slack 0.317 TNS Slack 0.000 Density 73.50

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=736.9M) ***

End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Found active setup analysis view analysis_view_setup
Found active hold analysis view analysis_view_hold

------------------------------------------------------------
     Summary (cpu=0.05min real=0.07min mem=717.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.317  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  14658  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.370   |     53 (53)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.499%
Routing Overflow: 0.00% H and 0.99% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 717.9M, totSessionCpu=0:00:48 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.317 TNS Slack 0.000 Density 73.50

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=736.9M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view analysis_view_setup
Found active hold analysis view analysis_view_hold

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg

Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=717.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.317  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  14658  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.370   |     53 (53)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.499%
Routing Overflow: 0.00% H and 0.99% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:41, mem = 717.9M, totSessionCpu=0:00:49 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: target slack met, skip TNS optimization
Found active setup analysis view analysis_view_setup
Found active hold analysis view analysis_view_hold

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=717.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.317  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  14658  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.370   |     53 (53)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.499%
Routing Overflow: 0.00% H and 0.99% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:41, mem = 717.9M, totSessionCpu=0:00:49 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=717.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (ENCTR-7102):	There are 181 unplaced pins or pins without metal layer geometry or M0 terms without V01 and there will be no connection to these pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (3498375 1340800)
coreBox:    (21000 20800) (3478375 1320800)
Number of multi-gpin terms=1964, multi-gpins=4122, moved blk term=0/0

Phase 1a route (0:00:00.1 717.9M):
Est net length = 2.244e+06um = 1.164e+06H + 1.080e+06V
Usage: (37.6%H 55.0%V) = (1.346e+06um 1.833e+06um) = (192275 141022)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 2704 = 135 (0.26% H) + 2569 (5.03% V)

Phase 1b route (0:00:00.0 717.9M):
Usage: (37.6%H 55.0%V) = (1.344e+06um 1.833e+06um) = (192070 141022)
Overflow: 2389 = 49 (0.10% H) + 2340 (4.58% V)

Phase 1c route (0:00:00.0 717.9M):
Usage: (37.5%H 55.0%V) = (1.341e+06um 1.836e+06um) = (191583 141198)
Overflow: 2124 = 33 (0.06% H) + 2092 (4.09% V)

Phase 1d route (0:00:00.0 717.9M):
Usage: (37.5%H 55.1%V) = (1.343e+06um 1.840e+06um) = (191888 141504)
Overflow: 1500 = 17 (0.03% H) + 1483 (2.90% V)

Phase 1a-1d Overflow: 0.03% H + 2.90% V (0:00:00.2 717.9M)


Phase 1e route (0:00:00.0 717.9M):
Usage: (37.5%H 55.3%V) = (1.343e+06um 1.846e+06um) = (191867 141979)
Overflow: 1020 = 0 (0.00% H) + 1020 (2.00% V)

Phase 1f route (0:00:00.0 717.9M):
Usage: (37.7%H 55.5%V) = (1.349e+06um 1.853e+06um) = (192712 142526)
Overflow: 463 = 0 (0.00% H) + 463 (0.91% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.01%
 -1:	0	 0.00%	456	 0.89%
--------------------------------------
  0:	51	 0.10%	6155	12.05%
  1:	301	 0.59%	10500	20.55%
  2:	1253	 2.45%	12842	25.14%
  3:	3092	 6.05%	11038	21.61%
  4:	5670	11.10%	6347	12.42%
  5:	40721	79.71%	3745	 7.33%


Phase 1e-1f Overflow: 0.00% H + 0.91% V (0:00:00.1 717.9M)

Global route (cpu=0.3s real=0.0s 717.9M)


*** After '-updateRemainTrks' operation: 

Usage: (37.7%H 55.5%V) = (1.349e+06um 1.853e+06um) = (192712 142526)
Overflow: 463 = 0 (0.00% H) + 463 (0.91% V)

Phase 1l Overflow: 0.00% H + 0.91% V (0:00:00.1 717.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.01%
 -1:	0	 0.00%	456	 0.89%
--------------------------------------
  0:	51	 0.10%	6155	12.05%
  1:	301	 0.59%	10500	20.55%
  2:	1253	 2.45%	12842	25.14%
  3:	3092	 6.05%	11038	21.61%
  4:	5670	11.10%	6347	12.42%
  5:	40721	79.71%	3745	 7.33%


*** Completed Phase 1 route (0:00:00.3 717.9M) ***


Total length: 2.312e+06um, number of vias: 133816
M1(H) length: 0.000e+00um, number of vias: 68264
M2(V) length: 1.163e+06um, number of vias: 65552
M3(H) length: 1.149e+06um
*** Completed Phase 2 route (0:00:00.3 717.9M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=717.9M) ***
**WARN: (ENCTR-7103):	There were 181 unplaced pins or pins without metal layer geometry and there is no connection to these pins.
Peak Memory Usage was 717.9M 
*** Finished trialRoute (cpu=0:00:00.7 mem=717.9M) ***

Extraction called for design 'VGA' of instances=17679 and nets=17896 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design VGA.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 717.867M)
*** Starting delays update (0:00:50.3 mem=716.2M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=702.605 CPU=0:00:00.5 REAL=0:00:00.0)
*** Finished delays update (0:00:51.0 mem=702.6M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is standard
Core basic site is standard
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 73.50
** reclaim pass 0 (0.3) : commits = 222
** reclaim pass 1 (0.0) : commits = 21
** reclaim pass 2 (0.0) : commits = 2
** reclaim pass 3 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -0.227  TNS Slack -0.530 Density 73.33

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 242 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |     226  |       0    |
| Num insts Downsized               |     226  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1
** Finished Reclaim (cpu = 0:00:00.7) (real = 0:00:01.0) **
End: GigaOpt Reclaim Optimization
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|    40   |    70   |     0   |      0  |     0   |     0   |     0   |     0   | 0.06 |  73.33  |            |           |
|    15   |    15   |     0   |      0  |     0   |     0   |     0   |     0   | 0.06 |  73.35  |   0:00:01.0|     736.9M|
|    15   |    15   |     0   |      0  |     0   |     0   |     0   |     0   | 0.06 |  73.35  |   0:00:00.0|     736.9M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=736.9M) ***

*** Starting refinePlace (0:00:52.4 mem=736.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17683 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=736.9MB) @(0:00:52.5 - 0:00:52.5).
move report: rPlace moves 10 insts, mean move: 8.90 um, max move: 25.60 um
	max move on inst (u4/mem/U4846): (869.40, 1086.80) --> (856.80, 1099.80)
move report: overall moves 10 insts, mean move: 8.90 um, max move: 25.60 um
	max move on inst (u4/mem/U4846): (869.40, 1086.80) --> (856.80, 1099.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.60 um
  inst (u4/mem/U4846) with max move: (869.4, 1086.8) -> (856.8, 1099.8)
  mean    (X+Y) =         8.90 um
Total instances moved : 10
*** cpu=0:00:00.0   mem=736.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=736.9MB) @(0:00:52.5 - 0:00:52.5).
*** maximum move = 25.6um ***
*** Finished refinePlace (0:00:52.5 mem=736.9M) ***
*** Finished re-routing un-routed nets (736.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=736.9M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 0.316700011492 -> -15.6857004166 (bump = 16.0024004281)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -15.686 TNS Slack -15.686 Density 73.35
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+-------------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup| End Point
+--------+--------+----------+------------+--------+-------------------+---------+
| -15.686| -15.686|    73.35%|   0:00:00.0|  736.9M|analysis_view_setup| default | ERR_O
|   0.061|   0.000|    73.35%|   0:00:00.0|  736.9M|analysis_view_setup| reg2reg | u2/vmemA_reg_31/D
|   0.073|   0.000|    73.35%|   0:00:00.0|  736.9M|analysis_view_setup| reg2reg | u2/vmemA_reg_31/D
|   0.281|   0.000|    73.35%|   0:00:00.0|  736.9M|analysis_view_setup| reg2reg | u2/color_proc/c_state_reg_0/D
|   0.294|   0.000|    73.36%|   0:00:01.0|  736.9M|analysis_view_setup| reg2reg | u2/color_proc/c_state_reg_0/D
|   0.294|   0.000|    73.36%|   0:00:00.0|  736.9M|analysis_view_setup| reg2reg | u2/color_proc/c_state_reg_0/D
+--------+--------+----------+------------+--------+-------------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=736.9M) ***
** GigaOpt Optimizer WNS Slack 0.294 TNS Slack 0.000 Density 73.36
*** Starting refinePlace (0:00:53.2 mem=736.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 17691 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=736.9MB) @(0:00:53.2 - 0:00:53.2).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=736.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=736.9MB) @(0:00:53.2 - 0:00:53.2).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:00:53.2 mem=736.9M) ***
*** Finished re-routing un-routed nets (736.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=736.9M) ***
** GigaOpt Optimizer WNS Slack 0.294 TNS Slack 0.000 Density 73.36

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=736.9M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 0.316700011492 -> 0.29359999299 (bump = 0.023100018502)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.5764
High effort path group WNS change after trial route: 0.316700011492 -> 0.29359999299 (bump = 0.023100018502)
Begin: path group based post-eco optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is standard
Core basic site is standard
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.294 TNS Slack 0.000 Density 73.36

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=736.9M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: 0.316700011492 -> 0.29359999299 (bump = 0.023100018502)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.5764
*** Steiner Routed Nets: 0.776883523362%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=717.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=717.9M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'VGA' of instances=17691 and nets=17908 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design VGA.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 717.867M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 130nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 712.2M, InitMEM = 712.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=702.605 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 702.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:45, real = 0:00:47, mem = 702.6M, totSessionCpu=0:00:55 **
Found active setup analysis view analysis_view_setup
Found active hold analysis view analysis_view_hold
Total CPU(s) requested: 2
CPU(s) enabled with current License(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 1

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.294  |  0.294  |  4.237  |  1.638  |  4.681  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  14658  |  13503  |  1770   |    4    |    2    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     54 (54)      |   -0.370   |     54 (54)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.360%
Routing Overflow: 0.00% H and 0.91% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:48, mem = 702.6M, totSessionCpu=0:00:55 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> cleanupSpecifyClockTree
<CMD> specifyClockTree -file ../Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file '../Clock.ctstch' ...

**ERROR: (ENCCK-657):	No cell is specified for clock CLK_I in the clock tree specification file.
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View analysis_view_setup :
Est. Cap                : 0.223358(V=0.250082 H=0.196633) (ff/um) [0.000223358]
Est. Res                : 0.18207(V=0.19864 H=0.1655)(ohm/um) [0.00018207]
Est. Via Res            : 2.97(ohm) [2.97]
Est. Via Cap            : 0.385623(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.415(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=2.97(ohm) viaCap=0.575593(ff)
M3(H) w=0.6(um) s=0.6(um) p=1.3(um) es=2(um) cap=0.197(ff/um) res=0.166(ohm/um) viaRes=2.97(ohm) viaCap=0.385623(ff)

RC Information for View analysis_view_hold :
Est. Cap                : 0.115826(V=0.126418 H=0.105233) (ff/um) [0.000115826]
Est. Res                : 0.18207(V=0.19864 H=0.1655)(ohm/um) [0.00018207]
Est. Via Res            : 2.97(ohm) [2.97]
Est. Via Cap            : 0.202808(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.146(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=2.97(ohm) viaCap=0.239935(ff)
M3(H) w=0.6(um) s=0.6(um) p=1.3(um) es=2(um) cap=0.105(ff/um) res=0.166(ohm/um) viaRes=2.97(ohm) viaCap=0.202808(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View analysis_view_setup :
Est. Cap                : 0.223358(V=0.250082 H=0.196633) (ff/um) [0.000223358]
Est. Res                : 0.18207(V=0.19864 H=0.1655)(ohm/um) [0.00018207]
Est. Via Res            : 2.97(ohm) [2.97]
Est. Via Cap            : 0.385623(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.415(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.25(ff/um) res=0.199(ohm/um) viaRes=2.97(ohm) viaCap=0.575593(ff)
M3(H) w=0.6(um) s=0.6(um) p=1.3(um) es=2(um) cap=0.197(ff/um) res=0.166(ohm/um) viaRes=2.97(ohm) viaCap=0.385623(ff)

RC Information for View analysis_view_hold :
Est. Cap                : 0.115826(V=0.126418 H=0.105233) (ff/um) [0.000115826]
Est. Res                : 0.18207(V=0.19864 H=0.1655)(ohm/um) [0.00018207]
Est. Via Res            : 2.97(ohm) [2.97]
Est. Via Cap            : 0.202808(ff)
M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.146(ff/um) res=0.238(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.126(ff/um) res=0.199(ohm/um) viaRes=2.97(ohm) viaCap=0.239935(ff)
M3(H) w=0.6(um) s=0.6(um) p=1.3(um) es=2(um) cap=0.105(ff/um) res=0.166(ohm/um) viaRes=2.97(ohm) viaCap=0.202808(ff)

**ERROR: (ENCCK-427):	Error is found in the clock specification file at line number 36:
END
Please correct the error, reload clock specification file, and rerun CTS.

Usage: specifyClockTree [-help] [-dont_use]
                        [-clkfile <string> | -file <string> | -specFile <string>]
                        [-create <string> | -delete <string> | -update <string> | -file <string> | -template ]

-help                                 # Prints out the command usage
-create <string>                      # (string, optional)
-delete <string>                      # (string, optional)
-dont_use                             # Excludes buffers from CTS file defined
                                      # as dont_use : true in the .lib file.
                                      # (bool, optional)
-file <string>                        # Specifies the name of the clock tree
                                      # specification file. (string, optional)
-template                             # Creates a sample CTS template file
                                      # template.ctstch. (bool, optional)
-update <string>                      # (string, optional)


**ERROR: (ENCSYC-194):	Incorrect usage for command 'specifyClockTree'.


*** Memory Usage v#1 (Current mem = 702.605M, initial mem = 78.715M) ***
--- Ending "Encounter" (totcpu=0:01:06, real=0:05:39, mem=702.6M) ---
