{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:IjCSPb-OGe4C", "title": "Advances, challenges and opportunities in 3D CMOS sequential integration", "published_by": "2011 International Electron Devices Meeting, 7.3. 1-7.3. 4, 2011", "authors": ["P Batude", "M Vinet", "B Previtali", "C Tabone", "C Xu", "J Mazurier", "O Weber", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2975770324340958293", "cited_by": 359.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:KlAtU1dfN6UC", "title": "3-D sequential integration: A key enabling technology for heterogeneous co-integration of new function with CMOS", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 2 (4\u00a0\u2026, 2012", "authors": ["P Batude", "T Ernst", "J Arcamone", "G Arndt", "P Coudrain", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9702422988469215276", "cited_by": 314.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:Zph67rFs4hoC", "title": "Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs", "published_by": "2012 International Electron Devices Meeting, 8.4. 1-8.4. 4, 2012", "authors": ["M De Marchi", "D Sacchetto", "S Frache", "J Zhang", "PE Gaillardon", "Y Leblebici", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=310864392970260613", "cited_by": 295.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:XiSMed-E-HIC", "title": "The EPFL combinational benchmark suite", "published_by": "Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS), 2015", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17564789240662658364", "cited_by": 282.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:5Ul4iDaHHb8C", "title": "Majority-inverter graph: A new paradigm for logic optimization", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2015", "authors": ["L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=306361841710331843", "cited_by": 212.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:RGFaLdJalmkC", "title": "Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization", "published_by": "Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13647596286162884060", "cited_by": 210.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:Tyk-4Ss8FVUC", "title": "Can we go towards true 3-D architectures?", "published_by": "Proceedings of the 48th Design Automation Conference, 282-283, 2011", "authors": ["PE Gaillardon", "H Ben-Jamaa", "PH Morel", "JP No\u00ebl", "F Clermidy", "I O'Connor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3882301931466229492", "cited_by": 195.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:BrmTIyaxlBUC", "title": "The programmable logic-in-memory (PLiM) computer", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 427-432, 2016", "authors": ["PE Gaillardon", "L Amar\u00fa", "A Siemon", "E Linn", "R Waser", "A Chattopadhyay", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18041869407208023439", "cited_by": 175.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:RYcK_YlVTxYC", "title": "Configurable logic gates using polarity-controlled silicon nanowire gate-all-around FETs", "published_by": "IEEE Electron Device Letters 35 (8), 880-882, 2014", "authors": ["M De Marchi", "J Zhang", "S Frache", "D Sacchetto", "PE Gaillardon", "Y Leblebici", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8335744679609927248", "cited_by": 112.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:VaXvl8Fpj5cC", "title": "Doping-free complementary logic gates enabled by two-dimensional polarity-controllable transistors", "published_by": "ACS nano 12 (7), 7039-7047, 2018", "authors": ["GV Resta", "Y Balaji", "D Lin", "IP Radu", "F Catthoor", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3855089920762861820", "cited_by": 105.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:pyW8ca7W8N0C", "title": "Top\u2013down fabrication of gate-all-around vertically stacked silicon nanowire FETs with controllable polarity", "published_by": "IEEE transactions on Nanotechnology 13 (6), 1029-1038, 2014", "authors": ["M De Marchi", "D Sacchetto", "J Zhang", "S Frache", "PE Gaillardon", "Y Leblebici", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14242154145179752216", "cited_by": 102.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:08ZZubdj9fEC", "title": "Emerging technology-based design of primitives for hardware security", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 13 (1), 1-19, 2016", "authors": ["Y Bi", "K Shamsi", "JS Yuan", "PE Gaillardon", "GD Micheli", "X Yin", "XS Hu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12667654667432554513", "cited_by": 92.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:7T2F9Uy0os0C", "title": "Exact synthesis of majority-inverter graphs and its applications", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2017", "authors": ["M Soeken", "LG Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9994239264674293193", "cited_by": 90.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:SdhP9T11ey4C", "title": "Polarity control in WSe2 double-gate transistors", "published_by": "Scientific reports 6 (1), 29448, 2016", "authors": ["GV Resta", "S Sutar", "Y Balaji", "D Lin", "P Raghavan", "I Radu", "F Catthoor", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11244482654997527086", "cited_by": 87.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:J_g5lzvAfSwC", "title": "Configurable circuits featuring dual-threshold-voltage design with three-independent-gate silicon nanowire FETs", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 61 (10), 2851-2861, 2014", "authors": ["J Zhang", "X Tang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16924794619486874643", "cited_by": 87.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:J-pR_7NvFogC", "title": "Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 948-953, 2016", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2754925316399709548", "cited_by": 82.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:vDijr-p_gm4C", "title": "Memristive logic: A framework for evaluation and comparison", "published_by": "2017 27th International Symposium on Power and Timing Modeling, Optimization\u00a0\u2026, 2017", "authors": ["J Reuben", "R Ben-Hur", "N Wald", "N Talati", "AH Ali", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10159647506249783680", "cited_by": 80.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:fPk4N6BV_jEC", "title": "Polarity-controllable silicon nanowire transistors with dual threshold voltages", "published_by": "IEEE Transactions on Electron Devices 61 (11), 3654-3660, 2014", "authors": ["J Zhang", "M De Marchi", "D Sacchetto", "PE Gaillardon", "Y Leblebici", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10972784728609984542", "cited_by": 79.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:b0M2c_1WBrUC", "title": "Leveraging emerging technology for hardware security-case study on silicon nanowire fets and graphene symfets", "published_by": "2014 IEEE 23rd asian test symposium, 342-347, 2014", "authors": ["Y Bi", "PE Gaillardon", "XS Hu", "M Niemier", "JS Yuan", "Y Jin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11399107894442579853", "cited_by": 75.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&citation_for_view=Hlc_2eEAAAAJ:l7t_Zn2s7bgC", "title": "New logic synthesis as nanotechnology enabler", "published_by": "Proceedings of the IEEE 103 (11), 2168-2195, 2015", "authors": ["L Amar\u00fa", "PE Gaillardon", "S Mitra", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17930325426587015755", "cited_by": 71.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:HoB7MX3m0LUC", "title": "Energy/reliability trade-offs in low-voltage ReRAM-based non-volatile flip-flop design", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 61 (11), 3155-3164, 2014", "authors": ["I Kazi", "P Meinerzhagen", "PE Gaillardon", "D Sacchetto", "Y Leblebici", "A Burg", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7865076711272751139", "cited_by": 71.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:a0OBvERweLwC", "title": "A Schottky-barrier silicon FinFET with 6.0 mV/dec subthreshold slope over 5 decades of current", "published_by": "2014 IEEE International Electron Devices Meeting, 13.4. 1-13.4. 4, 2014", "authors": ["J Zhang", "M De Marchi", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13638442897784501160", "cited_by": 65.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:d1gkVwhDpl0C", "title": "Emerging memory technologies for reconfigurable routing in FPGA architecture", "published_by": "2010 17th IEEE International Conference on Electronics, Circuits and Systems\u00a0\u2026, 2010", "authors": ["PE Gaillardon", "MH Ben-Jamaa", "GB Beneventi", "F Clermidy", "L Perniola"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16334326939205578911", "cited_by": 63.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:yD5IFk8b50cC", "title": "A high-performance low-power near-Vt RRAM-based FPGA", "published_by": "2014 International Conference on Field-Programmable Technology (FPT), 207-214, 2014", "authors": ["X Tang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14911013182642569667", "cited_by": 62.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:W5xh706n7nkC", "title": "A novel basis for logic rewriting", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 151-156, 2017", "authors": ["W Haaswijk", "M Soeken", "L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16818278505418596294", "cited_by": 61.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:cWzG1nlazyYC", "title": "SpinalFlow: An architecture and dataflow tailored for spiking neural networks", "published_by": "2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture\u00a0\u2026, 2020", "authors": ["S Narayanan", "K Taht", "R Balasubramonian", "E Giacomin", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8135565080001602383", "cited_by": 59.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:LO7wyVUgiFcC", "title": "Development of a calibration chamber to evaluate the performance of low-cost particulate matter sensors", "published_by": "Environmental Pollution 255, 113131, 2019", "authors": ["T Sayahi", "D Kaufman", "T Becnel", "K Kaur", "AE Butterfield", "S Collingwood", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3180266800877833081", "cited_by": 59.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:B3FOqHPlNUQC", "title": "Design and benchmarking of hybrid CMOS-spin wave device circuits compared to 10nm CMOS", "published_by": "2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO), 686-689, 2015", "authors": ["O Zografos", "B Sor\u00e9e", "A Vaysset", "S Cosemans", "L Amaru", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1395798256874148627", "cited_by": 59.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:3fE2CSJIrl8C", "title": "Design and architectural assessment of 3-D resistive memory technologies in FPGAs", "published_by": "IEEE Transactions on Nanotechnology 12 (1), 40-50, 2012", "authors": ["PE Gaillardon", "D Sacchetto", "GB Beneventi", "MHB Jamaa", "L Perniola", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9651789663929752738", "cited_by": 59.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:hC7cP41nSMkC", "title": "Applications of multi-terminal memristive devices: A review", "published_by": "IEEE Circuits and Systems Magazine 13 (2), 23-41, 2013", "authors": ["D Sacchetto", "PE Gaillardon", "M Zervas", "S Carrara", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10429431410737933998", "cited_by": 55.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:MXK_kJrjxJIC", "title": "GMS: Generic memristive structure for non-volatile FPGAs", "published_by": "2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip\u00a0\u2026, 2012", "authors": ["PE Gaillardon", "D Sacchetto", "S Bobba", "Y Leblebici", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15259116871390396946", "cited_by": 55.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:i2xiXl-TujoC", "title": "A robust digital rram-based convolutional block for low-power image processing and learning applications", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 66 (2), 643-654, 2018", "authors": ["E Giacomin", "T Greenberg-Toledo", "S Kvatinsky", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2434054391829430147", "cited_by": 52.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:XiVPGOgt02cC", "title": "A study on the programming structures for RRAM-based FPGA architectures", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 63 (4), 503-516, 2016", "authors": ["X Tang", "G Kim", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3759230596499328933", "cited_by": 52.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:URolC5Kub84C", "title": "Logic synthesis for RRAM-based in-memory computing", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9330004872049752434", "cited_by": 50.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:bEWYMUwI8FkC", "title": "Advanced system on a chip design based on controllable-polarity FETs", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["PE Gaillardon", "L Amaru", "J Zhang", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9883232993960927869", "cited_by": 48.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:GtLg2Ama23sC", "title": "Gencache: Leveraging in-cache operators for efficient sequence alignment", "published_by": "Proceedings of the 52nd Annual IEEE/ACM International Symposium on\u00a0\u2026, 2019", "authors": ["A Nag", "CN Ramachandra", "R Balasubramonian", "R Stutsman", "E Giacomin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2481487565644836183", "cited_by": 47.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:wbdj-CoPYUoC", "title": "An MIG-based compiler for programmable logic-in-memory architectures", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016", "authors": ["M Soeken", "S Shirinzadeh", "PE Gaillardon", "LG Amar\u00fa", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14829225295776002888", "cited_by": 47.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:KxtntwgDAa4C", "title": "Boolean logic optimization in majority-inverter graphs", "published_by": "Proceedings of the 52nd Annual Design Automation Conference, 1-6, 2015", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=755386733461747404,2493424102326172639", "cited_by": 47.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:IRz6iEL74y4C", "title": "A distributed low-cost pollution monitoring platform", "published_by": "IEEE Internet of Things Journal 6 (6), 10738-10748, 2019", "authors": ["T Becnel", "K Tingey", "J Whitaker", "T Sayahi", "K L\u00ea", "P Goffin", "A Butterfield", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15857160401209776024", "cited_by": 46.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:IWHjjKOFINEC", "title": "BDS-MAJ: A BDD-based logic synthesis tool exploiting majority logic decomposition", "published_by": "Proceedings of the 50th Annual Design Automation Conference, 1-6, 2013", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18214755909351888138", "cited_by": 46.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:qxL8FJ1GzNcC", "title": "Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs", "published_by": "2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2111-2114, 2013", "authors": ["J Zhang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11166757815290666540", "cited_by": 46.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:mlAyqtXpCwEC", "title": "LSOracle: A logic synthesis framework driven by artificial intelligence", "published_by": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2019", "authors": ["WL Neto", "M Austin", "S Temple", "L Amaru", "X Tang", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6374911766770379690", "cited_by": 44.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:dshw04ExmUIC", "title": "A Sound and Complete Axiomatization of Majority- Logic", "published_by": "IEEE Transactions on Computers 65 (9), 2889-2895, 2015", "authors": ["L Amar\u00fa", "PE Gaillardon", "A Chattopadhyay", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5128005248361151436", "cited_by": 44.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:sNmaIFBj_lkC", "title": "OpenFPGA: An opensource framework enabling rapid prototyping of customizable FPGAs", "published_by": "2019 29th International Conference on Field Programmable Logic and\u00a0\u2026, 2019", "authors": ["X Tang", "E Giacomin", "A Alacchi", "B Chauviere", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11449836420954044989", "cited_by": 42.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:RHpTSmoSYBkC", "title": "Power-gated differential logic style based on double-gate controllable-polarity transistors", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 60 (10), 672-676, 2013", "authors": ["L Amar\u00fa", "PE Gaillardon", "J Zhang", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11273215607172110012", "cited_by": 42.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:7PzlFSSx8tAC", "title": "Biconditional BDD: A novel canonical BDD for logic synthesis targeting XOR-rich circuits", "published_by": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2013", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15579187704912536287", "cited_by": 42.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:ZeXyd9-uunAC", "title": "Nanowire systems: Technology and design", "published_by": "Philosophical Transactions of the Royal Society A: Mathematical, Physical\u00a0\u2026, 2014", "authors": ["PE Gaillardon", "LG Amar\u00f9", "S Bobba", "M De Marchi", "D Sacchetto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5986573557813259844", "cited_by": 39.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:_FM0Bhl9EiAC", "title": "Wire-aware architecture and dataflow for CNN accelerators", "published_by": "Proceedings of the 52nd annual ieee/acm international symposium on\u00a0\u2026, 2019", "authors": ["S Gudaparthi", "S Narayanan", "R Balasubramonian", "E Giacomin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10285882604508614821", "cited_by": 38.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:LPZeul_q3PIC", "title": "Spintronic majority gates", "published_by": "2015 IEEE International Electron Devices Meeting (IEDM), 32.5. 1-32.5. 4, 2015", "authors": ["IP Radu", "O Zografos", "A Vaysset", "F Ciubotaru", "J Yan", "J Swerts", "D Radisic", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3493285299913600180", "cited_by": 37.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:cFHS6HbyZ2cC", "title": "A novel FPGA architecture based on ultrafine grain reconfigurable logic cells", "published_by": "IEEE Transactions on very large scale Integration (VLSI) Systems 23 (10\u00a0\u2026, 2014", "authors": ["PE Gaillardon", "X Tang", "G Kim", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5385014723710490031", "cited_by": 37.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:eflP2zaiRacC", "title": "Optimizing majority-inverter graphs with functional hashing", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2016", "authors": ["M Soeken", "LG Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9714532938769543362", "cited_by": 35.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:ULOm3_A8WrAC", "title": "Vertically-stacked double-gate nanowire FETs with controllable polarity: From devices to regular ASICs", "published_by": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 625-630, 2013", "authors": ["PE Gaillardon", "LG Amar\u00f9", "S Bobba", "M De Marchi", "D Sacchetto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7449592858422429285", "cited_by": 33.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:M3ejUd6NZC8C", "title": "MIXSyn: An efficient logic synthesis methodology for mixed XOR-AND/OR dominated circuits", "published_by": "2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 133-138, 2013", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14341338988168519042", "cited_by": 33.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:hFOr9nPyWt4C", "title": "A ReRAM-based non-volatile flip-flop with sub-VT read and CMOS voltage-compatible write", "published_by": "2013 IEEE 11th international new circuits and systems conference (NEWCAS), 1-4, 2013", "authors": ["I Kazi", "P Meinerzhagen", "PE Gaillardon", "D Sacchetto", "A Burg", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4197214401464057458", "cited_by": 32.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:DJbcl8HfkQkC", "title": "OpenFPGA: An open-source framework for agile prototyping customizable FPGAs", "published_by": "IEEE Micro 40 (4), 41-48, 2020", "authors": ["X Tang", "E Giacomin", "B Chauviere", "A Alacchi", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8967050279326183627", "cited_by": 29.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:PoWvk5oyLR8C", "title": "Emerging reconfigurable nanotechnologies: Can they support future electronics?", "published_by": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018", "authors": ["S Rai", "S Srinivasa", "P Cadareanu", "X Yin", "XS Hu", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9100083417511319288", "cited_by": 29.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:yB1At4FlUx8C", "title": "Resistive switching element and use thereof", "published_by": "US Patent 9,412,940, 2016", "authors": ["D Sacchetto", "SK Bobba", "PJM Gaillardon", "Y Leblebici", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4180128983869014882", "cited_by": 29.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:mNrWkgRL2YcC", "title": "Patterns of distributive environmental inequity under different PM2. 5 air pollution scenarios for Salt Lake County public schools", "published_by": "Environmental Research 186, 109543, 2020", "authors": ["C Mullen", "S Grineski", "T Collins", "W Xing", "R Whitaker", "T Sayahi", "T Becnel", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12716898194502284925", "cited_by": 28.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:a3BOlSfXSfwC", "title": "Logic synthesis meets machine learning: Trading exactness for generalization", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["S Rai", "WL Neto", "Y Miyasaka", "X Zhang", "M Yu", "Q Yi", "M Fujita", "GB Manske", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6352930550227693783", "cited_by": 27.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:kh2fBNsKQNwC", "title": "Devices and circuits using novel 2-D materials: a perspective for future VLSI systems", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (7\u00a0\u2026, 2019", "authors": ["GV Resta", "A Leonhardt", "Y Balaji", "S De Gendt", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10321460633755184029", "cited_by": 27.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:4MWp96NkSFoC", "title": "Practical challenges in delivering the promises of real processing-in-memory machines", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2018", "authors": ["N Talati", "AH Ali", "RB Hur", "N Wald", "R Ronen", "PE Gaillardon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17641866490512002879", "cited_by": 26.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:ye4kPcJQO24C", "title": "Inversion optimization in majority-inverter graphs", "published_by": "2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00a0\u2026, 2016", "authors": ["E Testa", "M Soeken", "O Zografos", "L Amaru", "P Raghavan", "R Lauwereins", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13261750582964147447", "cited_by": 26.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:q3oQSFYPqjQC", "title": "Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 175-180, 2016", "authors": ["L Amar\u00fa", "PE Gaillardon", "R Wille", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7774683441740114511", "cited_by": 26.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:mB3voiENLucC", "title": "Efficient arithmetic logic gates using double-gate silicon nanowire FETs", "published_by": "2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS), 1-4, 2013", "authors": ["L Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14116693912090087846", "cited_by": 25.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:2VqYfGB8ITEC", "title": "A predictive process design kit for three-independent-gate field-effect transistors", "published_by": "2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration\u00a0\u2026, 2019", "authors": ["G Gore", "P Cadareanu", "E Giacomin", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2637470340333190203", "cited_by": 24.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:Tiz5es2fbqcC", "title": "A survey on low-power techniques with emerging technologies: From devices to systems", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 12 (2), 1-26, 2015", "authors": ["PE Gaillardon", "E Beigne", "S Lesecq", "GD Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11854573622702154537", "cited_by": 23.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:_kc_bZDykSQC", "title": "Self-checking ripple-carry adder with ambipolar silicon nanowire FET", "published_by": "2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2127-2130, 2013", "authors": ["O Turkyilmaz", "F Clermidy", "LG Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11071964614435564465", "cited_by": 23.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:QD3KBmkZPeQC", "title": "Exploring eFPGA-based redaction for IP protection", "published_by": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021", "authors": ["J Bhandari", "AKT Moosa", "B Tan", "C Pilato", "G Gore", "X Tang", "S Temple", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15356824087839468723", "cited_by": 21.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:yqoGN6RLRZoC", "title": "Evaluating wildfire smoke transport within a coupled fire\u2010atmosphere model using a high\u2010density observation network for an episodic smoke event along Utah's Wasatch Front", "published_by": "Journal of Geophysical Research: Atmospheres 125 (20), e2020JD032712, 2020", "authors": ["DV Mallia", "AK Kochanski", "KE Kelly", "R Whitaker", "W Xing", "LE Mitchell", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9577924442197089218", "cited_by": 21.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:dBIO0h50nwkC", "title": "A study on switch block patterns for tileable FPGA routing architectures", "published_by": "2019 International Conference on Field-Programmable Technology (ICFPT), 247-250, 2019", "authors": ["X Tang", "E Giacomin", "A Alacchi", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10531173108655099296", "cited_by": 21.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:epqYDVWIO7EC", "title": "Low-power multiplexer designs using three-independent-gate field effect transistors", "published_by": "2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00a0\u2026, 2017", "authors": ["E Giacomin", "JR Gonzalez", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12721919418735511549", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:NJ774b8OgUMC", "title": "Endurance management for resistive logic-in-memory computing architectures", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "G De Micheli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13778729634265151251", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:1qzjygNMrQYC", "title": "Notes on majority Boolean algebra", "published_by": "2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 50-55, 2016", "authors": ["A Chattopadhyay", "L Amar\u00fa", "M Soeken", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9485562548487738916", "cited_by": 21.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:zA6iFVUQeVQC", "title": "Biconditional binary decision diagrams: A novel canonical logic representation form", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 4 (4\u00a0\u2026, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1846348771525441833", "cited_by": 21.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:F9fV5C73w3QC", "title": "Community-based measurements reveal unseen differences during air pollution episodes", "published_by": "Environmental Science & Technology 55 (1), 120-128, 2020", "authors": ["KE Kelly", "WW Xing", "T Sayahi", "L Mitchell", "T Becnel", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3734677851247643577", "cited_by": 20.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:pqnbT2bcN3wC", "title": "TSPC flip-flop circuit design with three-independent-gate silicon nanowire FETs", "published_by": "2014 IEEE International Symposium on Circuits and Systems (ISCAS), 1660-1663, 2014", "authors": ["X Tang", "J Zhang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1905986233904672316", "cited_by": 20.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:uWiczbcajpAC", "title": "Enabling exact delay synthesis", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 352-359, 2017", "authors": ["L Amar\u00fa", "M Soeken", "P Vuillod", "J Luo", "A Mishchenko", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17483887138263706044", "cited_by": 19.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:z_wVstp3MssC", "title": "A PLiM computer for the internet of things", "published_by": "Computer 50 (6), 35-40, 2017", "authors": ["M Soeken", "PE Gaillardon", "S Shirinzadeh", "R Drechsler", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13487297088659917836", "cited_by": 19.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:1sJd4Hv_s6UC", "title": "Fault modeling in controllable polarity silicon nanowire circuits", "published_by": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 453-458, 2015", "authors": ["HG Mohammadi", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16761026717106773013", "cited_by": 19.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:q3CdL3IzO_QC", "title": "Differential power analysis mitigation technique using three-independent-gate field effect transistors", "published_by": "2018 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2018", "authors": ["E Giacomin", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2963930606604259864", "cited_by": 18.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:JQOojiI6XY0C", "title": "Wave pipelining for majority-based beyond-CMOS technologies", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["O Zografos", "A De Meester", "E Testa", "M Soeken", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9014908949722044707", "cited_by": 18.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:uLbwQdceFCQC", "title": "Circuit designs of high-performance and low-power RRAM-based multiplexers based on 4T (ransistor) 1R (RAM) programming structure", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 64 (5), 1173-1186, 2016", "authors": ["X Tang", "E Giacomin", "G De Micheli", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3522916377024482887", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:_Ybze24A_UAC", "title": "LUT mapping and optimization for majority-inverter graphs", "published_by": "Proceedings of the 25th International Workshop on Logic & Synthesis (IWLS), 2016", "authors": ["WJ Haaswijk", "M Soeken", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9098181575966727347", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:kRWSkSYxWN8C", "title": "Reliable and high performance STT-MRAM architectures based on controllable-polarity devices", "published_by": "2015 33rd IEEE International Conference on Computer Design (ICCD), 343-350, 2015", "authors": ["K Shamsi", "Y Bi", "Y Jin", "PE Gaillardon", "M Niemier", "XS Hu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17058893111086920530", "cited_by": 18.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:ruyezt5ZtCIC", "title": "FPGA-SPICE: A simulation-based architecture evaluation framework for FPGAs", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (3), 637-650, 2018", "authors": ["X Tang", "E Giacomin", "G De Micheli", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13538863318449366712", "cited_by": 17.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:gsN89kCJA0AC", "title": "BCB evaluation of high-performance and low-leakage three-independent-gate field-effect transistors", "published_by": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 4\u00a0\u2026, 2018", "authors": ["J Romero-Gonzalez", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10250647896844935612", "cited_by": 17.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:-_dYPAW6P2MC", "title": "Scaling trends and performance evaluation of 2-dimensional polarity-controllable FETs", "published_by": "Scientific Reports 7 (1), 45556, 2017", "authors": ["GV Resta", "T Agarwal", "D Lin", "IP Radu", "F Catthoor", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17532159640968037776", "cited_by": 17.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:CHSYGLWDkRkC", "title": "A ultra-low-power FPGA based on monolithically integrated RRAMs", "published_by": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2015", "authors": ["PE Gaillardon", "X Tang", "J Sandrini", "M Thammasack", "SR Omam", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17608440631194872798", "cited_by": 17.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:Se3iqnhoufwC", "title": "Process/design co-optimization of regular logic tiles for double-gate silicon nanowire transistors", "published_by": "Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2012", "authors": ["S Bobba", "PE Gaillardon", "J Zhang", "M De Marchi", "D Sacchetto", "Y Leblebici", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4020404329916479047", "cited_by": 17.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:r_AWSJRzSzQC", "title": "Long-term calibration models to estimate ozone concentrations with a metal oxide sensor", "published_by": "Environmental Pollution 267, 115363, 2020", "authors": ["T Sayahi", "A Garff", "T Quah", "K L\u00ea", "T Becnel", "KM Powell", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13413001425952291672", "cited_by": 16.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:nb7KW1ujOQ8C", "title": "Reversible logic synthesis via biconditional binary decision diagrams", "published_by": "2015 IEEE International Symposium on Multiple-Valued Logic, 2-7, 2015", "authors": ["A Chattopadhyay", "A Littarru", "L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16345197347476447952", "cited_by": 16.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:r0BpntZqJG4C", "title": "An efficient manipulation package for biconditional binary decision diagrams", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13834196403853556702", "cited_by": 16.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:Y0pCki6q_DkC", "title": "Using OxRRAM memories for improving communications of reconfigurable FPGA architectures", "published_by": "2011 IEEE/ACM International Symposium on Nanoscale Architectures, 65-69, 2011", "authors": ["S Onkaraiah", "PE Gaillardon", "M Reyboz", "F Clermidy", "JM Portal", "M Bocquet", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4153928611431502238", "cited_by": 16.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:0EnyYjriUFMC", "title": "Phase-change-memory-based storage elements for configurable logic", "published_by": "2010 International Conference on Field-Programmable Technology, 17-20, 2010", "authors": ["PE Gaillardon", "MH Ben-Jamaa", "M Reyboz", "GB Beneventi", "F Clermidy", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2129164335641650292", "cited_by": 16.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:k8Z6L05lTy4C", "title": "Post-P&R performance and power analysis for RRAM-based FPGAs", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 8 (3\u00a0\u2026, 2018", "authors": ["X Tang", "E Giacomin", "G De Micheli", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3379293866694887980", "cited_by": 15.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:dQ2og3OwTAUC", "title": "A high-performance FPGA architecture using one-level RRAM-based multiplexers", "published_by": "IEEE Transactions on Emerging Topics in Computing 5 (2), 210-222, 2016", "authors": ["X Tang", "G De Micheli", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17560120276245894823", "cited_by": 15.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:4fKUyHm3Qg0C", "title": "FPGA-SPICE: A simulation-based power estimation framework for FPGAs", "published_by": "2015 33rd IEEE International Conference on Computer Design (ICCD), 696-703, 2015", "authors": ["X Tang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14911035784697448414", "cited_by": 15.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:SeFeTyx0c_EC", "title": "Novel grid-based power routing scheme for regular controllable-polarity FET arrangements", "published_by": "2014 IEEE International Symposium on Circuits and Systems (ISCAS), 1416-1419, 2014", "authors": ["O Zografos", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8667964588393570907", "cited_by": 15.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:UeHWp8X0CEIC", "title": "FPGA design with double-gate carbon nanotube transistors", "published_by": "ECS Transactions 34 (1), 1005, 2011", "authors": ["MHB Jamaa", "PE Gaillardon", "S Fr\u00e9gon\u00e8se", "M De Marchi", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13136168335673370810", "cited_by": 15.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=20&pagesize=80&citation_for_view=Hlc_2eEAAAAJ:nZcligLrVowC", "title": "Read your circuit: leveraging word embedding to guide logic optimization", "published_by": "Proceedings of the 26th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2021", "authors": ["WL Neto", "MT Moreira", "L Amaru", "C Yu", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16088872901066320157", "cited_by": 14.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:D_sINldO8mEC", "title": "Co-design of ReRAM passive crossbar arrays integrated in 180 nm CMOS technology", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 6 (3\u00a0\u2026, 2016", "authors": ["J Sandrini", "M Barlas", "M Thammasack", "T Demirci", "M De Marchi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16880104520842736636", "cited_by": 14.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:UxriW0iASnsC", "title": "Heterogeneous integration of ReRAM crossbars in 180 nm CMOS BEoL process", "published_by": "Microelectronic Engineering 145, 62-65, 2015", "authors": ["J Sandrini", "M Thammasack", "T Demirci", "PE Gaillardon", "D Sacchetto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8822479521657711048", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:u-x6o8ySG0sC", "title": "Reducing transistor count in clocked standard cells with ambipolar double-gate FETs", "published_by": "2010 IEEE/ACM International Symposium on Nanoscale Architectures, 47-52, 2010", "authors": ["K Jabeur", "D Navarro", "I O'Connor", "PE Gaillardon", "MHB Jamaa", "F Clermidy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11437776392401421694", "cited_by": 14.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:1yWc8FF-_SYC", "title": "Not all fabrics are created equal: Exploring eFPGA parameters for IP redaction", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023", "authors": ["J Bhandari", "AKT Moosa", "B Tan", "C Pilato", "G Gore", "X Tang", "S Temple", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15890024562290331933", "cited_by": 13.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:QYdC8u9Cj1oC", "title": "A Novel TIGFET-based DFF Design for Improved Resilience to Power Side-Channel Attacks.", "published_by": "DATE, 1253-1258, 2020", "authors": ["MM Sharifi", "R Rajaei", "P Cadareanu", "PE Gaillardon", "Y Jin", "MT Niemier", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6963229947876540678", "cited_by": 13.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:IUKN3-7HHlwC", "title": "CTIG: Dynamic CMOS Design Based on Three-Independent-Gate Field-Effect Transistors", "published_by": "IEEE Transactions on Nanotechnology 19, 123-136, 2020", "authors": ["D Vana", "PE Gaillardon", "A Teman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11411341146773825538", "cited_by": 13.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:anf4URPfarAC", "title": "A recursive approach to partially blind calibration of a pollution sensor network", "published_by": "2019 IEEE International Conference on Embedded Software and Systems (ICESS), 1-8, 2019", "authors": ["T Becnel", "T Sayahi", "K Kelly", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16417269112588600791", "cited_by": 13.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:8AbLer7MMksC", "title": "On temperature dependency of steep subthreshold slope in dual-independent-gate FinFET", "published_by": "IEEE Journal of the Electron Devices Society 3 (6), 452-456, 2015", "authors": ["J Zhang", "J Trommer", "WM Weber", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17653646088921615068", "cited_by": 13.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:tS2w5q8j5-wC", "title": "Accurate power analysis for near-Vt RRAM-based FPGA", "published_by": "2015 25th International Conference on Field Programmable Logic and\u00a0\u2026, 2015", "authors": ["X Tang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16173167272775018712", "cited_by": 13.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:rO6llkc54NcC", "title": "Majority logic synthesis for spin wave technology", "published_by": "2014 17th Euromicro Conference on Digital System Design, 691-694, 2014", "authors": ["O Zografos", "L Amaru", "PE Gaillardon", "P Raghavan", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14481894559170871090", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:bz8QjSJIRt4C", "title": "A product engine for energy-efficient execution of binary neural networks using resistive memories", "published_by": "2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration\u00a0\u2026, 2019", "authors": ["J Vieira", "E Giacomin", "Y Qureshi", "M Zapater", "X Tang", "S Kvatinsky", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5303777217268405182", "cited_by": 12.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:edDO8Oi4QzsC", "title": "Scalable Boolean methods in a modern synthesis flow", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2019", "authors": ["E Testa", "L Amar\u00fa", "M Soeken", "A Mishchenko", "P Vuillod", "J Luo", "C Casares", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8881841341448725083", "cited_by": 12.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:dTyEYWd-f8wC", "title": "Three-Independent-Gate Transistors: Opportunities in digital, analog and RF applications", "published_by": "2016 17th Latin-American Test Symposium (LATS), 195-200, 2016", "authors": ["PE Gaillardon", "R Magni", "L Amar\u00fa", "M Hasan", "R Walker", "BS Rodriguez", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12580878725496183096", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:_OXeSy2IsFwC", "title": "Parasitic capacitance analysis of three-independent-gate field-effect transistors", "published_by": "IEEE Journal of the Electron Devices Society 9, 400-408, 2021", "authors": ["P Cadareanu", "J Romero-Gonzalez", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2121304631611321383", "cited_by": 11.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:bnK-pcrLprsC", "title": "Majority-based synthesis for nanotechnologies", "published_by": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 499-502, 2016", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9579123939132257246", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:u_35RYKgDlwC", "title": "Multiple independent gate FETs: How many gates do we need?", "published_by": "The 20th Asia and South Pacific Design Automation Conference, 243-248, 2015", "authors": ["L Amar\u00f2", "G Hills", "PE Gaillardon", "S Mitra", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5807422636124927095", "cited_by": 11.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:iH-uZ7U-co4C", "title": "System level benchmarking with yield-enhanced standard cell library for carbon nanotube VLSI circuits", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 10 (4), 1-19, 2014", "authors": ["S Bobba", "J Zhang", "PE Gaillardon", "HSP Wong", "S Mitra", "G Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7219769818530317229", "cited_by": 11.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:cK4Rrx0J3m0C", "title": "ALICE: An automatic design flow for eFPGA redaction", "published_by": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 781-786, 2022", "authors": ["CM Tomajoli", "L Collini", "J Bhandari", "AKT Moosa", "B Tan", "X Tang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2867197586216223583", "cited_by": 10.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:DUooU5lO8OsC", "title": "A taxonomy and evaluation framework for memristive logic", "published_by": "Handbook of Memristor Networks, 1065-1099, 2019", "authors": ["J Reuben", "N Talati", "N Wald", "R Ben-Hur", "AH Ali", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13069758117575621133", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Dip1O2bNi0gC", "title": "An efficient adder architecture with three-independent-gate field-effect transistors", "published_by": "2018 IEEE International Conference on Rebooting Computing (ICRC), 1-8, 2018", "authors": ["J Romero-Gonz\u00e1lez", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4725574768916970675", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:5ugPr518TE4C", "title": "High-performance low-power near-Vt resistive memory-based FPGA", "published_by": "US Patent 9,276,573, 2016", "authors": ["P Gaillardon", "X Tang", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=858383619022314578", "cited_by": 10.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:WF5omc3nYNoC", "title": "Silicon nanowire arrays and crossbars: Top-down fabrication techniques and circuit applications", "published_by": "Science of Advanced Materials 3 (3), 466-476, 2011", "authors": ["MH Ben-Jamaa", "PE Gaillardon", "F Clermidy", "I O'Connor", "D Sacchetto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11901091363447703151", "cited_by": 10.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:u5HHmVD_uO8C", "title": "Interconnection scheme and associated mapping method of reconfigurable cell matrices based on nanoscale devices", "published_by": "2009 IEEE/ACM International Symposium on Nanoscale Architectures, 69-74, 2009", "authors": ["PE Gaillardon", "F Clermidy", "I O'Connor", "J Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15629800742943068395", "cited_by": 10.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:9vf0nzSNQJEC", "title": "Reconfigurable Logic: Architecture, Tools, and Applications", "published_by": "CRC Press, 2018", "authors": ["PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7871675849805900890", "cited_by": 9.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:2KloaMYe4IUC", "title": "Operation regimes and electrical transport of steep slope Schottky Si-FinFETs", "published_by": "Journal of Applied Physics 121 (6), 2017", "authors": ["DY Jeon", "J Zhang", "J Trommer", "SJ Park", "PE Gaillardon", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8822150295745997251", "cited_by": 9.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:evX43VCCuoAC", "title": "Logic synthesis for majority based in-memory computing", "published_by": "Advances in Memristors, Memristive Devices and Systems, 425-448, 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8419899660647539483", "cited_by": 9.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:hkOj_22Ku90C", "title": "A continuous compact DC model for dual-independent-gate FinFETs", "published_by": "IEEE Journal of the Electron Devices Society 5 (1), 23-31, 2016", "authors": ["M Hasan", "PE Gaillardon", "B Sensale-Rodriguez"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13279961523343779204", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:eq2jaN3J8jMC", "title": "Digital, analog and RF design opportunities of three-independent-gate transistors", "published_by": "2016 IEEE international symposium on circuits and systems (ISCAS), 405-408, 2016", "authors": ["PE Gaillardon", "M Hasan", "A Saha", "L Amar\u00fa", "R Walker", "BS Rodriguez"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16370251974800198820", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:PELIpwtuRlgC", "title": "Efficient statistical parameter selection for nonlinear modeling of process/performance variation", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2016", "authors": ["HG Mohammadi", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18321141965389072947", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:abG-DnoFyZgC", "title": "Majority-inverter graph for FPGA synthesis", "published_by": "Proceedings of the 19th Workshop on Synthesis and System Integration of\u00a0\u2026, 2015", "authors": ["L Amar\u00fa", "A Petkovska", "PE Gaillardon", "D Novo", "P Ienne", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14677671284070811928", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:buQ7SEKw-1sC", "title": "SLAP: A supervised learning approach for priority cuts technology mapping", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 859-864, 2021", "authors": ["WL Neto", "MT Moreira", "Y Li", "L Amar\u00f9", "C Yu", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4571127240154714569", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:F1b5ZUV5XREC", "title": "A TCAD simulation study of three-independent-gate field-effect transistors at the 10-nm node", "published_by": "IEEE Transactions on Electron Devices 68 (8), 4129-4135, 2021", "authors": ["P Cadareanu", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3842871653471494508", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:GFxP56DSvIMC", "title": "A scalable and robust hierarchical Floorplanning to enable 24-hour prototyping for 100k-LUT FPGAs", "published_by": "Proceedings of the 2021 International Symposium on Physical Design, 135-142, 2021", "authors": ["G Gore", "X Tang", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7693680884019355252", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:bKqednn6t2AC", "title": "A RRAM-based FPGA for Energy-efficient Edge Computing", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 144\u00a0\u2026, 2020", "authors": ["X Tang", "E Giacomin", "P Cadareanu", "G Gore", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16152365575812686910", "cited_by": 8.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:6ZxmRoH8BuwC", "title": "Functionality enhanced memories for edge-AI embedded systems", "published_by": "2019 19th Non-Volatile Memory Technology Symposium (NVMTS), 1-4, 2019", "authors": ["A Levisse", "M Rios", "WA Simon", "PE Gaillardon", "D Atienza"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6050476167895984177", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:XoXfffV-tXoC", "title": "Resistive switching memory architecture based on polarity controllable selectors", "published_by": "IEEE Transactions on Nanotechnology 18, 183-194, 2018", "authors": ["A Levisse", "PE Gaillardon", "B Giraud", "I O'Connor", "JP Noel", "M Moreau", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8245332249886356689", "cited_by": 8.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:70eg2SAEIzsC", "title": "A circuit synthesis flow for controllable-polarity transistors", "published_by": "IEEE Transactions on Nanotechnology 13 (6), 1074-1083, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5549807725211993147", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:9yKSN-GCB0IC", "title": "Matrix nanodevice-based logic architectures and associated functional mapping method", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 7 (1), 1-23, 2011", "authors": ["PE Gaillardon", "F Clermidy", "I O\u2019Connor", "J Liu", "M Amadou", "G Nicolescu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1856601665958712332", "cited_by": 8.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:OP4eGU-M3BUC", "title": "Extending Boolean Methods for Scalable Logic Synthesis", "published_by": "IEEE Access 8, 226828-226844, 2020", "authors": ["E Testa", "L Amaru", "M Soeken", "A Mishchenko", "P Vuillod", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7053063187780827825", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:fEOibwPWpKIC", "title": "Effect of O2- migration in Pt/HfO2/Ti/Pt structure", "published_by": "Journal of Electroceramics 39 (1-4), 137-142, 2017", "authors": ["M Thammasack", "GD Micheli", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=832461060794281928,12731733273275552623", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:j8SEvjWlNXcC", "title": "Improving circuit mapping performance through mig-based synthesis for carry chains", "published_by": "Proceedings of the on Great Lakes Symposium on VLSI 2017, 131-136, 2017", "authors": ["Z Chu", "X Tang", "M Soeken", "A Petkovska", "G Zgheib", "L Amar\u00f9", "Y Xia", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3357882676759998742", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:eJXPG6dFmWUC", "title": "Computationally efficient multiple-independent-gate device model", "published_by": "IEEE Transactions on Nanotechnology 15 (1), 2-14, 2015", "authors": ["A Antidormi", "S Frache", "M Graziano", "PE Gaillardon", "G Piccinini", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1988105284833177006", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:u9iWguZQMMsC", "title": "Exploiting the expressive power of graphene reconfigurable gates via post-synthesis optimization", "published_by": "Proceedings of the 25th edition on Great Lakes Symposium on VLSI, 39-44, 2015", "authors": ["S Miryala", "V Tenace", "A Calimera", "E Macii", "M Poncino", "L Amar\u00fa", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6427400815555783118", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:xtRiw3GOFMkC", "title": "A fast pruning technique for low-power inexact circuit design", "published_by": "2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2015", "authors": ["J Broc", "PE Gaillardon", "L Amar\u00fa", "JJ Murillo", "K Palem", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5483799906702281444", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:5nxA0vEk-isC", "title": "Memory cell", "published_by": "US Patent 8,861,254, 2014", "authors": ["P Gaillardon", "GB Beneventi", "L Perniola"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=37392308090288731", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ldfaerwXgEUC", "title": "Biconditional BDD: A novel canonical representation form targeting the synthesis of XOR-rich circuits", "published_by": "Proc. DATE, 2013", "authors": ["L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3415189810713794118", "cited_by": 7.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:eQOLeE2rZwMC", "title": "Evaluation of a crossbar multiplexer in a lithography-based nanowire technology", "published_by": "2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2930-2933, 2011", "authors": ["PE Gaillardon", "MH Ben-Jamaa", "F Clermidy", "I O'Connor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10104188016704522825", "cited_by": 7.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:HbR8gkJAVGIC", "title": "A resistive random access memory addon for the ncsu freepdk 45 nm", "published_by": "IEEE Transactions on Nanotechnology 18, 68-72, 2018", "authors": ["E Giacomin", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17064803606722248385", "cited_by": 6.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:fQNAKQ3IYiAC", "title": "From defect analysis to gate-level fault modeling of controllable-polarity silicon nanowires", "published_by": "IEEE Transactions on Nanotechnology 14 (6), 1117-1126, 2015", "authors": ["HG Mohammadi", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16792447651724890053", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:sSrBHYA8nusC", "title": "A surface potential and current model for polarity-controllable silicon nanowire FETs", "published_by": "2015 45th European Solid State Device Research Conference (ESSDERC), 48-51, 2015", "authors": ["J Zhang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4247502967091078491", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:35N4QoGY0k4C", "title": "Majority logic representation and satisfiability", "published_by": "23rd International Workshop on Logic & Synthesis (IWLS), 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1947228590939288322", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:-f6ydRqryjwC", "title": "Towards structured ASICs using polarity-tunable Si nanowire transistors", "published_by": "Proceedings of the 50th Annual Design Automation Conference, 1-4, 2013", "authors": ["PE Gaillardon", "M De Marchi", "L Amar\u00f9", "S Bobba", "D Sacchetto", "Y Leblebici", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7568426761553650491", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:aqlVkmm33-oC", "title": "Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study", "published_by": "2013 14th Latin American Test Workshop-LATW, 1-6, 2013", "authors": ["PE Gaillardon", "H Ghasemzadeh", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16561874586342282214", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:P5F9QuxV20EC", "title": "Biconditional BDD: A new canonical BDD for logic synthesis targeting ambipolar transistors", "published_by": "DATE Tech. Dig, 2013", "authors": ["L Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8993133074808118417", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:2osOgNQ5qMEC", "title": "Molecular electronics and reconfigurable logic", "published_by": "International journal of nanotechnology 7 (4-8), 367-382, 2010", "authors": ["I O'Connor", "J Liu", "D Navarro", "R Daviot", "N Abouchi", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4111759735725586448", "cited_by": 6.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Ehil0879vHcC", "title": "Layout considerations of logic designs using an n-layer 3D nanofabric process flow", "published_by": "2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration\u00a0\u2026, 2020", "authors": ["E Giacomin", "J Boemmels", "J Ryckaert", "F Catthoor", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2808808418717940785", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:_5tno0g5mFcC", "title": "Exact benchmark circuits for logic synthesis", "published_by": "IEEE Design & Test 37 (3), 51-58, 2019", "authors": ["WL Neto", "VN Possani", "FS Marranghello", "JM Matos", "PE Gaillardon", "AI Reis", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15788405529742230925", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Fu2w8maKXqMC", "title": "Physical design considerations of one-level RRAM-based routing multiplexers", "published_by": "Proceedings of the 2017 ACM on International Symposium on Physical Design, 47-54, 2017", "authors": ["X Tang", "E Giacomin", "G De Micheli", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15836266779371777794", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:kzcrU_BdoSEC", "title": "Multi-level logic benchmarks: An exactness study", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 157-162, 2017", "authors": ["L Amar\u00fa", "M Soeken", "W Haaswijk", "E Testa", "P Vuillod", "J Luo", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3798848281553589612", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ipzZ9siozwsC", "title": "Controllable polarity FET based arithmetic and differential logic", "published_by": "US Patent 9,130,568, 2015", "authors": ["LG Amaru", "PJM Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6361461518113599417", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ufrVoPGSRksC", "title": "Ultra-fine grain FPGAs: A granularity study", "published_by": "2011 IEEE/ACM International Symposium on Nanoscale Architectures, 9-15, 2011", "authors": ["PE Gaillardon", "MH Ben-Jamaa", "F Clermidy", "I O'Connor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16237134337513897311", "cited_by": 5.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:lgwcVrK6X84C", "title": "A two-level approximate logic synthesis combining cube insertion and removal", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2022", "authors": ["G Ammes", "WL Neto", "P Butzen", "PE Gaillardon", "RP Ribas"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17655126819328005579", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ALROH1vI_8AC", "title": "A multiply-and-accumulate array for machine learning applications based on a 3D nanofabric flow", "published_by": "IEEE Transactions on Nanotechnology 20, 873-882, 2021", "authors": ["E Giacomin", "S Gudaparthi", "J Boemmels", "R Balasubramonian", "F Catthoor", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17110682449631535705", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:48xauSegjOkC", "title": "A novel high-gain amplifier circuit using super-steep-subthreshold-slope field-effect transistors", "published_by": "2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration\u00a0\u2026, 2021", "authors": ["M Couriol", "P Cadareanu", "E Giacomin", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13442751544238126307", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:fbc8zXXH2BUC", "title": "Smart-redundancy: An alternative SEU/SET mitigation method for FPGAs", "published_by": "2021 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2021", "authors": ["A Alacchi", "E Giacomin", "X Tang", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17390682011504014582", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:xtoqd-5pKcoC", "title": "Building air quality sensors & inspiring citizen scientists", "published_by": "Chemical engineering education 52 (3), 2018", "authors": ["K Le", "K Tingey", "T Becnel", "P Giallardon", "T Butterfield"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9316626491474360613", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:kuK5TVdYjLIC", "title": "Towards high-performance polarity-controllable FETs with 2D materials", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 637-641, 2018", "authors": ["GV Resta", "JR Gonzalez", "Y Balaji", "T Agarwal", "D Lin", "F Catthor", "IP Radu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2249251282299259459", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:vbGhcppDl1QC", "title": "An FPGA-based test system for RRAM technology characterization", "published_by": "IEEE Transactions on Nanotechnology 17 (1), 177-183, 2017", "authors": ["A Biscontini", "M Thammasack", "G De Micheli", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4256146850505944242", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:BUYA1_V_uYcC", "title": "Rm3 based logic synthesis (special session paper)", "published_by": "2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2017", "authors": ["M Soeken", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15016365311398570798", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:geHnlv5EZngC", "title": "Towards functionality-enhanced devices: Controlling the modes of operation in three-independent-gate transistors", "published_by": "2015 IEEE Nanotechnology Materials and Devices Conference (NMDC), 1-2, 2015", "authors": ["PE Gaillardon", "J Zhang", "M De Marchi", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15347475767960694497", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:738O_yMBCRsC", "title": "NEM relay design with biconditional binary decision diagrams", "published_by": "Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2015", "authors": ["W Haaswijk", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3629522637917196033", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:WbkHhVStYXYC", "title": "Exploiting circuit duality to speed Up SAT", "published_by": "2015 IEEE Computer Society Annual Symposium on VLSI, 101-106, 2015", "authors": ["L Amaru", "PE Gaillardon", "A Mishchenko", "M Ciesielski", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5864553918453705907", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:vV6vV6tmYwMC", "title": "Unlocking controllable-polarity transistors opportunities by exclusive-OR and majority logic synthesis", "published_by": "2014 IEEE Computer Society Annual Symposium on VLSI, 403-405, 2014", "authors": ["PE Gaillardon", "LG Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3514537327131896838", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:4JMBOYKVnBMC", "title": "Data compression via logic synthesis", "published_by": "2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 628-633, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "A Burg", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3681562325860242114", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:_Qo2XoVZTnwC", "title": "A fast TCAD-based methodology for Variation analysis of emerging nano-devices", "published_by": "2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2013", "authors": ["HG Mohammadi", "PE Gaillardon", "M Yazdani", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13989245368919297450", "cited_by": 4.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:j3f4tGmQtD8C", "title": "SATSoT: A Methodology to map controllable-polarity devices on a regular fabric using SAT", "published_by": "2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00a0\u2026, 2013", "authors": ["C Gasnier", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=964233634498454440", "cited_by": 4.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:LkGwnXOMwfcC", "title": "Reconfigurable logic architectures based on disruptive technologies", "published_by": "Ecole Centrale de Lyon, 2011", "authors": ["PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16867880178400483379", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Aul-kAQHnToC", "title": "MultiPULPly: A multiplication engine for accelerating neural networks on ultra-low-power architectures", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 17 (2), 1-27, 2021", "authors": ["A Eliahu", "R Ronen", "PE Gaillardon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8668443845393907021", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:2tRrZ1ZAMYUC", "title": "A Deep Learning Approach to Sensor Fusion Inference at the Edge", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["T Becnel", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5570904607290373377", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:HtS1dXgVpQUC", "title": "A scalable mixed synthesis framework for heterogeneous networks", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 670-673, 2020", "authors": ["M Austin", "S Temple", "WL Neto", "L Amar\u00f9", "X Tang", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12051520639741097108", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:0izLItjtcgwC", "title": "Nanoscale three-independent-gate transistors: Geometric TCAD simulations at the 10 nm-node", "published_by": "2019 IEEE 14th Nanotechnology Materials and Devices Conference (NMDC), 1-4, 2019", "authors": ["P Cadareanu", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3108208778615058013", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:XD-gHx7UXLsC", "title": "Majority logic synthesis", "published_by": "US Patent 10,394,988, 2019", "authors": ["PEJ Gaillardon", "LG Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4992418962602623443", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:YohjEiUPhakC", "title": "Rebooting our computing models", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2019", "authors": ["P Cadareanu", "CG Almudever", "A Khanna", "A Raychowdhury", "S Datta", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9978249100882580664", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:g3aElNc5_aQC", "title": "Conformal deposition of conductive single-crystalline cobalt silicide layer on Si wafer via a molecular approach", "published_by": "Chemistry of Materials 30 (6), 2168-2173, 2018", "authors": ["TH Lin", "T Margossian", "LQ Zheng", "S Kumar", "I Marozau", "O Sereda", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10917416940887644285", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:TIZ-Mc8IlK0C", "title": "Polarity-controllable silicon nanoWire FET-based security", "published_by": "Security Opportunities in Nano Devices and Emerging Technologies, 143-156, 2017", "authors": ["Y Bi", "PE Gaillardon", "XS Hu", "M Niemier", "JS Yuan", "Y Jin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14555841214093019740", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Z5m8FVwuT1cC", "title": "An efficient electronic measurement interface for memristive biosensors", "published_by": "2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2017", "authors": ["S Naus", "I Tzouvadaki", "PE Gaillardon", "A Biscontini", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17635669469191850420", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:AvfA0Oy_GE0C", "title": "Design methodology for area and energy efficient OxRAM-based non-volatile flip-flop", "published_by": "2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2017", "authors": ["M Nataraj", "A Levisse", "B Giraud", "JP Noel", "P Meinerzhagen", "JM Portal", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2957763331598942258", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ZfRJV9d4-WMC", "title": "Low-Temperature Wet Conformal Nickel Silicide Deposition for Transistor Technology through an Organometallic Approach", "published_by": "ACS Applied Materials & Interfaces 9 (5), 4948-4955, 2017", "authors": ["TH Lin", "T Margossian", "M De Marchi", "M Thammasack", "D Zemlyanov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12152561860948693606", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:1taIhTC69MYC", "title": "Tiny time-series transformers: Realtime multi-target sensor inference at the edge", "published_by": "2022 IEEE International Conference on Omni-layer Intelligent Systems (COINS\u00a0\u2026, 2022", "authors": ["T Becnel", "K Kelly", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11048042692735922616", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:kw52XkFRtyQC", "title": "Improving LUT-based optimization for ASICs", "published_by": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 421-426, 2022", "authors": ["WL Neto", "L Amar\u00fa", "V Possani", "P Vuillod", "J Luo", "A Mishchenko", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=989523630913105614", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:PYBJJbyH-FwC", "title": "An open-source three-independent-gate FET standard cell library for mixed logic synthesis", "published_by": "2022 IEEE International Symposium on Circuits and Systems (ISCAS), 273-277, 2022", "authors": ["R Gauchi", "A Snelgrove", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13902383207627765739", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:v1_lew4L6wgC", "title": "Programmable local clock SET filtering for SEE-resistant FPGA", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 69 (9), 3879-3883, 2022", "authors": ["A Alacchi", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=967253407758034851", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:U4n9YNQMCAIC", "title": "End-to-end Automatic Logic Optimization Exploration via Domain-specific Multi-armed Bandit", "published_by": "arXiv preprint arXiv:2202.07721, 2022", "authors": ["WL Neto", "Y Li", "PE Gaillardon", "C Yu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3800767358374204447", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:PVgj2kMGcgYC", "title": "Taping out an FPGA in 24 hours with OpenFPGA: The SOFA Project", "published_by": "2021 31st International Conference on Field-Programmable Logic and\u00a0\u2026, 2021", "authors": ["X Tang", "G Gore", "G Brown", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3563503269076663709", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:6yz0xqPARnAC", "title": "NEMO-CNN: An efficient near-memory accelerator for convolutional neural networks", "published_by": "2021 IEEE 32nd International Conference on Application-specific Systems\u00a0\u2026, 2021", "authors": ["G Brown", "V Tenace", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4510439310629036988", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:5MTHONV0fEkC", "title": "Area-efficient multiplier designs using a 3D nanofabric process flow", "published_by": "2021 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2021", "authors": ["E Giacomin", "F Catthoor", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7511712921215986672", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:8d8msizDQcsC", "title": "Improving logic optimization in sequential circuits using majority-inverter graphs", "published_by": "2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 224-229, 2019", "authors": ["WL Neto", "X Tang", "M Austin", "L Amaru", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15581109540250125322", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:OcBU2YAGkTUC", "title": "Beyond\u2010CMOS Technologies for Next Generation Computer Design", "published_by": "Springer International Publishing, 2019", "authors": ["O Rasit", "H Topaloglu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10999064690422725683", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:WZBGuue-350C", "title": "Functionality-enhanced devices: From transistors to circuit-level opportunities", "published_by": "Beyond-CMOS Technologies for Next Generation Computer Design, 21-42, 2019", "authors": ["GV Resta", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10774207277722356833", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=100&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:isC4tDSrTZIC", "title": "Memory Effects in Multi-Terminal solid state devices and their Applications", "published_by": "Handbook of Memristor Networks, 1021-1064, 2019", "authors": ["D Sacchetto", "PE Gaillardon", "Y Leblebici", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12585025673151880626", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:foquWX3nUaYC", "title": "Guest editorial memristive-device-based computing", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26 (12\u00a0\u2026, 2018", "authors": ["S Hamdioui", "PE Gaillardon", "D Fey", "T\u0160 Rosing"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11507338709107986333", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:nrtMV_XWKgEC", "title": "Method for speeding up boolean satisfiability", "published_by": "US Patent 9,685,959, 2017", "authors": ["LG Amar\u00fa", "PJM Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5093937898847476108", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:1yQoGdGgb4wC", "title": "Control of resistive switching in Mott memories based on TiN/AM4Q8/TiN MIM devices", "published_by": "ECS Transactions 75 (32), 3, 2017", "authors": ["J Tranchant", "J Sandrini", "E Janod", "D Sacchetto", "B Corraze", "MP Besland", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9663154846128741322", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:N5tVd3kTz84C", "title": "A fault-tolerant ripple-carry adder with controllable-polarity transistors", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 13 (2), 1-13, 2016", "authors": ["HG Mohammadi", "PE Gaillardon", "J Zhang", "GD Micheli", "E Sanchez", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16314461430209709986", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:0KyAp5RtaNEC", "title": "Resistive Switching Element and Use Thereof", "published_by": "US Patent App. 15/191,539, 2016", "authors": ["D Sacchetto", "SK Bobba", "PJM Gaillardon", "Y Leblebici", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13975910079376359101", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:OU6Ihb5iCvQC", "title": "A study on buffer distribution for RRAM-based FPGA routing structures", "published_by": "2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2015", "authors": ["SR Omam", "X Tang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16517010544261582428", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:dfsIfKJdRG4C", "title": "Pattern-based FPGA logic block and clustering algorithm", "published_by": "2014 24th International Conference on Field Programmable Logic and\u00a0\u2026, 2014", "authors": ["X Tang", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7242850559135214123", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:3s1wT3WcHBgC", "title": "Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection", "published_by": "Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2014", "authors": ["HG Mohammadi", "PE Gaillardon", "M Yazdani", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8431499694906657346", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:D03iK_w7-QYC", "title": "Heterogeneous Integration of ReRAM crossbars in a CMOS foundry chip", "published_by": "Proceedings of the 40th International Micro and Nano Engineering Conference\u00a0\u2026, 2014", "authors": ["J Sandrini", "A Cevrero", "T Demirci", "PE Gaillardon", "D Sacchetto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7341575203637089300", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:_FxGoFyzp5QC", "title": "Emerging technologies and nanoscale computing fabrics", "published_by": "VLSI-SoC: Technologies for Systems Integration: 17th IFIP WG 10.5/IEEE\u00a0\u2026, 2011", "authors": ["I O\u2019connor", "J Liu", "J Kotb", "N Yakymets", "R Daviot", "D Navarro", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16679183634530346814", "cited_by": 2.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:W7OEmFMy1HYC", "title": "Logic cells and interconnect strategies for nanoscale reconfigurable computing fabrics", "published_by": "2010 17th IEEE International Conference on Electronics, Circuits and Systems\u00a0\u2026, 2010", "authors": ["I O'Connor", "K Jabeur", "D Navarro", "N Yakymets", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7495393632444203240", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:qjMakFHDy7sC", "title": "Reconfigurable nanoscale logic cells: a comparison study", "published_by": "2009 16th IEEE International Conference on Electronics, Circuits and Systems\u00a0\u2026, 2009", "authors": ["PE Gaillardon", "F Clermidy", "I O'Connor", "R Daviot"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8353111518380384525", "cited_by": 2.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:jU7OWUQzBzMC", "title": "Low latency SEU detection in FPGA CRAM with in-memory ECC checking", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers, 2023", "authors": ["A Alacchi", "E Giacomin", "S Temple", "R Gauchi", "M Wirthlin", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6828427829839880016", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:7H_MAutzIkAC", "title": "FlowTune: End-to-end Automatic Logic Optimization Exploration via Domain-specific Multi-armed Bandit", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022", "authors": ["WL Neto", "Y Li", "PE Gaillardon", "C Yu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17216217603613571681", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:CaZNVDsoPx4C", "title": "A 12-pA Resolution Sigma Delta ADC Topology for Chemiresistive Sensor-Based Applications", "published_by": "2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration\u00a0\u2026, 2021", "authors": ["M Couriol", "E Giacomin", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12720311196367747150", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:0CzhzZyukY4C", "title": "Lsoracle: Using mixed logic synthesis in an open source asic design flow", "published_by": "Workshop on Open-Source EDA Technology, 2021", "authors": ["S Temple", "WL Neto", "M Austin", "X Tang", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10930987359878623468", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:3htObqc8RwsC", "title": "Accelerating inference on binary neural networks with digital RRAM processing", "published_by": "VLSI-SoC: New Technology Enabler: 27th IFIP WG 10.5/IEEE International\u00a0\u2026, 2020", "authors": ["J Vieira", "E Giacomin", "Y Qureshi", "M Zapater", "X Tang", "S Kvatinsky", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8481465245966622659", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:p2g8aNsByqUC", "title": "-Low-Power FPGAs Based on Resistive Memories", "published_by": "Reconfigurable Logic, 428-461, 2018", "authors": ["X Tang", "SR Omam", "P Meinerzhagen", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2233497785085194388", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:P7Ujq4OLJYoC", "title": "Citizen scientists engagement in air quality measurements", "published_by": "2018 ASEE Annual Conference & Exposition, 2018", "authors": ["A Butterfield", "KMQ Le", "K Kelly", "P Goffin", "T Becnel", "PE GAILLARDON"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15937760815534567212", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:9Nmd_mFXekcC", "title": "Pattern-based FPGA logic block and clustering algorithm", "published_by": "US Patent 9,971,862, 2018", "authors": ["X Tang", "PJM Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13674733927005914315", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:35r97b3x0nAC", "title": "Optimization opportunities in rram-based fpga architectures", "published_by": "2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2017", "authors": ["X Tang", "G De Micheli", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8116246003246115435", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:kz9GbA2Ns4gC", "title": "Hardware Platform Protection Using Emerging Memory Technologies", "published_by": "Government Microcircuit Applications and Critical Technology Conference\u00a0\u2026, 2016", "authors": ["K Shamsi", "PE Gaillardon", "Y Jin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12597900649216105626", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:EYYDruWGBe4C", "title": "High-performance low-power near-Vt resistive memory-based FPGA", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=708919685863862805", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:tKAzc9rXhukC", "title": "Inversion Minimization in Majority-Inverter Graphs", "published_by": "Proceedings of the 25th International Workshop on Logic & Synthesis (IWLS), 2016", "authors": ["E Testa", "M Soeken", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9548278269422442522", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:g5m5HwL7SMYC", "title": "3d technologies for reconfigurable architectures", "published_by": "2014 9th International Symposium on Reconfigurable and Communication-Centric\u00a0\u2026, 2014", "authors": ["F Clermidy", "O Turkyimaz", "O Billoint", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2975090188512145548", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:O3NaXMp0MMsC", "title": "A new basic logic structure for data-path computation", "published_by": "Proceedings of the 2014 ACM/SIGDA international symposium on Field\u00a0\u2026, 2014", "authors": ["PE Gaillardon", "L Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17762023280784580139", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:YOwf2qJgpHMC", "title": "3.5-D integration: A case study", "published_by": "2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2087-2090, 2013", "authors": ["S Bobba", "PE Gaillardon", "C Seiculescu", "VF Pavlidis", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13281472070651571840", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:hqOjcs7Dif8C", "title": "Disruptive logic architectures and technologies: from device to system level", "published_by": "Springer Science & Business Media, 2012", "authors": ["PE Gaillardon", "I O\u2019Connor", "F Clermidy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9884148251648182470", "cited_by": 1.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:6bLC7aUMtPcC", "title": "An Automatic Intellectual Property (IP) Generator for Customizable Field Programmable Gate Array (FPGA) Architectures", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:LPtt_HFRSbwC", "title": "Hierarchical floor-planning for rapid fpga prototyping", "published_by": "US Patent App. 17/695,093, 2023", "authors": ["G Gore", "X Tang", "P Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:hsZV8lGYWTMC", "title": "3-branch deep neural network", "published_by": "US Patent App. 17/592,230, 2023", "authors": ["T Becnel", "P Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:3NQIlFlcGxIC", "title": "Performance Optimized Clock Tree Embedding for Auto-Generated FPGAs", "published_by": "2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 1-6, 2023", "authors": ["G Brown", "G Gore", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:-mN3Mh-tlDkC", "title": "A Scalable and Area-Efficient Configuration Circuitry for Semi-Custom FPGA Design", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023", "authors": ["G Gore", "X Tang", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:prdVHNxh-e8C", "title": "Smart-Redundancy With In Memory ECC Checking: Low-Power SEE-Resistant FPGA Architectures", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023", "authors": ["A Alacchi", "E Giacomin", "R Gauchi", "S Kulis", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:XUvXOeBm_78C", "title": "Single Event Effect Mitigation with Smart-Redundancy", "published_by": "US Patent App. 17/539,923, 2023", "authors": ["A Alacchi", "P Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:UebtZRa9Y70C", "title": "Pr\u00e9sentation du GIP-CNFM-CIME Nanotech", "published_by": "Abdelhamid Aitoumeri, 2023", "authors": ["A Aitoumeri"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:CB2v5VPnA5kC", "title": "Open-source and FPGAs: Hardware, Software, Both or None?", "published_by": "Proceedings of the 2023 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2023", "authors": ["D How", "T Ansell", "V Betz", "C Lavin", "T Speers", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:L1USKYWJimsC", "title": "CoMeFa: Deploying Compute-in-Memory on FPGAs for Deep Learning Acceleration", "published_by": "ACM Transactions on Reconfigurable Technology and Systems, 2023", "authors": ["A Arora", "A Bhamburkar", "A Borda", "T Anand", "R Sehgal", "B Hanindhito", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:wKETBy42zhYC", "title": "An Energy-Efficient Three-Independent-Gate FET Cell Library for Low-Power Edge Computing", "published_by": "2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration\u00a0\u2026, 2022", "authors": ["M Keyser", "R Gauchi", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:WC23djZS0W4C", "title": "A First Approach in Using Super-Steep-Subthreshold-Slope Field-Effect Transistors in Ultra-Low Power Analog Design", "published_by": "VLSI-SoC: Technology Advancement on SoC Design: 29th IFIP WG 10.5/IEEE\u00a0\u2026, 2022", "authors": ["PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:4vMrXwiscB8C", "title": "Digital RRAM-based convolutional block", "published_by": "US Patent 11,450,385, 2022", "authors": ["P Gaillardon", "E Giacomin", "J Vieira"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:j7_hQOaDUrUC", "title": "Innovative Memory Architectures Using Functionality Enhanced Devices", "published_by": "Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von\u00a0\u2026, 2022", "authors": ["LAS Julien", "X Tang", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:LdasjJ6CEcoC", "title": "ALICE: An Automatic Design Flow for eFPGA Redaction", "published_by": "arXiv e-prints, arXiv: 2205.07425, 2022", "authors": ["C Muscari Tomajoli", "L Collini", "J Bhandari", "A Khader Thalakkattu Moosa", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:kVjdVfd2voEC", "title": "Programmable logic elements using multigate ambipolar transistors", "published_by": "2022 25th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2022", "authors": ["A Snelgrove", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:1lhNe0rCu4AC", "title": "System for recursive calibration of a sensor network", "published_by": "US Patent 11,251,881, 2022", "authors": ["T Becnel", "P Gaillardon", "KE Kelly"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:otzGkya1bYkC", "title": "Getting the Most out of your Circuits with Heterogeneous Logic Synthesis", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 1331-1334, 2021", "authors": ["S Temple", "WL Neto", "A Snelgrove", "X Tang", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:jL-93Qbq4QoC", "title": "Effect Structure of O2\u2212 Migration in Pt/HfO2/Ti/Pt", "published_by": "Resistive Switching: Oxide Materials, Mechanisms, Devices and Operations, 197, 2021", "authors": ["M Thammasack", "G De Micheli", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:7wO8s98CvbsC", "title": "A First Approach in Using Super-Steep-Subthreshold-Slope Field-Effect Transistors in Ultra-Low Power Analog Design", "published_by": "IFIP/IEEE International Conference on Very Large Scale Integration-System on\u00a0\u2026, 2021", "authors": ["M Couriol", "P Cadareanu", "E Giacomin", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:yxmsSjX2EkcC", "title": "Correction to Community-Based Measurements Reveal Unseen Differences during Air-Pollution Episodes", "published_by": "Environmental Science & Technology 55 (16), 11466-11466, 2021", "authors": ["KE Kelly", "WW Xing", "T Sayahi", "L Mitchell", "T Becnel", "PE Gaillardon", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:jgBuDB5drN8C", "title": "VLSI-SoC: Design Trends: 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6\u20139, 2020, Revised and\u00a0\u2026", "published_by": "Springer Nature, 2021", "authors": ["A Calimera", "PE Gaillardon", "K Korgaonkar", "S Kvatinsky", "R Reis"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ZzlSgRqYykMC", "title": "Guest Editors\u2019 Introduction: The Resurgence of Open-Source EDA Technology", "published_by": "IEEE Design & Test 38 (2), 5-7, 2021", "authors": ["S Reda", "L Stok", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:AHdEip9mkN0C", "title": "3D Nanofabric: Layout Challenges and Solutions for Ultra-scaled Logic Designs", "published_by": "VLSI-SoC: Design Trends: 28th IFIP WG 10.5/IEEE International Conference on\u00a0\u2026, 2021", "authors": ["E Giacomin", "J Boemmels", "J Ryckaert", "F Catthoor", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:LhH-TYMQEocC", "title": "WIP: Engaging Pre-college Students in Hypothesis Generation Using a Citizen Scientist Network of Air Quality Sensors", "published_by": "Engaging pre-college students in hypothesis generation using a citizen\u00a0\u2026, 2020", "authors": ["J Moore", "M Dailey", "Z Wilhelm", "K Kelly", "P Goffin", "A Butterfield", "J Wiese", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:zCSUwVk65WsC", "title": "Engaging pre-college students in hypothesis generation using a citizen scientist network of air quality sensors (work in progress)", "published_by": "2020 ASEE Virtual Annual Conference, ASEE 2020 2020, 2020", "authors": ["JA Moore", "M Dailey", "Z Wilhelm", "K Kelly", "P Goffin", "A Butterfield", "W Xing", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:KbBQZpvPDL4C", "title": "A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors", "published_by": "VLSI-SoC: New Technology Enabler: 27th IFIP WG 10.5/IEEE International\u00a0\u2026, 2020", "authors": ["P Cadareanu", "G Gore", "E Giacomin", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:u-coK7KVo8oC", "title": "Development of a Calibration Chamber to Evaluate the Performance of Low-Cost Particulate Matter Sensors", "published_by": "2019 AIChE Annual Meeting, 2019", "authors": ["D Kaufman", "T Sayahi", "K Kelly", "A Butterfield", "P Gaillardon", "T Becnel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:HtEfBTGE9r8C", "title": "Engaging Middle and High School Students in Hypothesis Generation Using a Citizen-Scientist Network of Air Quality Sensors", "published_by": "2019 AIChE Annual Meeting, 2019", "authors": ["J Moore", "W Xing", "M Dailey", "K Le", "T Becnel", "P Goffin", "M Meyer", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:8xutWZnSdmoC", "title": "Understanding How Pollution Episodes Affect Community-Level Air Quality with a Distributed Sensor Network", "published_by": "2019 AIChE Annual Meeting, 2019", "authors": ["K Kelly", "W Xing", "P Goffin", "T Sayahi", "T Becnel", "PE Gaillardon", "A Butterfield", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:WJVC3Jt7v1AC", "title": "VLSI-SoC 2019", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:4fGpz3EwCPoC", "title": "Ultra-low-power RRAM-based FPGA: A Road towards Reconfigurable Edge Computing", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ubry08Y2EpUC", "title": "-Zero-Overhead FPGA Debugging", "published_by": "Reconfigurable Logic, 100-129, 2018", "authors": ["PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:gKiMpY-AVTkC", "title": "-Spintronic-Memory-Based Reconfigurable Computing", "published_by": "Reconfigurable Logic, 462-487, 2018", "authors": ["PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:5icHVeHT4IsC", "title": "-A Heterogeneous Architecture for Biomolecular Simulation", "published_by": "Reconfigurable Logic, 352-379, 2018", "authors": ["PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:gVv57TyPmFsC", "title": "-Partially Reconfigurable Processor for Wireless Receiver Applications", "published_by": "Reconfigurable Logic, 322-349, 2018", "authors": ["PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:nVrZBo8bIpAC", "title": "-Reconfigurable Processors and Multicore Architectures", "published_by": "Reconfigurable Logic, 288-321, 2018", "authors": ["PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:e_rmSamDkqQC", "title": "Doping-free complementary inverter enabled by 2D WSe2 electrostatically-doped reconfigurable transistors", "published_by": "2018 76th Device Research Conference (DRC), 1-2, 2018", "authors": ["GV Resta", "Y Balaji", "D Lin", "IP Radu", "F Catthoor", "PE Gaillardon", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:MhiOAD_qIWkC", "title": "multiPULPly: A Multiplication Engine for Accelerating Neural Networks on Ultra-Low-Power Architectures", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:p__nRnzSRKYC", "title": "A Compiler for Parallel and Resource-Constrained Programmable in-Memory Computing", "published_by": "Proceedings of the 26th International Workshop on Logic & Synthesis (IWLS), 2017", "authors": ["G Meuli", "M Soeken", "PE Gaillardon", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:oNZyr7d5Mn4C", "title": "Session details: New benchmarking vectors for emerging devices, circuits, and architectures: energy, delay, and... accuracy", "published_by": "Proceedings of the Conference on Design, Automation & Test in Europe, 2017", "authors": ["XS Hu", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:M7yex6snE4oC", "title": "Session details: In-memory computing and security for non-volatile memory technologies", "published_by": "Proceedings of the Conference on Design, Automation & Test in Europe, 2017", "authors": ["B Giraud", "PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:zLWjf1WUPmwC", "title": "Polarity-controllable 2-dimensional transistors: experimental demonstration and scaling opportunities", "published_by": "The 17th IEEE International Conference on Nanotechnology (IEEE NANO 2017), 2017", "authors": ["GV Resta", "Y Balaji", "T Agarwal", "IP Radu", "D Lin", "F Catthoor", "PE Gaillardon", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:VL0QpB8kHFEC", "title": "Perspectives of DIG FinFETs for efficient terahertz detection applications", "published_by": "Terahertz Emitters, Receivers, and Applications VII 9934, 75-80, 2016", "authors": ["M Hasan", "PE Gaillardon", "BS Rodriguez"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:WqliGbK-hY8C", "title": "A compact DC model for dual-independent-gate FinFETs", "published_by": "2016 74th Annual Device Research Conference (DRC), 1-2, 2016", "authors": ["M Hasan", "PE Gaillardon", "B Sensale-Rodriguez"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:mvPsJ3kp5DgC", "title": "A Full-Capacity Local RoutingArchitecture for FPGAs", "published_by": "Proceedings of the 2016 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2016", "authors": ["X Tang", "PE Gaillardon", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:fFSKOagxvKUC", "title": "LATS 2016-17TH IEEE LATIN-AMERICAN TEST SYMPOSIUM", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:hMsQuOkrut0C", "title": "Method for speeding up boolean satisfiability", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:EkHepimYqZsC", "title": "Resistive Switching Element and Use Thereof", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ILKRHgRFtOwC", "title": "Majority logic synthesis", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:tOudhMTPpwUC", "title": "On the Design of a Fault Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors", "published_by": "2015 IEEE Computer Society Annual Symposium on VLSI, 491-496, 2015", "authors": ["H Ghasemzadeh", "PE Gaillardon", "J Zhang", "G De Micheli", "E S\u00e1nchez", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:NhqRSupF_l8C", "title": "Towards More Efficient Logic Blocks By Exploiting Biconditional Expansion", "published_by": "Proceedings of the 2015 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2015", "authors": ["PE Gallardon", "G Kim", "X Tang", "L Amaru", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:LI9QrySNdTsC", "title": "A Study on Buffer Distribution for RRAM-based FPGA Routing Structures", "published_by": "Proceedings of the 6th IEEE Latin American Symposium on Circuits and Systems\u00a0\u2026, 2015", "authors": ["S Rahimian Omam", "X Tang", "PE Gaillardon", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:uWQEDVKXjbEC", "title": "Multiple-Independent-Gate Nanowire Transistors: From Technology to Advanced SoC Design", "published_by": "Nano-CMOS and Post-CMOS Electronics: Devices and Modeling, 2015", "authors": ["PE Gaillardon", "J Zhang", "L Amar\u00f9", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ZHo1McVdvXMC", "title": "Towards the use of functionality-enhanced devices: A transversal design approach", "published_by": "2014 10th Conference on Ph. D. Research in Microelectronics and Electronics\u00a0\u2026, 2014", "authors": ["PE Gaillardon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:M05iB0D1s5AC", "title": "Novel configurable logic block architecture exploiting controllable-polarity transistors", "published_by": "2014 9th International Symposium on Reconfigurable and Communication-Centric\u00a0\u2026, 2014", "authors": ["PE Gaillardon", "X Tang", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:_xSYboBqXhAC", "title": "Introduction to the special section on functionality-enhanced devices", "published_by": "IEEE Transactions on Nanotechnology 13 (ARTICLE), 1019-1019, 2014", "authors": ["PE Gaillardon", "G De Micheli", "I O'Connor", "S Mitra", "T Ernst"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:NaGl4SEjCO4C", "title": "Restructuring of Arithmetic Circuits with Biconditional Binary Decision Diagrams", "published_by": "University Booth at DATE 2014, 2014", "authors": ["L Amar\u00fa", "A Balatsoukas Stimming", "PE Gaillardon", "A Burg", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:TFP_iSt0sucC", "title": "2013 Index IEEE Circuits and Systems Magazine Vol. 13", "published_by": "Brain 10, 25, 2013", "authors": ["V Aggarwal", "A Ascoli", "E Biglieri", "LT Bruton", "S Carrara", "T Chang", "G Chen", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:qUcmZB5y_30C", "title": "Towards Structured ASICs Using Polarity-Tunable SiNW Transistors, invited", "published_by": "Proceedings of the 50th Design Automation Conference (DAC 2013), 2013", "authors": ["PE Gaillardon", "M De Marchi", "L Amaru", "S Bobba", "D Sacchetto", "Y Leblebici", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:dhFuZR0502QC", "title": "Background and Motivation", "published_by": "Disruptive Logic Architectures and Technologies: From Device to System Level\u00a0\u2026, 2012", "authors": ["PE Gaillardon", "I O\u2019Connor", "F Clermidy", "PE Gaillardon", "I O\u2019Connor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:QIV2ME_5wuYC", "title": "Conclusions and Contributions", "published_by": "Disruptive Logic Architectures and Technologies: From Device to System Level\u00a0\u2026, 2012", "authors": ["PE Gaillardon", "I O\u2019Connor", "F Clermidy", "PE Gaillardon", "I O\u2019Connor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:9ZlFYXVOiuMC", "title": "Innovative Structures for Routing and Configuration", "published_by": "Disruptive Logic Architectures and Technologies: From Device to System Level\u00a0\u2026, 2012", "authors": ["PE Gaillardon", "I O\u2019Connor", "F Clermidy", "PE Gaillardon", "I O\u2019Connor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:mVmsd5A6BfQC", "title": "Disruptive Logic Blocks", "published_by": "Disruptive Logic Architectures and Technologies: From Device to System Level\u00a0\u2026, 2012", "authors": ["PE Gaillardon", "I O\u2019Connor", "F Clermidy", "PE Gaillardon", "I O\u2019Connor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Wp0gIr-vW9MC", "title": "Architectural Impact of 3D Configuration and Routing Schemes", "published_by": "Disruptive Logic Architectures and Technologies: From Device to System Level\u00a0\u2026, 2012", "authors": ["PE Gaillardon", "I O\u2019Connor", "F Clermidy", "PE Gaillardon", "I O\u2019Connor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:4DMP91E08xMC", "title": "Disruptive Architectural Proposals and Performance Analysis", "published_by": "Disruptive Logic Architectures and Technologies: From Device to System Level\u00a0\u2026, 2012", "authors": ["PE Gaillardon", "I O\u2019Connor", "F Clermidy", "PE Gaillardon", "I O\u2019Connor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:zYLM7Y9cAGgC", "title": "Mapping method of reconfigurable cell matrices based on nanoscale devices using inter-stage fixed interconnection scheme", "published_by": "2009 16th IEEE International Conference on Electronics, Circuits and Systems\u00a0\u2026, 2009", "authors": ["PE Gaillardon", "F Clermidy", "I O'Connor", "J Liu", "R Daviot"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:CdxZDUztZiMC", "title": "Disruptive Logic Architectures and Technologies", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Br1UauaknNIC", "title": "scaling trends and performance evaluation of 2-dimensional polarity-controllable FETs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:WHdLCjDvYFkC", "title": "NSF Integrated Circuit Research, Education and Workforce Development Workshop Final Report1", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:7BrZ7Jt4UNcC", "title": "Service interruption on Monday 11 July from 12: 30 to 13: 00: all the sites of the CCSD (HAL, EpiSciences, SciencesConf, AureHAL) will be inaccessible (network hardware\u00a0\u2026", "published_by": "Policy 113, 129, 0", "authors": ["E De Leeuw", "S Fischer-H\u00fcbner", "L Fritsch", "P Bichsel", "J Camenisch", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=200&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:nRpfm8aw39MC", "title": "Session details: Emerging memory architectures", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:PaBasH6fAo0C", "title": "Session details: Concept papers: devices & circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:7Hz3ACDFbsoC", "title": "Session details: Compute in-and near-memory", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:BzfGm06jWhQC", "title": "LSI1", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:43bX7VzcjpAC", "title": "LSI2", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:4xDN1ZYqzskC", "title": "LSOracle 2.0: Capabilities, Integration, and Performance", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:uDGL6kOW6j0C", "title": "2021 31st International Conference on Field-Programmable Logic and Applications (FPL)| 978-1-6654-3759-2/21/$31.00\u00a9 2021 IEEE| DOI: 10.1109/FPL53798. 2021.00091", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:NyGDZy8z5eUC", "title": "OpenFPGA: Towards Automated Prototyping for Versatile FPGAs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:4X0JR2_MtJMC", "title": "2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP)| 978-1-6654-2701-2/21/$31.00\u00a9 2021 IEEE| DOI: 10.1109/ASAP52443\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:yFnVuubrUp4C", "title": "Session details: Special session: Architectures for emerging technologies", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:4hFrxpcac9AC", "title": "Hammond, Simon 104 Han, Jie 111 Han, Menglin 111 Hanif, Muhammad Abdullah 553", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:NXb4pA-qfm4C", "title": "9.4 Optimization for Logic and Physical Design", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Ri6SYOTghG4C", "title": "Design of a 5.3-GHz 31.3-dBm Fully Integrated CMOS Power Amplifier Using Folded Splitting and Combining", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:Ug5p-4gJ2f0C", "title": "Analog and Mixed Mode Circuits and Systems A Low Power 12-bit 1-kS/s SAR ADC for Biomedical Signal Processing................. W. Mao, Y. Li, C.-H. Heng, and Y. Lian 477", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:-FonjvnnhkoC", "title": "2D Electronic Devices I", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:ML0RJ9NH7IQC", "title": "Analog, Mixed-Signal, and RF Circuits Topological Approach to Symbolic Pole\u2013Zero Extraction Incorporating Design Knowledge............................. G. Shi 1765 Embedded\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:VLnqNzywnoUC", "title": "Breakthroughs in Analog and RF Circuit Performance through Steep-Slope FinFETs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:UHK10RUVsp4C", "title": "System-Level Design Temperature-Constrained Feasibility Analysis for Multicore Scheduling.......... Q. Han, M. Fan, O. Bai, S. Ren, and G. Quan 2082 Test Aggressive Test Cost\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:LjlpjdlvIbIC", "title": "Technical Program Committee Digital Circuits and FPGA based Design Track", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:5awf1xo2G04C", "title": "Technical Program Co-Chair", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:_B80troHkn4C", "title": "Monday-Session", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:K3LRdlH-MEoC", "title": "IEEE Transactions on Nanotechnology publication information", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Hlc_2eEAAAAJ&cstart=300&pagesize=100&citation_for_view=Hlc_2eEAAAAJ:bFI3QPDXJZMC", "title": "SPECIAL SECTION PROPOSAL ON FUNCTIONALITY-ENHANCED DEVICES", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["6383", "43", "123"], "Since 2018": ["4544", "36", "101"]}, "chart": {"2011": 19, "2012": 45, "2013": 114, "2014": 243, "2015": 303, "2016": 441, "2017": 605, "2018": 597, "2019": 627, "2020": 727, "2021": 917, "2022": 974, "2023": 700}}, "co_authors": [], "interests": ["Disruptive Technologies", "NWFETs", "RRAMs", "Ambipolarity", "FPGAs"], "link": "https://scholar.google.com/citations?hl=en&user=Hlc_2eEAAAAJ", "name": "Pierre - Emmanuel GAILLARDON", "affiliates": [{"name": "University of Utah", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=10124793133719145342"}], "last_updated": "2023/10/31 20:28"}