<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__smif__data__structures__memslot.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">SMIF Memory Description Structures<div class="ingroups"><a class="el" href="group__group__pdl__top.html">PDL API Reference</a> &raquo; <a class="el" href="group__group__smif.html">SMIF         (Serial Memory Interface)</a> &raquo; <a class="el" href="group__group__smif__data__structures.html">Data Structures</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >General hierarchy of memory structures are: </p>
<div class="image">
<img src="smif_3_0_p02_memslot_stc.png" alt=""/>
</div>
<dl class="section note"><dt>Note</dt><dd>Above image is applicable only for SMIF v3 IP.</dd></dl>
<div class="image">
<img src="smif_1_0_p02_memslot_stc.png" alt=""/>
</div>
<dl class="section note"><dt>Note</dt><dd>Above image is applicable only for SMIF v1 IP.</dd></dl>
<p>Top structure is <a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__block__config__t">cy_stc_smif_block_config_t</a>, which could have links up to 4 <a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__config__t">cy_stc_smif_mem_config_t</a> which describes each connected to the SMIF external memory. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcy__stc__smif__mem__cmd__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a></td></tr>
<tr class="memdesc:structcy__stc__smif__mem__cmd__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">This command structure is used to store the Read/Write command configuration.  <a href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__smif__mem__cmd__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__smif__hybrid__region__info__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__hybrid__region__info__t">cy_stc_smif_hybrid_region_info_t</a></td></tr>
<tr class="memdesc:structcy__stc__smif__hybrid__region__info__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure specifies data used for memory with hybrid sectors.  <a href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__hybrid__region__info__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__smif__hybrid__region__info__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__smif__octal__ddr__en__seq__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__octal__ddr__en__seq__t">cy_stc_smif_octal_ddr_en_seq_t</a></td></tr>
<tr class="memdesc:structcy__stc__smif__octal__ddr__en__seq__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">This structure specifies data used for memory with hybrid sectors.  <a href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__octal__ddr__en__seq__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__smif__octal__ddr__en__seq__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__smif__hbmem__device__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__hbmem__device__config__t">cy_stc_smif_hbmem_device_config_t</a></td></tr>
<tr class="memdesc:structcy__stc__smif__hbmem__device__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">HyperBus device configuration structure.  <a href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__hbmem__device__config__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__smif__hbmem__device__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__smif__mem__device__cfg__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__device__cfg__t">cy_stc_smif_mem_device_cfg_t</a></td></tr>
<tr class="memdesc:structcy__stc__smif__mem__device__cfg__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">This configuration structure of the SMIF memory device is used to store device-specific parameters.  <a href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__device__cfg__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__smif__mem__device__cfg__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__smif__mem__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__config__t">cy_stc_smif_mem_config_t</a></td></tr>
<tr class="memdesc:structcy__stc__smif__mem__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">This SMIF memory configuration structure is used to store the memory configuration for the memory mode of operation.  <a href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__config__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__smif__mem__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__smif__block__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__block__config__t">cy_stc_smif_block_config_t</a></td></tr>
<tr class="memdesc:structcy__stc__smif__block__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">This SMIF memory configuration structure is used to store the memory configuration for the memory mode of operation.  <a href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__block__config__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__smif__block__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga1e64cc3450ff1f87cf23e7ccdd8e7232"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#ga1e64cc3450ff1f87cf23e7ccdd8e7232">cy_en_smif_hb_rd_cmd_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga1e64cc3450ff1f87cf23e7ccdd8e7232a8b5830066f07549c34677a7707cfabd8">CY_SMIF_HB_READ_WRAPPED_BURST</a> = 0x80
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga1e64cc3450ff1f87cf23e7ccdd8e7232af157b4f33ca6b7b87e67be62e785896f">CY_SMIF_HB_READ_CONTINUOUS_BURST</a> = 0xA0
<br />
 }</td></tr>
<tr class="memdesc:ga1e64cc3450ff1f87cf23e7ccdd8e7232"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies top 8 bit of read/write sequence (bit 47 ~ bit 40).  <a href="group__group__smif__data__structures__memslot.html#ga1e64cc3450ff1f87cf23e7ccdd8e7232">More...</a><br /></td></tr>
<tr class="separator:ga1e64cc3450ff1f87cf23e7ccdd8e7232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf358395c14306681c36e2d2ee58bf407"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#gaf358395c14306681c36e2d2ee58bf407">cy_en_smif_hb_wt_cmd_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf358395c14306681c36e2d2ee58bf407a6fef2a9f896169b8d3b8e57f4b71159a">CY_SMIF_HB_WRITE_WRAPPED_BURST</a> = 0x00
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf358395c14306681c36e2d2ee58bf407a3aa0491362422e5a3cffd9c6688e7a2e">CY_SMIF_HB_WRITE_CONTINUOUS_BURST</a> = 0x20
<br />
 }</td></tr>
<tr class="memdesc:gaf358395c14306681c36e2d2ee58bf407"><td class="mdescLeft">&#160;</td><td class="mdescRight">see <a class="el" href="group__group__smif__data__structures__memslot.html#ga1e64cc3450ff1f87cf23e7ccdd8e7232">cy_en_smif_hb_rd_cmd_t</a>  <a href="group__group__smif__data__structures__memslot.html#gaf358395c14306681c36e2d2ee58bf407">More...</a><br /></td></tr>
<tr class="separator:gaf358395c14306681c36e2d2ee58bf407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8820c28af261d355ccf0bcb62094086c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#ga8820c28af261d355ccf0bcb62094086c">cy_en_smif_hb_dev_type_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga8820c28af261d355ccf0bcb62094086ca965d34079c6edfc6ef9b83c055769ca2">CY_SMIF_HB_FLASH</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga8820c28af261d355ccf0bcb62094086ca8b2eaf25df6afa164ff1f6626a1c8f62">CY_SMIF_HB_SRAM</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga8820c28af261d355ccf0bcb62094086c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies hyper bus device type.  <a href="group__group__smif__data__structures__memslot.html#ga8820c28af261d355ccf0bcb62094086c">More...</a><br /></td></tr>
<tr class="separator:ga8820c28af261d355ccf0bcb62094086c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf949597582a9ad635dce923c956bcc01"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#gaf949597582a9ad635dce923c956bcc01">cy_en_device_size_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01a34246c10d274bd12610d528bcd1bb067">CY_SMIF_DEVICE_1M_BYTE</a> = (int32_t)(0xFFF00000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01a5faf927035a8b3103a250bc0a780a6e8">CY_SMIF_DEVICE_2M_BYTE</a> = (int32_t)(0xFFE00000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01a064dfa9dc1adb4af9e52c41c80b2d83b">CY_SMIF_DEVICE_4M_BYTE</a> = (int32_t)(0xFFC00000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01aa0447b73f52f7c0a0c6f1cf65f2a62e4">CY_SMIF_DEVICE_8M_BYTE</a> = (int32_t)(0xFF800000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01a6ee5da457472d5e316d8e545c0878f29">CY_SMIF_DEVICE_16M_BYTE</a> = (int32_t)(0xFF000000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01a63ea0eeb1f17853dfa58f8ba645b4254">CY_SMIF_DEVICE_32M_BYTE</a> = (int32_t)(0xFE000000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01ac6eb4ff12f2016f44cd8b324937bbfbb">CY_SMIF_DEVICE_64M_BYTE</a> = (int32_t)(0xFC000000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01a23f5a2855141ae9cb3205a6eb3d03bdd">CY_SMIF_DEVICE_128M_BYTE</a> = (int32_t)(0xF8000000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01a07555e2cc771b61a8b321741ab7ad9f5">CY_SMIF_DEVICE_256M_BYTE</a> = (int32_t)(0xF0000000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01ad141bc5c97a27fed85b784d18ea2d4a7">CY_SMIF_DEVICE_512M_BYTE</a> = (int32_t)(0xE0000000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01ae13ddb90b52c97faebb6023eabeb5b58">CY_SMIF_DEVICE_1G_BYTE</a> = (int32_t)(0xC0000000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01ad2369c3df60a3cee1f076b6952f65538">CY_SMIF_DEVICE_2G_BYTE</a> = (int32_t)(0x80000000UL)
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggaf949597582a9ad635dce923c956bcc01ade36edf7ebfcb75b2b7a358c486a4aa8">CY_SMIF_DEVICE_4G_BYTE</a> = (int32_t)(0x00000000UL)
<br />
 }</td></tr>
<tr class="memdesc:gaf949597582a9ad635dce923c956bcc01"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size of the device region specified by DEVICE_MASK register.  <a href="group__group__smif__data__structures__memslot.html#gaf949597582a9ad635dce923c956bcc01">More...</a><br /></td></tr>
<tr class="separator:gaf949597582a9ad635dce923c956bcc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ead54a2c9b20b68709e3609aacbd2eb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#ga1ead54a2c9b20b68709e3609aacbd2eb">en_cy_sub_page_size_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga1ead54a2c9b20b68709e3609aacbd2eba766eff8f997ecee6f7d3cd6840db1fda">SUB_PAGE_SIZE_8BYTE</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga1ead54a2c9b20b68709e3609aacbd2ebac75108443d0b5ff999e7983744df981c">SUB_PAGE_SIZE_16BYTE</a> = 1
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga1ead54a2c9b20b68709e3609aacbd2eba0df1bb0ab8cdba5d29f8bb532ff72b05">SUB_PAGE_SIZE_32BYTE</a> = 2
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga1ead54a2c9b20b68709e3609aacbd2eba230c6738871ba671b03aed5226cb858a">SUB_PAGE_SIZE_64BYTE</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga1ead54a2c9b20b68709e3609aacbd2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the size of a memory sub page.  <a href="group__group__smif__data__structures__memslot.html#ga1ead54a2c9b20b68709e3609aacbd2eb">More...</a><br /></td></tr>
<tr class="separator:ga1ead54a2c9b20b68709e3609aacbd2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5ca598fb947198bd6eb45b004ee256"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#ga3d5ca598fb947198bd6eb45b004ee256">en_cy_sub_page_nr_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga3d5ca598fb947198bd6eb45b004ee256ad8f237ef5ffaf5df7f1557233b03ec5e">SUB_PAGE_1_PER_PAGE</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga3d5ca598fb947198bd6eb45b004ee256a6e7c854437dc665abf555892a87cd3d2">SUB_PAGE_2_PER_PAGE</a> = 1
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga3d5ca598fb947198bd6eb45b004ee256a5e389ad033b8b3a72076dad22e1b0340">SUB_PAGE_4_PER_PAGE</a> = 2
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga3d5ca598fb947198bd6eb45b004ee256a75a7754e9e8701dd76d34c950fd5a3cb">SUB_PAGE_8_PER_PAGE</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga3d5ca598fb947198bd6eb45b004ee256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the number of sub pages per page.  <a href="group__group__smif__data__structures__memslot.html#ga3d5ca598fb947198bd6eb45b004ee256">More...</a><br /></td></tr>
<tr class="separator:ga3d5ca598fb947198bd6eb45b004ee256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74e8b1375bf5438490ec584ae1a9011"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#gae74e8b1375bf5438490ec584ae1a9011">cy_en_smif_xip_addr_byte_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggae74e8b1375bf5438490ec584ae1a9011a3cadadf985eef525a729bc5f1e507cdb">CY_SMIF_XIP_ADDRESS_1_BYTE</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggae74e8b1375bf5438490ec584ae1a9011a9fcd7bcfffbf53fa423ea73df0e8443f">CY_SMIF_XIP_ADDRESS_2_BYTE</a> = 1
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggae74e8b1375bf5438490ec584ae1a9011ac364d48a2affb593892dcbde29724286">CY_SMIF_XIP_ADDRESS_3_BYTE</a> = 2
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggae74e8b1375bf5438490ec584ae1a9011a2e316f7f12e415b49f0da1a5d3dd691c">CY_SMIF_XIP_ADDRESS_4_BYTE</a> = 3
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggae74e8b1375bf5438490ec584ae1a9011a0c987ff6ba9f76acc3c9cfbedfb4f774">CY_SMIF_XIP_ADDRESS_5_BYTE</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:gae74e8b1375bf5438490ec584ae1a9011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the size of the XIP device address in Bytes.  <a href="group__group__smif__data__structures__memslot.html#gae74e8b1375bf5438490ec584ae1a9011">More...</a><br /></td></tr>
<tr class="separator:gae74e8b1375bf5438490ec584ae1a9011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963ac023e6c79a72617a55ac7589f234"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#ga963ac023e6c79a72617a55ac7589f234">cy_en_smif_cmd_last_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga963ac023e6c79a72617a55ac7589f234a56c210577a7370fe86cc1e8266ccb707">NOT_LAST_COMMAND</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga963ac023e6c79a72617a55ac7589f234a2bd6f17dc93af47831b5cbb77a5f07bb">LAST_COMMAND_BYTE</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga963ac023e6c79a72617a55ac7589f234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify whether command to be transmitted is last one or not.  <a href="group__group__smif__data__structures__memslot.html#ga963ac023e6c79a72617a55ac7589f234">More...</a><br /></td></tr>
<tr class="separator:ga963ac023e6c79a72617a55ac7589f234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcf96f07b78f4b941997675547286ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#ga1fcf96f07b78f4b941997675547286ef">cy_en_hb_burst_type_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga1fcf96f07b78f4b941997675547286efab3e1c648a5ded7dc27eaf2d126d000fa">CY_SMIF_HB_WRAPPED_BURST</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga1fcf96f07b78f4b941997675547286efa82d8f9a21a488a7dcb37b1d678285e66">CY_SMIF_HB_CONTINUOUS_BURST</a> = 1
<br />
 }</td></tr>
<tr class="separator:ga1fcf96f07b78f4b941997675547286ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3248506a3f12c15c88bcbea508be6d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#gabf3248506a3f12c15c88bcbea508be6d">cy_en_hb_target_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggabf3248506a3f12c15c88bcbea508be6dabb5d1bda7c0d4777e3269785c8e05675">CY_SMIF_HB_TARGET_MEMORY</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#ggabf3248506a3f12c15c88bcbea508be6da46ee34397fffaa7e1d129a3046e0300c">CY_SMIF_HB_TARGET_REGISTER</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:gabf3248506a3f12c15c88bcbea508be6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">read target.  <a href="group__group__smif__data__structures__memslot.html#gabf3248506a3f12c15c88bcbea508be6d">More...</a><br /></td></tr>
<tr class="separator:gabf3248506a3f12c15c88bcbea508be6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a2a9fe30d6c2d92d90077c3b329e98"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__smif__data__structures__memslot.html#ga68a2a9fe30d6c2d92d90077c3b329e98">cy_en_hb_read_write_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga68a2a9fe30d6c2d92d90077c3b329e98a5fc1c14f59afc38fe7ed0c5c6f4d15f4">CY_SMIF_HB_WRITE</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__group__smif__data__structures__memslot.html#gga68a2a9fe30d6c2d92d90077c3b329e98abc39ce66415338cf5b676a17016724fb">CY_SMIF_HB_READ</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga68a2a9fe30d6c2d92d90077c3b329e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">read or write  <a href="group__group__smif__data__structures__memslot.html#ga68a2a9fe30d6c2d92d90077c3b329e98">More...</a><br /></td></tr>
<tr class="separator:ga68a2a9fe30d6c2d92d90077c3b329e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcy__stc__smif__mem__cmd__t" id="structcy__stc__smif__mem__cmd__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__smif__mem__cmd__t">&#9670;&nbsp;</a></span>cy_stc_smif_mem_cmd_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_smif_mem_cmd_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a958f9306f3695ffe4e43396efdffbf68" name="a958f9306f3695ffe4e43396efdffbf68"></a>uint32_t</td>
<td class="fieldname">
command</td>
<td class="fielddoc">
The 8-bit command. <p >This value is 0xFFFFFFFF when there is no command present </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa4b9a242dc39edc90618cbddb87274c2" name="aa4b9a242dc39edc90618cbddb87274c2"></a><a class="el" href="group__group__smif__enums.html#gab71e4b1f4c80b3e8c82dd85570415e44">cy_en_smif_txfr_width_t</a></td>
<td class="fieldname">
cmdWidth</td>
<td class="fielddoc">
The width of the command transfer. </td></tr>
<tr><td class="fieldtype">
<a id="a23d95eaa05bd12e4cbb416e1f07af5d7" name="a23d95eaa05bd12e4cbb416e1f07af5d7"></a><a class="el" href="group__group__smif__enums.html#gab71e4b1f4c80b3e8c82dd85570415e44">cy_en_smif_txfr_width_t</a></td>
<td class="fieldname">
addrWidth</td>
<td class="fielddoc">
The width of the address transfer. </td></tr>
<tr><td class="fieldtype">
<a id="a1933492ca1e86dd877868c9020af4412" name="a1933492ca1e86dd877868c9020af4412"></a>uint32_t</td>
<td class="fieldname">
mode</td>
<td class="fielddoc">
The 8-bit mode byte. <p >This value is 0xFFFFFFFF when there is no mode present </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a01766309d9ff04dd5555758776600be3" name="a01766309d9ff04dd5555758776600be3"></a><a class="el" href="group__group__smif__enums.html#gab71e4b1f4c80b3e8c82dd85570415e44">cy_en_smif_txfr_width_t</a></td>
<td class="fieldname">
modeWidth</td>
<td class="fielddoc">
The width of the mode transfer. </td></tr>
<tr><td class="fieldtype">
<a id="abb0e73fe83948a117e3f1301c258d1d1" name="abb0e73fe83948a117e3f1301c258d1d1"></a>uint32_t</td>
<td class="fieldname">
dummyCycles</td>
<td class="fielddoc">
The number of the dummy cycles. <p >A zero value suggests no dummy cycles </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5a240edc3870586228a47dcc9cfca6ee" name="a5a240edc3870586228a47dcc9cfca6ee"></a><a class="el" href="group__group__smif__enums.html#gab71e4b1f4c80b3e8c82dd85570415e44">cy_en_smif_txfr_width_t</a></td>
<td class="fieldname">
dataWidth</td>
<td class="fielddoc">
The width of the data transfer. </td></tr>
<tr><td class="fieldtype">
<a id="a9bbce9baffabb885847bb64b5ee63d02" name="a9bbce9baffabb885847bb64b5ee63d02"></a><a class="el" href="group__group__smif__enums.html#ga6673e9fe92675ceaddadeb41e31a5821">cy_en_smif_data_rate_t</a></td>
<td class="fieldname">
dataRate</td>
<td class="fielddoc">
The Data rate of data. </td></tr>
<tr><td class="fieldtype">
<a id="ab8abfc1c375bb96317c483c8e4f303cf" name="ab8abfc1c375bb96317c483c8e4f303cf"></a><a class="el" href="group__group__smif__enums.html#gaab7ef20face67224d22e69b01fae73d5">cy_en_smif_field_presence_t</a></td>
<td class="fieldname">
dummyCyclesPresence</td>
<td class="fielddoc">
This specifies the presence of the dummy field. </td></tr>
<tr><td class="fieldtype">
<a id="a354d50c480b6f4811a349c3a4221e2c7" name="a354d50c480b6f4811a349c3a4221e2c7"></a><a class="el" href="group__group__smif__enums.html#gaab7ef20face67224d22e69b01fae73d5">cy_en_smif_field_presence_t</a></td>
<td class="fieldname">
modePresence</td>
<td class="fielddoc">
This specifies the presence of the mode field. </td></tr>
<tr><td class="fieldtype">
<a id="ad11bb0828104e665195ec369884e5023" name="ad11bb0828104e665195ec369884e5023"></a>uint32_t</td>
<td class="fieldname">
modeH</td>
<td class="fielddoc">
The 8-bit command. <p >This value is 0x0 when there is no higher byte mode present </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a25cfb9111ccfd17478828ae6173ee8f5" name="a25cfb9111ccfd17478828ae6173ee8f5"></a><a class="el" href="group__group__smif__enums.html#ga6673e9fe92675ceaddadeb41e31a5821">cy_en_smif_data_rate_t</a></td>
<td class="fieldname">
modeRate</td>
<td class="fielddoc">
The Data rate of mode. </td></tr>
<tr><td class="fieldtype">
<a id="ac46bf87f8daae2bae3e57330d60179c1" name="ac46bf87f8daae2bae3e57330d60179c1"></a><a class="el" href="group__group__smif__enums.html#ga6673e9fe92675ceaddadeb41e31a5821">cy_en_smif_data_rate_t</a></td>
<td class="fieldname">
addrRate</td>
<td class="fielddoc">
The Data rate of address. </td></tr>
<tr><td class="fieldtype">
<a id="ae53c447d9bd2cdc84e3b0b7e7c0a8ead" name="ae53c447d9bd2cdc84e3b0b7e7c0a8ead"></a><a class="el" href="group__group__smif__enums.html#gaab7ef20face67224d22e69b01fae73d5">cy_en_smif_field_presence_t</a></td>
<td class="fieldname">
cmdPresence</td>
<td class="fielddoc">
This specifies the presence of the command field. </td></tr>
<tr><td class="fieldtype">
<a id="a35154a65f52742c8e937d6f24948f69d" name="a35154a65f52742c8e937d6f24948f69d"></a>uint32_t</td>
<td class="fieldname">
commandH</td>
<td class="fielddoc">
The 8-bit command. <p >This value is 0x0 when there is no higher byte command present </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5546688bed04b059f8ec1c80a7a5b28d" name="a5546688bed04b059f8ec1c80a7a5b28d"></a><a class="el" href="group__group__smif__enums.html#ga6673e9fe92675ceaddadeb41e31a5821">cy_en_smif_data_rate_t</a></td>
<td class="fieldname">
cmdRate</td>
<td class="fielddoc">
The Data rate of command. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__smif__hybrid__region__info__t" id="structcy__stc__smif__hybrid__region__info__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__smif__hybrid__region__info__t">&#9670;&nbsp;</a></span>cy_stc_smif_hybrid_region_info_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_smif_hybrid_region_info_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aced799769c060352abbbbff1603c00d5" name="aced799769c060352abbbbff1603c00d5"></a>uint32_t</td>
<td class="fieldname">
regionAddress</td>
<td class="fielddoc">
This specifies the address where a region starts. </td></tr>
<tr><td class="fieldtype">
<a id="a8091f46b31b31c38e46fa7eec1e35cff" name="a8091f46b31b31c38e46fa7eec1e35cff"></a>uint32_t</td>
<td class="fieldname">
sectorsCount</td>
<td class="fielddoc">
This specifies the number of sectors in the region. </td></tr>
<tr><td class="fieldtype">
<a id="ab85285e79db802a1d10a3c057d5bbc68" name="ab85285e79db802a1d10a3c057d5bbc68"></a>uint32_t</td>
<td class="fieldname">
eraseCmd</td>
<td class="fielddoc">
This specifies the region specific erase instruction. </td></tr>
<tr><td class="fieldtype">
<a id="adfc0f4f12e086a45f53008ac2158c62a" name="adfc0f4f12e086a45f53008ac2158c62a"></a>uint32_t</td>
<td class="fieldname">
eraseSize</td>
<td class="fielddoc">
This specifies the size of one sector. </td></tr>
<tr><td class="fieldtype">
<a id="a09282d5a0e7c8b9e1614b9a8cc547a37" name="a09282d5a0e7c8b9e1614b9a8cc547a37"></a>uint32_t</td>
<td class="fieldname">
eraseTime</td>
<td class="fielddoc">
Max time for sector erase type 1 cycle time in ms. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__smif__octal__ddr__en__seq__t" id="structcy__stc__smif__octal__ddr__en__seq__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__smif__octal__ddr__en__seq__t">&#9670;&nbsp;</a></span>cy_stc_smif_octal_ddr_en_seq_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_smif_octal_ddr_en_seq_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a18c7032788905ea37fd1b0c5e54a5d24" name="a18c7032788905ea37fd1b0c5e54a5d24"></a>uint8_t</td>
<td class="fieldname">
cmdSeq1Len</td>
<td class="fielddoc">
This specifies command sequence 1 length. </td></tr>
<tr><td class="fieldtype">
<a id="a841ad9004697d1214b306b69a359cca8" name="a841ad9004697d1214b306b69a359cca8"></a>uint8_t</td>
<td class="fieldname">
cmdSeq2Len</td>
<td class="fielddoc">
This specifies command sequence 2 length. </td></tr>
<tr><td class="fieldtype">
<a id="a727ce481359fef11cfedf10c5798508e" name="a727ce481359fef11cfedf10c5798508e"></a>uint8_t</td>
<td class="fieldname">
cmdSeq1[<a class="el" href="group__group__smif__macros__sfdp.html#gaf40c3dbb29ba65b88ae0480eb2cf1e14">CY_SMIF_SFDP_ODDR_CMD_SEQ_MAX_LEN</a>]</td>
<td class="fielddoc">
This specifies command sequence 1. </td></tr>
<tr><td class="fieldtype">
<a id="a862f189984b32b8437b7532e0c28008a" name="a862f189984b32b8437b7532e0c28008a"></a>uint8_t</td>
<td class="fieldname">
cmdSeq2[<a class="el" href="group__group__smif__macros__sfdp.html#gaf40c3dbb29ba65b88ae0480eb2cf1e14">CY_SMIF_SFDP_ODDR_CMD_SEQ_MAX_LEN</a>]</td>
<td class="fielddoc">
This specifies command sequence 2. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__smif__hbmem__device__config__t" id="structcy__stc__smif__hbmem__device__config__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__smif__hbmem__device__config__t">&#9670;&nbsp;</a></span>cy_stc_smif_hbmem_device_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_smif_hbmem_device_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3c0f2a8311de179166efe70dcc5774ee" name="a3c0f2a8311de179166efe70dcc5774ee"></a><a class="el" href="group__group__smif__data__structures__memslot.html#ga1e64cc3450ff1f87cf23e7ccdd8e7232">cy_en_smif_hb_rd_cmd_t</a></td>
<td class="fieldname">
xipReadCmd</td>
<td class="fielddoc">
read command value <a class="el" href="group__group__smif__data__structures__memslot.html#ga1e64cc3450ff1f87cf23e7ccdd8e7232">cy_en_smif_hb_rd_cmd_t</a> </td></tr>
<tr><td class="fieldtype">
<a id="a043e24dc19740cb870f6297c7e0eccd4" name="a043e24dc19740cb870f6297c7e0eccd4"></a><a class="el" href="group__group__smif__data__structures__memslot.html#gaf358395c14306681c36e2d2ee58bf407">cy_en_smif_hb_wt_cmd_t</a></td>
<td class="fieldname">
xipWriteCmd</td>
<td class="fielddoc">
write command value <a class="el" href="group__group__smif__data__structures__memslot.html#ga1e64cc3450ff1f87cf23e7ccdd8e7232">cy_en_smif_hb_rd_cmd_t</a> </td></tr>
<tr><td class="fieldtype">
<a id="a2e9f5b3526dce66655afd0ec5e550548" name="a2e9f5b3526dce66655afd0ec5e550548"></a><a class="el" href="group__group__smif__data__structures__memslot.html#ga8820c28af261d355ccf0bcb62094086c">cy_en_smif_hb_dev_type_t</a></td>
<td class="fieldname">
hbDevType</td>
<td class="fielddoc">
hyper bus device type <a class="el" href="group__group__smif__data__structures__memslot.html#ga8820c28af261d355ccf0bcb62094086c">cy_en_smif_hb_dev_type_t</a> </td></tr>
<tr><td class="fieldtype">
<a id="aa4a71db3b320d0aec976e2111c557130" name="aa4a71db3b320d0aec976e2111c557130"></a><a class="el" href="group__group__smif__data__structures__memslot.html#gaf949597582a9ad635dce923c956bcc01">cy_en_device_size_t</a></td>
<td class="fieldname">
memSize</td>
<td class="fielddoc">
The memory size: For densities of 2 gigabits or less - the size in bytes; For densities 4 gigabits and above - bit-31 is set to 1b to define that this memory is 4 gigabits and above; and other 30:0 bits define N where the density is computed as 2^N bytes. <p >For example, 0x80000021 corresponds to 2^30 = 1 gigabyte. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7fbc7a64928de53b7a129480d5a6b580" name="a7fbc7a64928de53b7a129480d5a6b580"></a>uint32_t</td>
<td class="fieldname">
dummyCycles</td>
<td class="fielddoc">
dummy Cycles based on Frequency of operation </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__smif__mem__device__cfg__t" id="structcy__stc__smif__mem__device__cfg__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__smif__mem__device__cfg__t">&#9670;&nbsp;</a></span>cy_stc_smif_mem_device_cfg_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_smif_mem_device_cfg_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a35330244a98f847507496b3f5cbff5aa" name="a35330244a98f847507496b3f5cbff5aa"></a>uint32_t</td>
<td class="fieldname">
numOfAddrBytes</td>
<td class="fielddoc">
This specifies the number of address bytes used by the memory slave device, valid values 1-4. </td></tr>
<tr><td class="fieldtype">
<a id="a6dabae268837d0cffde9c25b4efe455d" name="a6dabae268837d0cffde9c25b4efe455d"></a>uint32_t</td>
<td class="fieldname">
memSize</td>
<td class="fielddoc">
The memory size: For densities of 2 gigabits or less - the size in bytes; For densities 4 gigabits and above - bit-31 is set to 1b to define that this memory is 4 gigabits and above; and other 30:0 bits define N where the density is computed as 2^N bytes. <p >For example, 0x80000021 corresponds to 2^30 = 1 gigabyte. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="acbffaff900e449871089a11dea0ad752" name="acbffaff900e449871089a11dea0ad752"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
readCmd</td>
<td class="fielddoc">
This specifies the Read command. </td></tr>
<tr><td class="fieldtype">
<a id="a456a87e11eb3e32c7211b547d49fb747" name="a456a87e11eb3e32c7211b547d49fb747"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
writeEnCmd</td>
<td class="fielddoc">
This specifies the Write Enable command. </td></tr>
<tr><td class="fieldtype">
<a id="a4e784af10fe9c014e4303990a5fa8171" name="a4e784af10fe9c014e4303990a5fa8171"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
writeDisCmd</td>
<td class="fielddoc">
This specifies the Write Disable command. </td></tr>
<tr><td class="fieldtype">
<a id="a4347b12d2f61a36f2ee4c62bbd756cb5" name="a4347b12d2f61a36f2ee4c62bbd756cb5"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
eraseCmd</td>
<td class="fielddoc">
This specifies the Erase command. </td></tr>
<tr><td class="fieldtype">
<a id="ad70fca359cefe58ae57c88e70f01d97f" name="ad70fca359cefe58ae57c88e70f01d97f"></a>uint32_t</td>
<td class="fieldname">
eraseSize</td>
<td class="fielddoc">
This specifies the sector size of each Erase. </td></tr>
<tr><td class="fieldtype">
<a id="a0c872a037feadc10eadd39dc2fd4e93a" name="a0c872a037feadc10eadd39dc2fd4e93a"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
chipEraseCmd</td>
<td class="fielddoc">
This specifies the Chip Erase command. </td></tr>
<tr><td class="fieldtype">
<a id="a2b0704e5bdb427719203b8f3d175d219" name="a2b0704e5bdb427719203b8f3d175d219"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
programCmd</td>
<td class="fielddoc">
This specifies the Program command. </td></tr>
<tr><td class="fieldtype">
<a id="a8666d1b28383b0e87d4efecd3ac69885" name="a8666d1b28383b0e87d4efecd3ac69885"></a>uint32_t</td>
<td class="fieldname">
programSize</td>
<td class="fielddoc">
This specifies the page size for programming. </td></tr>
<tr><td class="fieldtype">
<a id="ad185b6e5751a2536c004fca1f2325d2c" name="ad185b6e5751a2536c004fca1f2325d2c"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
readStsRegWipCmd</td>
<td class="fielddoc">
This specifies the command to read the WIP-containing status register <br  />
 </td></tr>
<tr><td class="fieldtype">
<a id="a260276b2b1b68a4aa279cff988758121" name="a260276b2b1b68a4aa279cff988758121"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
readStsRegQeCmd</td>
<td class="fielddoc">
This specifies the command to read the QE-containing status register. </td></tr>
<tr><td class="fieldtype">
<a id="ad4c73ef9b9a7932c2832347c4c268ffa" name="ad4c73ef9b9a7932c2832347c4c268ffa"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
writeStsRegQeCmd</td>
<td class="fielddoc">
This specifies the command to write into the QE-containing status register. </td></tr>
<tr><td class="fieldtype">
<a id="a5126d2926b18f7bddf7861165957a041" name="a5126d2926b18f7bddf7861165957a041"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
readSfdpCmd</td>
<td class="fielddoc">
This specifies the read SFDP command. </td></tr>
<tr><td class="fieldtype">
<a id="a386fbd008f608cf037756c486cb902ab" name="a386fbd008f608cf037756c486cb902ab"></a>uint32_t</td>
<td class="fieldname">
stsRegBusyMask</td>
<td class="fielddoc">
The Busy mask for the status registers. </td></tr>
<tr><td class="fieldtype">
<a id="a94531399701237a6c42b7ae8098f9c83" name="a94531399701237a6c42b7ae8098f9c83"></a>uint32_t</td>
<td class="fieldname">
stsRegQuadEnableMask</td>
<td class="fielddoc">
The QE mask for the status registers. </td></tr>
<tr><td class="fieldtype">
<a id="a04a86cf0c364f59439d81470051f216e" name="a04a86cf0c364f59439d81470051f216e"></a>uint32_t</td>
<td class="fieldname">
eraseTime</td>
<td class="fielddoc">
Max time for erase type 1 cycle time in ms. </td></tr>
<tr><td class="fieldtype">
<a id="affa18792a98acafd3e86b5fafd6fc59c" name="affa18792a98acafd3e86b5fafd6fc59c"></a>uint32_t</td>
<td class="fieldname">
chipEraseTime</td>
<td class="fielddoc">
Max time for chip erase cycle time in ms. </td></tr>
<tr><td class="fieldtype">
<a id="a5156e88b285cfe78f4ff4e42194a70c0" name="a5156e88b285cfe78f4ff4e42194a70c0"></a>uint32_t</td>
<td class="fieldname">
programTime</td>
<td class="fielddoc">
Max time for page program cycle time in us. </td></tr>
<tr><td class="fieldtype">
<a id="af699412addf5631fb6e2d61ece8a89f0" name="af699412addf5631fb6e2d61ece8a89f0"></a>uint32_t</td>
<td class="fieldname">
hybridRegionCount</td>
<td class="fielddoc">
This specifies the number of regions for memory with hybrid sectors. </td></tr>
<tr><td class="fieldtype">
<a id="a989bd3b0d57035f44bd936d185afb7bf" name="a989bd3b0d57035f44bd936d185afb7bf"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__hybrid__region__info__t">cy_stc_smif_hybrid_region_info_t</a> **</td>
<td class="fieldname">
hybridRegionInfo</td>
<td class="fielddoc">
This specifies data for memory with hybrid sectors. </td></tr>
<tr><td class="fieldtype">
<a id="a1c383f7341855294fda5cc5d03b7f270" name="a1c383f7341855294fda5cc5d03b7f270"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
readLatencyCmd</td>
<td class="fielddoc">
This specifies the command to read variable latency cycles configuration register. </td></tr>
<tr><td class="fieldtype">
<a id="aeaa8b36aacfa7b39dcfbbbe042c832a8" name="aeaa8b36aacfa7b39dcfbbbe042c832a8"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
writeLatencyCmd</td>
<td class="fielddoc">
This specifies the command to write variable latency cycles configuration register. </td></tr>
<tr><td class="fieldtype">
<a id="a2bbe834f1ccfb409c369851d0b5be848" name="a2bbe834f1ccfb409c369851d0b5be848"></a>uint32_t</td>
<td class="fieldname">
latencyCyclesRegAddr</td>
<td class="fielddoc">
This specifies the address for variable latency cycle address. </td></tr>
<tr><td class="fieldtype">
<a id="af668180d0dac7778ba607ec4bc3ebafe" name="af668180d0dac7778ba607ec4bc3ebafe"></a>uint32_t</td>
<td class="fieldname">
latencyCyclesMask</td>
<td class="fielddoc">
This specifies variable latency cycles Mask. </td></tr>
<tr><td class="fieldtype">
<a id="ac0d6c5928ed5f54a35b033dd04f8fa01" name="ac0d6c5928ed5f54a35b033dd04f8fa01"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__octal__ddr__en__seq__t">cy_stc_smif_octal_ddr_en_seq_t</a> *</td>
<td class="fieldname">
octalDDREnableSeq</td>
<td class="fielddoc">
This specifies data for memory with hybrid sectors. </td></tr>
<tr><td class="fieldtype">
<a id="a45806afd56c06a43b44134b87d849872" name="a45806afd56c06a43b44134b87d849872"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
readStsRegOeCmd</td>
<td class="fielddoc">
This specifies the command to read the OE-containing status register. </td></tr>
<tr><td class="fieldtype">
<a id="aa6997fc2194c795c9e16d94c4cd777dd" name="aa6997fc2194c795c9e16d94c4cd777dd"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__cmd__t">cy_stc_smif_mem_cmd_t</a> *</td>
<td class="fieldname">
writeStsRegOeCmd</td>
<td class="fielddoc">
This specifies the command to write into the OE-containing status register. </td></tr>
<tr><td class="fieldtype">
<a id="a7ed611c0e5120cd37ef3a334c090fda0" name="a7ed611c0e5120cd37ef3a334c090fda0"></a>uint32_t</td>
<td class="fieldname">
stsRegOctalEnableMask</td>
<td class="fielddoc">
The QE mask for the status registers. </td></tr>
<tr><td class="fieldtype">
<a id="a1a1db5ed707f9ccda6d2fce4b2df9fe3" name="a1a1db5ed707f9ccda6d2fce4b2df9fe3"></a>uint32_t</td>
<td class="fieldname">
octalEnableRegAddr</td>
<td class="fielddoc">
Octal enable register address. </td></tr>
<tr><td class="fieldtype">
<a id="a8326fa649b55599b788a20e33f3993cb" name="a8326fa649b55599b788a20e33f3993cb"></a><a class="el" href="group__group__smif__enums.html#ga8845b5cf67d0b876a5b0edc589ecadbd">cy_en_smif_interface_freq_t</a></td>
<td class="fieldname">
freq_of_operation</td>
<td class="fielddoc">
Frequency of operation used in Octal mode. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__smif__mem__config__t" id="structcy__stc__smif__mem__config__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__smif__mem__config__t">&#9670;&nbsp;</a></span>cy_stc_smif_mem_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_smif_mem_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1ddf064315a00cf0929f632835ad5508" name="a1ddf064315a00cf0929f632835ad5508"></a><a class="el" href="group__group__smif__enums.html#gad776a0db9224477ab865254a32d9e312">cy_en_smif_slave_select_t</a></td>
<td class="fieldname">
slaveSelect</td>
<td class="fielddoc">
Determines the slave select where the memory device is placed. </td></tr>
<tr><td class="fieldtype">
<a id="a0801efa34c73cedbd23bac8b4717f117" name="a0801efa34c73cedbd23bac8b4717f117"></a>uint32_t</td>
<td class="fieldname">
flags</td>
<td class="fielddoc">
Determines if the device is memory-mapped, enables the Autodetect using the SFDP, enables the write capability, or enables the crypto support for this memory slave. </td></tr>
<tr><td class="fieldtype">
<a id="afd4726ab3b952fa7b320899f496e1d17" name="afd4726ab3b952fa7b320899f496e1d17"></a><a class="el" href="group__group__smif__enums.html#ga6d9ba2ef785b94cf542c573a51a0eb58">cy_en_smif_data_select_t</a></td>
<td class="fieldname">
dataSelect</td>
<td class="fielddoc">
The data-line selection options for a slave device. </td></tr>
<tr><td class="fieldtype">
<a id="a460a4733ce1f20fc1a3f767c35b1d3db" name="a460a4733ce1f20fc1a3f767c35b1d3db"></a>uint32_t</td>
<td class="fieldname">
baseAddress</td>
<td class="fielddoc">
The base address the memory slave is mapped to in the PSoC memory map. <p >This address must be a multiple of the SMIF XIP memory size/capacity. The SMIF XIP memory region should NOT overlap with other memory regions (with exception to dual quad mode). Valid when the memory-mapped mode is enabled. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aebefac335a407c6db19b06c278df33a6" name="aebefac335a407c6db19b06c278df33a6"></a>uint32_t</td>
<td class="fieldname">
memMappedSize</td>
<td class="fielddoc">
The size/capacity allocated in the PSoC memory map for the memory slave device. <p >The capacity is allocated from the base address. The capacity must be a power of 2 and greater or equal than 64 KB. Valid when memory-mapped mode is enabled </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad85fa341a6d7c5fe4663e2c50217ca38" name="ad85fa341a6d7c5fe4663e2c50217ca38"></a>uint32_t</td>
<td class="fieldname">
dualQuadSlots</td>
<td class="fielddoc">
Defines if this memory device is one of the devices in the dual quad SPI configuration. <p >Equals the sum of the slave-slot numbers. <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a8af26f195ff6eb4601cc08cea6218c31" name="a8af26f195ff6eb4601cc08cea6218c31"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__device__cfg__t">cy_stc_smif_mem_device_cfg_t</a> *</td>
<td class="fieldname">
deviceCfg</td>
<td class="fielddoc">
The configuration of the device. </td></tr>
<tr><td class="fieldtype">
<a id="a81552a71c36bab80e7017f08bc8aba85" name="a81552a71c36bab80e7017f08bc8aba85"></a><a class="el" href="group__group__smif__enums.html#ga58cf90a88ebb49c269bc67295d6e5cc3">cy_en_smif_merge_timeout_t</a></td>
<td class="fieldname">
mergeTimeout</td>
<td class="fielddoc">
Continuous transfer merge timeout. <p >After this period the memory device is deselected. A later transfer, even from a continuous address, starts with the overhead phases (command, address, mode, dummy cycles). </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a419ac574bab3e8dd9126a59656b15738" name="a419ac574bab3e8dd9126a59656b15738"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__hbmem__device__config__t">cy_stc_smif_hbmem_device_config_t</a> *</td>
<td class="fieldname">
hbdeviceCfg</td>
<td class="fielddoc">
The configuration of the hyperbus device. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__smif__block__config__t" id="structcy__stc__smif__block__config__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__smif__block__config__t">&#9670;&nbsp;</a></span>cy_stc_smif_block_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_smif_block_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae864772e8d80652cdaed72ce128069b8" name="ae864772e8d80652cdaed72ce128069b8"></a>uint32_t</td>
<td class="fieldname">
memCount</td>
<td class="fielddoc">
The number of SMIF memory defined <br  />
 </td></tr>
<tr><td class="fieldtype">
<a id="a848414c2aff53f59f55f0e9c9a4be083" name="a848414c2aff53f59f55f0e9c9a4be083"></a><a class="el" href="group__group__smif__data__structures__memslot.html#structcy__stc__smif__mem__config__t">cy_stc_smif_mem_config_t</a> **</td>
<td class="fieldname">
memConfig</td>
<td class="fielddoc">
The pointer to the array of the memory configuration structures of size Memory_count. </td></tr>
<tr><td class="fieldtype">
<a id="afc9185ba13c12d3b8365004ca429178b" name="afc9185ba13c12d3b8365004ca429178b"></a>uint32_t</td>
<td class="fieldname">
majorVersion</td>
<td class="fielddoc">
The version of the SMIF driver. </td></tr>
<tr><td class="fieldtype">
<a id="a65d39c5d12f1d6e886b7be1dae45f8ad" name="a65d39c5d12f1d6e886b7be1dae45f8ad"></a>uint32_t</td>
<td class="fieldname">
minorVersion</td>
<td class="fielddoc">
The version of the SMIF Driver. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga1e64cc3450ff1f87cf23e7ccdd8e7232" name="ga1e64cc3450ff1f87cf23e7ccdd8e7232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e64cc3450ff1f87cf23e7ccdd8e7232">&#9670;&nbsp;</a></span>cy_en_smif_hb_rd_cmd_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#ga1e64cc3450ff1f87cf23e7ccdd8e7232">cy_en_smif_hb_rd_cmd_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies top 8 bit of read/write sequence (bit 47 ~ bit 40). </p>
<p >only top 3 bits have meaning bit 47: Identifies the transaction as a Read or Write. R/W#=1 indicates a Read operation and R/W#=0 indicates a Write operation. bit 46: Indicates whether the Read or Write operation accesses the memory or register spaces. bit 45: Indicates whether the burst will be continuous or wrapped. Burst Type=0 indicates Wrapped Burst, Burst Type=1 indicates Continuous Burst. bit 46 is always 0, since this drive assumes accessing memory space in XIP mode </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1e64cc3450ff1f87cf23e7ccdd8e7232a8b5830066f07549c34677a7707cfabd8" name="gga1e64cc3450ff1f87cf23e7ccdd8e7232a8b5830066f07549c34677a7707cfabd8"></a>CY_SMIF_HB_READ_WRAPPED_BURST&#160;</td><td class="fielddoc"><p >bit 47 = 1: read, bit 45 = 0: wrapped burst </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1e64cc3450ff1f87cf23e7ccdd8e7232af157b4f33ca6b7b87e67be62e785896f" name="gga1e64cc3450ff1f87cf23e7ccdd8e7232af157b4f33ca6b7b87e67be62e785896f"></a>CY_SMIF_HB_READ_CONTINUOUS_BURST&#160;</td><td class="fielddoc"><p >bit 47 = 1: read, bit 45 = 1: continuous burst </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf358395c14306681c36e2d2ee58bf407" name="gaf358395c14306681c36e2d2ee58bf407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf358395c14306681c36e2d2ee58bf407">&#9670;&nbsp;</a></span>cy_en_smif_hb_wt_cmd_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#gaf358395c14306681c36e2d2ee58bf407">cy_en_smif_hb_wt_cmd_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>see <a class="el" href="group__group__smif__data__structures__memslot.html#ga1e64cc3450ff1f87cf23e7ccdd8e7232">cy_en_smif_hb_rd_cmd_t</a> </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf358395c14306681c36e2d2ee58bf407a6fef2a9f896169b8d3b8e57f4b71159a" name="ggaf358395c14306681c36e2d2ee58bf407a6fef2a9f896169b8d3b8e57f4b71159a"></a>CY_SMIF_HB_WRITE_WRAPPED_BURST&#160;</td><td class="fielddoc"><p >bit 47 = 0: write, bit 45 = 0: wrapped burst </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf358395c14306681c36e2d2ee58bf407a3aa0491362422e5a3cffd9c6688e7a2e" name="ggaf358395c14306681c36e2d2ee58bf407a3aa0491362422e5a3cffd9c6688e7a2e"></a>CY_SMIF_HB_WRITE_CONTINUOUS_BURST&#160;</td><td class="fielddoc"><p >bit 47 = 0: write, bit 45 = 1: continuous burst </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8820c28af261d355ccf0bcb62094086c" name="ga8820c28af261d355ccf0bcb62094086c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8820c28af261d355ccf0bcb62094086c">&#9670;&nbsp;</a></span>cy_en_smif_hb_dev_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#ga8820c28af261d355ccf0bcb62094086c">cy_en_smif_hb_dev_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies hyper bus device type. </p>
<p >FLASH or SRAM </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8820c28af261d355ccf0bcb62094086ca965d34079c6edfc6ef9b83c055769ca2" name="gga8820c28af261d355ccf0bcb62094086ca965d34079c6edfc6ef9b83c055769ca2"></a>CY_SMIF_HB_FLASH&#160;</td><td class="fielddoc"><p >Hyper bus FLASH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8820c28af261d355ccf0bcb62094086ca8b2eaf25df6afa164ff1f6626a1c8f62" name="gga8820c28af261d355ccf0bcb62094086ca8b2eaf25df6afa164ff1f6626a1c8f62"></a>CY_SMIF_HB_SRAM&#160;</td><td class="fielddoc"><p >Hyper bus SRAM. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf949597582a9ad635dce923c956bcc01" name="gaf949597582a9ad635dce923c956bcc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf949597582a9ad635dce923c956bcc01">&#9670;&nbsp;</a></span>cy_en_device_size_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#gaf949597582a9ad635dce923c956bcc01">cy_en_device_size_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The size of the device region specified by DEVICE_MASK register. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01a34246c10d274bd12610d528bcd1bb067" name="ggaf949597582a9ad635dce923c956bcc01a34246c10d274bd12610d528bcd1bb067"></a>CY_SMIF_DEVICE_1M_BYTE&#160;</td><td class="fielddoc"><p >for 1M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01a5faf927035a8b3103a250bc0a780a6e8" name="ggaf949597582a9ad635dce923c956bcc01a5faf927035a8b3103a250bc0a780a6e8"></a>CY_SMIF_DEVICE_2M_BYTE&#160;</td><td class="fielddoc"><p >for 2M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01a064dfa9dc1adb4af9e52c41c80b2d83b" name="ggaf949597582a9ad635dce923c956bcc01a064dfa9dc1adb4af9e52c41c80b2d83b"></a>CY_SMIF_DEVICE_4M_BYTE&#160;</td><td class="fielddoc"><p >for 4M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01aa0447b73f52f7c0a0c6f1cf65f2a62e4" name="ggaf949597582a9ad635dce923c956bcc01aa0447b73f52f7c0a0c6f1cf65f2a62e4"></a>CY_SMIF_DEVICE_8M_BYTE&#160;</td><td class="fielddoc"><p >for 8M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01a6ee5da457472d5e316d8e545c0878f29" name="ggaf949597582a9ad635dce923c956bcc01a6ee5da457472d5e316d8e545c0878f29"></a>CY_SMIF_DEVICE_16M_BYTE&#160;</td><td class="fielddoc"><p >for 16M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01a63ea0eeb1f17853dfa58f8ba645b4254" name="ggaf949597582a9ad635dce923c956bcc01a63ea0eeb1f17853dfa58f8ba645b4254"></a>CY_SMIF_DEVICE_32M_BYTE&#160;</td><td class="fielddoc"><p >for 32M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01ac6eb4ff12f2016f44cd8b324937bbfbb" name="ggaf949597582a9ad635dce923c956bcc01ac6eb4ff12f2016f44cd8b324937bbfbb"></a>CY_SMIF_DEVICE_64M_BYTE&#160;</td><td class="fielddoc"><p >for 64M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01a23f5a2855141ae9cb3205a6eb3d03bdd" name="ggaf949597582a9ad635dce923c956bcc01a23f5a2855141ae9cb3205a6eb3d03bdd"></a>CY_SMIF_DEVICE_128M_BYTE&#160;</td><td class="fielddoc"><p >for 128M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01a07555e2cc771b61a8b321741ab7ad9f5" name="ggaf949597582a9ad635dce923c956bcc01a07555e2cc771b61a8b321741ab7ad9f5"></a>CY_SMIF_DEVICE_256M_BYTE&#160;</td><td class="fielddoc"><p >for 256M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01ad141bc5c97a27fed85b784d18ea2d4a7" name="ggaf949597582a9ad635dce923c956bcc01ad141bc5c97a27fed85b784d18ea2d4a7"></a>CY_SMIF_DEVICE_512M_BYTE&#160;</td><td class="fielddoc"><p >for 512M size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01ae13ddb90b52c97faebb6023eabeb5b58" name="ggaf949597582a9ad635dce923c956bcc01ae13ddb90b52c97faebb6023eabeb5b58"></a>CY_SMIF_DEVICE_1G_BYTE&#160;</td><td class="fielddoc"><p >for 1G size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01ad2369c3df60a3cee1f076b6952f65538" name="ggaf949597582a9ad635dce923c956bcc01ad2369c3df60a3cee1f076b6952f65538"></a>CY_SMIF_DEVICE_2G_BYTE&#160;</td><td class="fielddoc"><p >for 2G size device </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf949597582a9ad635dce923c956bcc01ade36edf7ebfcb75b2b7a358c486a4aa8" name="ggaf949597582a9ad635dce923c956bcc01ade36edf7ebfcb75b2b7a358c486a4aa8"></a>CY_SMIF_DEVICE_4G_BYTE&#160;</td><td class="fielddoc"><p >for 4G size device </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1ead54a2c9b20b68709e3609aacbd2eb" name="ga1ead54a2c9b20b68709e3609aacbd2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ead54a2c9b20b68709e3609aacbd2eb">&#9670;&nbsp;</a></span>en_cy_sub_page_size_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#ga1ead54a2c9b20b68709e3609aacbd2eb">en_cy_sub_page_size_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies the size of a memory sub page. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1ead54a2c9b20b68709e3609aacbd2eba766eff8f997ecee6f7d3cd6840db1fda" name="gga1ead54a2c9b20b68709e3609aacbd2eba766eff8f997ecee6f7d3cd6840db1fda"></a>SUB_PAGE_SIZE_8BYTE&#160;</td><td class="fielddoc"><p >sub_page_size = 8 words = 16 bytes (default) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1ead54a2c9b20b68709e3609aacbd2ebac75108443d0b5ff999e7983744df981c" name="gga1ead54a2c9b20b68709e3609aacbd2ebac75108443d0b5ff999e7983744df981c"></a>SUB_PAGE_SIZE_16BYTE&#160;</td><td class="fielddoc"><p >sub_page_size = 16 words = 32 bytes </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1ead54a2c9b20b68709e3609aacbd2eba0df1bb0ab8cdba5d29f8bb532ff72b05" name="gga1ead54a2c9b20b68709e3609aacbd2eba0df1bb0ab8cdba5d29f8bb532ff72b05"></a>SUB_PAGE_SIZE_32BYTE&#160;</td><td class="fielddoc"><p >sub_page_size = 32 words = 64 bytes </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1ead54a2c9b20b68709e3609aacbd2eba230c6738871ba671b03aed5226cb858a" name="gga1ead54a2c9b20b68709e3609aacbd2eba230c6738871ba671b03aed5226cb858a"></a>SUB_PAGE_SIZE_64BYTE&#160;</td><td class="fielddoc"><p >sub_page_size = 64 words = 128 bytes </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3d5ca598fb947198bd6eb45b004ee256" name="ga3d5ca598fb947198bd6eb45b004ee256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d5ca598fb947198bd6eb45b004ee256">&#9670;&nbsp;</a></span>en_cy_sub_page_nr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#ga3d5ca598fb947198bd6eb45b004ee256">en_cy_sub_page_nr_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies the number of sub pages per page. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3d5ca598fb947198bd6eb45b004ee256ad8f237ef5ffaf5df7f1557233b03ec5e" name="gga3d5ca598fb947198bd6eb45b004ee256ad8f237ef5ffaf5df7f1557233b03ec5e"></a>SUB_PAGE_1_PER_PAGE&#160;</td><td class="fielddoc"><p >1 sub pages per page, i.e. </p>
<p >page_size = sub_page_size </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3d5ca598fb947198bd6eb45b004ee256a6e7c854437dc665abf555892a87cd3d2" name="gga3d5ca598fb947198bd6eb45b004ee256a6e7c854437dc665abf555892a87cd3d2"></a>SUB_PAGE_2_PER_PAGE&#160;</td><td class="fielddoc"><p >2 sub pages per page, i.e. </p>
<p >page_size = 2 x sub_page_size </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3d5ca598fb947198bd6eb45b004ee256a5e389ad033b8b3a72076dad22e1b0340" name="gga3d5ca598fb947198bd6eb45b004ee256a5e389ad033b8b3a72076dad22e1b0340"></a>SUB_PAGE_4_PER_PAGE&#160;</td><td class="fielddoc"><p >4 sub pages per page, i.e. </p>
<p >page_size = 4 x sub_page_size </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3d5ca598fb947198bd6eb45b004ee256a75a7754e9e8701dd76d34c950fd5a3cb" name="gga3d5ca598fb947198bd6eb45b004ee256a75a7754e9e8701dd76d34c950fd5a3cb"></a>SUB_PAGE_8_PER_PAGE&#160;</td><td class="fielddoc"><p >8 sub pages per page, i.e. </p>
<p >page_size = 8 x sub_page_size </p>
</td></tr>
</table>

</div>
</div>
<a id="gae74e8b1375bf5438490ec584ae1a9011" name="gae74e8b1375bf5438490ec584ae1a9011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae74e8b1375bf5438490ec584ae1a9011">&#9670;&nbsp;</a></span>cy_en_smif_xip_addr_byte_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#gae74e8b1375bf5438490ec584ae1a9011">cy_en_smif_xip_addr_byte_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies the size of the XIP device address in Bytes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae74e8b1375bf5438490ec584ae1a9011a3cadadf985eef525a729bc5f1e507cdb" name="ggae74e8b1375bf5438490ec584ae1a9011a3cadadf985eef525a729bc5f1e507cdb"></a>CY_SMIF_XIP_ADDRESS_1_BYTE&#160;</td><td class="fielddoc"><p >1 Byte address </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae74e8b1375bf5438490ec584ae1a9011a9fcd7bcfffbf53fa423ea73df0e8443f" name="ggae74e8b1375bf5438490ec584ae1a9011a9fcd7bcfffbf53fa423ea73df0e8443f"></a>CY_SMIF_XIP_ADDRESS_2_BYTE&#160;</td><td class="fielddoc"><p >2 Byte address </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae74e8b1375bf5438490ec584ae1a9011ac364d48a2affb593892dcbde29724286" name="ggae74e8b1375bf5438490ec584ae1a9011ac364d48a2affb593892dcbde29724286"></a>CY_SMIF_XIP_ADDRESS_3_BYTE&#160;</td><td class="fielddoc"><p >3 Byte address </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae74e8b1375bf5438490ec584ae1a9011a2e316f7f12e415b49f0da1a5d3dd691c" name="ggae74e8b1375bf5438490ec584ae1a9011a2e316f7f12e415b49f0da1a5d3dd691c"></a>CY_SMIF_XIP_ADDRESS_4_BYTE&#160;</td><td class="fielddoc"><p >4 Byte address </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae74e8b1375bf5438490ec584ae1a9011a0c987ff6ba9f76acc3c9cfbedfb4f774" name="ggae74e8b1375bf5438490ec584ae1a9011a0c987ff6ba9f76acc3c9cfbedfb4f774"></a>CY_SMIF_XIP_ADDRESS_5_BYTE&#160;</td><td class="fielddoc"><p >4 Byte address (spread over 5 bytes) according to Hyperbus protocol </p>
</td></tr>
</table>

</div>
</div>
<a id="ga963ac023e6c79a72617a55ac7589f234" name="ga963ac023e6c79a72617a55ac7589f234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga963ac023e6c79a72617a55ac7589f234">&#9670;&nbsp;</a></span>cy_en_smif_cmd_last_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#ga963ac023e6c79a72617a55ac7589f234">cy_en_smif_cmd_last_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify whether command to be transmitted is last one or not. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga963ac023e6c79a72617a55ac7589f234a56c210577a7370fe86cc1e8266ccb707" name="gga963ac023e6c79a72617a55ac7589f234a56c210577a7370fe86cc1e8266ccb707"></a>NOT_LAST_COMMAND&#160;</td><td class="fielddoc"><p >not last command </p>
</td></tr>
<tr><td class="fieldname"><a id="gga963ac023e6c79a72617a55ac7589f234a2bd6f17dc93af47831b5cbb77a5f07bb" name="gga963ac023e6c79a72617a55ac7589f234a2bd6f17dc93af47831b5cbb77a5f07bb"></a>LAST_COMMAND_BYTE&#160;</td><td class="fielddoc"><p >last command </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1fcf96f07b78f4b941997675547286ef" name="ga1fcf96f07b78f4b941997675547286ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fcf96f07b78f4b941997675547286ef">&#9670;&nbsp;</a></span>cy_en_hb_burst_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#ga1fcf96f07b78f4b941997675547286ef">cy_en_hb_burst_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1fcf96f07b78f4b941997675547286efab3e1c648a5ded7dc27eaf2d126d000fa" name="gga1fcf96f07b78f4b941997675547286efab3e1c648a5ded7dc27eaf2d126d000fa"></a>CY_SMIF_HB_WRAPPED_BURST&#160;</td><td class="fielddoc"><p >continue to wrap within the burst length </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1fcf96f07b78f4b941997675547286efa82d8f9a21a488a7dcb37b1d678285e66" name="gga1fcf96f07b78f4b941997675547286efa82d8f9a21a488a7dcb37b1d678285e66"></a>CY_SMIF_HB_CONTINUOUS_BURST&#160;</td><td class="fielddoc"><p >output data in a sequential manner across page boundaries </p>
</td></tr>
</table>

</div>
</div>
<a id="gabf3248506a3f12c15c88bcbea508be6d" name="gabf3248506a3f12c15c88bcbea508be6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf3248506a3f12c15c88bcbea508be6d">&#9670;&nbsp;</a></span>cy_en_hb_target_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#gabf3248506a3f12c15c88bcbea508be6d">cy_en_hb_target_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read target. </p>
<p >memory or register </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggabf3248506a3f12c15c88bcbea508be6dabb5d1bda7c0d4777e3269785c8e05675" name="ggabf3248506a3f12c15c88bcbea508be6dabb5d1bda7c0d4777e3269785c8e05675"></a>CY_SMIF_HB_TARGET_MEMORY&#160;</td><td class="fielddoc"><p >memory </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabf3248506a3f12c15c88bcbea508be6da46ee34397fffaa7e1d129a3046e0300c" name="ggabf3248506a3f12c15c88bcbea508be6da46ee34397fffaa7e1d129a3046e0300c"></a>CY_SMIF_HB_TARGET_REGISTER&#160;</td><td class="fielddoc"><p >register. </p>
<p >it is used only for hyper SRAM </p>
</td></tr>
</table>

</div>
</div>
<a id="ga68a2a9fe30d6c2d92d90077c3b329e98" name="ga68a2a9fe30d6c2d92d90077c3b329e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68a2a9fe30d6c2d92d90077c3b329e98">&#9670;&nbsp;</a></span>cy_en_hb_read_write_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__smif__data__structures__memslot.html#ga68a2a9fe30d6c2d92d90077c3b329e98">cy_en_hb_read_write_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read or write </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga68a2a9fe30d6c2d92d90077c3b329e98a5fc1c14f59afc38fe7ed0c5c6f4d15f4" name="gga68a2a9fe30d6c2d92d90077c3b329e98a5fc1c14f59afc38fe7ed0c5c6f4d15f4"></a>CY_SMIF_HB_WRITE&#160;</td><td class="fielddoc"><p >write </p>
</td></tr>
<tr><td class="fieldname"><a id="gga68a2a9fe30d6c2d92d90077c3b329e98abc39ce66415338cf5b676a17016724fb" name="gga68a2a9fe30d6c2d92d90077c3b329e98abc39ce66415338cf5b676a17016724fb"></a>CY_SMIF_HB_READ&#160;</td><td class="fielddoc"><p >read </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
