// Seed: 2370411961
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3
);
  id_5(
      .id_0(),
      .id_1(1 && 1),
      .id_2(id_1),
      .id_3(1),
      .id_4(id_2),
      .id_5(1),
      .id_6(1),
      .id_7(id_0),
      .id_8(id_1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11
    , id_19,
    input tri1 id_12,
    input tri id_13,
    output supply1 id_14,
    output wire id_15,
    input uwire id_16,
    output wire id_17
);
  wire id_20;
  wire id_21;
  assign id_2 = 1;
  module_0(
      id_0, id_15, id_7, id_8
  );
endmodule
