<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>AMEVTYPER1&lt;n>_EL0</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">AMEVTYPER1&lt;n>_EL0, Activity Monitors Event Type Registers 1, n =
      0 - 15</h1><p>The AMEVTYPER1&lt;n>_EL0 characteristics are:</p><h2>Purpose</h2><p>Provides information on the events that an auxiliary activity monitor event counter <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n>_EL0</a> counts.</p><h2>Configuration</h2><p>AArch64 System register AMEVTYPER1&lt;n>_EL0 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;n>[31:0]
            </a>.
          </p><p>AArch64 System register AMEVTYPER1&lt;n>_EL0 bits [31:0]
            
                are architecturally mapped to
              External register <a href="ext-amevtyper1n.html">AMEVTYPER1&lt;n>[31:0]
            </a>.
          </p><p>This register is present only
    when AMUv1 is implemented.
      
    Otherwise, direct accesses to AMEVTYPER1&lt;n>_EL0 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>AMEVTYPER1&lt;n>_EL0 is a 64-bit register.</p><h2>Field descriptions</h2><p>The AMEVTYPER1&lt;n>_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="16"><a href="#0_63">RES0</a></td><td class="lr" colspan="16"><a href="#evtCount_15">evtCount</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="evtCount_15">evtCount, bits [15:0]
                  </h4><p>Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n>_EL0</a>.</p><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> what values are supported by each counter.</p><p>If software writes a value to this field which is not supported by the corresponding counter <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n>_EL0</a>, then:</p><ul><li>It is <span class="arm-defined-word">UNPREDICTABLE</span> which event will be counted.
</li><li>The value read back is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><p>The event counted by <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n>_EL0</a> might be fixed at implementation. In this case, the field is read-only and writes are <span class="arm-defined-word">UNDEFINED</span>.</p><p>If the corresponding counter <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n>_EL0</a> is enabled, writes to this register have <span class="arm-defined-word">UNPREDICTABLE</span> results.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the AMEVTYPER1&lt;n>_EL0</h2><ul><li><del>Accesses to the register are </del><span class="arm-defined-word"><del>UNDEFINED</del></span><del>.
</del></li><li><del>Accesses to the register behave as RAZ/WI.
</del></li><li><del>Accesses to the register execute as a </del><span class="instruction"><del>NOP</del></span><del>.
</del></li></ul><p>If &lt;n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1&lt;n>_EL0 are <span class="arm-defined-word"><ins>UNDEFINED</ins><del>CONSTRAINED UNPREDICTABLE</del></span><ins>.</ins><del>, and the following behaviors are permitted:</del></p><div class="note"><span class="note-header">Note</span><p><a href="AArch64-amcgcr_el0.html">AMCGCR_EL0</a>.CG1NC identifies the number of auxiliary activity monitor event counters.</p></div><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, AMEVTYPER1&lt;n>_EL0</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1101</td><td>0b111:n[3]</td><td>n[2:0]</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if !ELUsingAArch32(EL1) &amp;&amp; AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL1) &amp;&amp; HCR_EL2.&lt;E2H,TGE> != '11' &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HAFGRTR_EL2.AMEVTYPER1&lt;n>_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TAM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER1_EL0[UInt(CRm&lt;0>:op2&lt;2:0>)];
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HAFGRTR_EL2.AMEVTYPER1&lt;n>_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TAM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER1_EL0[UInt(CRm&lt;0>:op2&lt;2:0>)];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TAM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVTYPER1_EL0[UInt(CRm&lt;0>:op2&lt;2:0>)];
elsif PSTATE.EL == EL3 then
    return AMEVTYPER1_EL0[UInt(CRm&lt;0>:op2&lt;2:0>)];
              </p><h4 class="assembler">MSR AMEVTYPER1&lt;n>_EL0, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1101</td><td>0b111:n[3]</td><td>n[2:0]</td></tr></table><p class="pseudocode">
if IsHighestEL(PSTATE.EL) then
    AMEVTYPER1_EL0[UInt(CRm&lt;0>:op2&lt;2:0>)] = X[t];
else
    UNDEFINED;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>