xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Vivado/Vivado/2017.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Vivado/Vivado/2017.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_3.v,verilog,blk_mem_gen_v8_3_6,../../../ipstatic/simulation/blk_mem_gen_v8_3.v,
char_mem.v,verilog,xil_defaultlib,../../../../Computer.srcs/sources_1/ip/char_mem/sim/char_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
