#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 29 17:33:53 2021
# Process ID: 10477
# Current directory: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2
# Command line: vivado dma_test_pynq.xpr
# Log file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/vivado.log
# Journal file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project dma_test_pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 6730.617 ; gain = 249.207 ; free physical = 6765 ; free virtual = 13116
update_compile_order -fileset sources_1
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- CERN:hls4ml:myproject_axi:1.0 - myproject_axi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv CERN:hls4ml:myproject_axi:1.0 [get_ips  design_1_myproject_axi_0_1] -log ip_upgrade.log
Upgrading '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myproject_axi_0_1 (hls4ml-nn 1.0) from revision 2103290222 to revision 2103291755
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myproject_axi_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 95.976 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 95.976 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 95.976 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Mar 29 17:56:35 2021] Launched design_1_myproject_axi_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_1_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Mon Mar 29 17:56:35 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7252.504 ; gain = 90.840 ; free physical = 4198 ; free virtual = 11238
