// Seed: 815505423
module module_0 ();
  wire id_1, id_2;
  bit id_3, id_4;
  wire id_5[-1  &  -1 'b0 : 1 'b0];
  assign id_5 = id_3;
  logic id_6;
  ;
  always @(1) id_3 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri0 id_12,
    input wor id_13
);
  union {logic [1 : -1] id_15;} id_16;
  ;
  wor id_17 = -1;
  module_0 modCall_1 ();
  union packed {
    id_18 id_19;
    logic id_20;
    logic id_21;
    struct packed {
      logic id_22;
      logic id_23;
      logic id_24;
      logic id_25;
    } id_26;
    logic id_27;
    struct packed {logic id_28;} [-1 : -1 'h0] id_29;
  }
      id_30[1 : -1 'b0], id_31;
endmodule
