<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>vid_inL_TDATA</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inL_TDEST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inL_TID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inL_TKEEP</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inL_TLAST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inL_TREADY</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inL_TSTRB</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inL_TUSER</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inL_TVALID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TDATA</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TDEST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TKEEP</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TLAST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TREADY</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TSTRB</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TUSER</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_inR_TVALID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TDATA</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TDEST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TKEEP</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TLAST</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TREADY</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TSTRB</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TUSER</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>vid_out_TVALID</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>3998490</latency>
    <II>3998427</II>
  </modelParameters>
</AdditionalInfo>
