begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2011  *	Ben Gray<ben.r.gray@gmail.com>.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/interrupt.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/queue.h>
end_include

begin_include
include|#
directive|include
file|<sys/taskqueue.h>
end_include

begin_include
include|#
directive|include
file|<sys/timetc.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_cpuid.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_prcm.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_sdma.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_sdmareg.h>
end_include

begin_comment
comment|/**  *	Kernel functions for using the DMA controller  *  *  *	DMA TRANSFERS:  *	A DMA transfer block consists of a number of frames (FN). Each frame  *	consists of a number of elements, and each element can have a size of 8, 16,  *	or 32 bits.  *  *	OMAP44xx and newer chips support linked list (aka scatter gather) transfers,  *	where a linked list of source/destination pairs can be placed in memory  *	for the H/W to process.  Earlier chips only allowed you to chain multiple  *	channels together.  However currently this linked list feature is not  *	supported by the driver.  *  */
end_comment

begin_comment
comment|/**  *	Data structure per DMA channel.  *  *  */
end_comment

begin_struct
struct|struct
name|ti_sdma_channel
block|{
comment|/*  	 * The configuration registers for the given channel, these are modified 	 * by the set functions and only written to the actual registers when a 	 * transaction is started. 	 */
name|uint32_t
name|reg_csdp
decl_stmt|;
name|uint32_t
name|reg_ccr
decl_stmt|;
name|uint32_t
name|reg_cicr
decl_stmt|;
comment|/* Set when one of the configuration registers above change */
name|uint32_t
name|need_reg_write
decl_stmt|;
comment|/* Callback function used when an interrupt is tripped on the given channel */
name|void
function_decl|(
modifier|*
name|callback
function_decl|)
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|uint32_t
name|ch_status
parameter_list|,
name|void
modifier|*
name|data
parameter_list|)
function_decl|;
comment|/* Callback data passed in the callback ... duh */
name|void
modifier|*
name|callback_data
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/**  *	DMA driver context, allocated and stored globally, this driver is not  *	intetned to ever be unloaded (see ti_sdma_sc).  *  */
end_comment

begin_struct
struct|struct
name|ti_sdma_softc
block|{
name|device_t
name|sc_dev
decl_stmt|;
name|struct
name|resource
modifier|*
name|sc_irq_res
decl_stmt|;
name|struct
name|resource
modifier|*
name|sc_mem_res
decl_stmt|;
comment|/*  	 * I guess in theory we should have a mutex per DMA channel for register 	 * modifications. But since we know we are never going to be run on a SMP 	 * system, we can use just the single lock for all channels. 	 */
name|struct
name|mtx
name|sc_mtx
decl_stmt|;
comment|/* Stores the H/W revision read from the registers */
name|uint32_t
name|sc_hw_rev
decl_stmt|;
comment|/*  	 * Bits in the sc_active_channels data field indicate if the channel has 	 * been activated. 	 */
name|uint32_t
name|sc_active_channels
decl_stmt|;
name|struct
name|ti_sdma_channel
name|sc_channel
index|[
name|NUM_DMA_CHANNELS
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|ti_sdma_softc
modifier|*
name|ti_sdma_sc
init|=
name|NULL
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  *	Macros for driver mutex locking  */
end_comment

begin_define
define|#
directive|define
name|TI_SDMA_LOCK
parameter_list|(
name|_sc
parameter_list|)
value|mtx_lock_spin(&(_sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|TI_SDMA_UNLOCK
parameter_list|(
name|_sc
parameter_list|)
value|mtx_unlock_spin(&(_sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|TI_SDMA_LOCK_INIT
parameter_list|(
name|_sc
parameter_list|)
define|\
value|mtx_init(&_sc->sc_mtx, device_get_nameunit(_sc->sc_dev), \ 	         "ti_sdma", MTX_SPIN)
end_define

begin_define
define|#
directive|define
name|TI_SDMA_LOCK_DESTROY
parameter_list|(
name|_sc
parameter_list|)
value|mtx_destroy(&_sc->sc_mtx);
end_define

begin_define
define|#
directive|define
name|TI_SDMA_ASSERT_LOCKED
parameter_list|(
name|_sc
parameter_list|)
value|mtx_assert(&_sc->sc_mtx, MA_OWNED);
end_define

begin_define
define|#
directive|define
name|TI_SDMA_ASSERT_UNLOCKED
parameter_list|(
name|_sc
parameter_list|)
value|mtx_assert(&_sc->sc_mtx, MA_NOTOWNED);
end_define

begin_comment
comment|/**  *	Function prototypes  *  */
end_comment

begin_function_decl
specifier|static
name|void
name|ti_sdma_intr
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/**  *	ti_sdma_read_4 - reads a 32-bit value from one of the DMA registers  *	@sc: DMA device context  *	@off: The offset of a register from the DMA register address range  *  *  *	RETURNS:  *	32-bit value read from the register.  */
end_comment

begin_function
specifier|static
specifier|inline
name|uint32_t
name|ti_sdma_read_4
parameter_list|(
name|struct
name|ti_sdma_softc
modifier|*
name|sc
parameter_list|,
name|bus_size_t
name|off
parameter_list|)
block|{
return|return
name|bus_read_4
argument_list|(
name|sc
operator|->
name|sc_mem_res
argument_list|,
name|off
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_write_4 - writes a 32-bit value to one of the DMA registers  *	@sc: DMA device context  *	@off: The offset of a register from the DMA register address range  *  *  *	RETURNS:  *	32-bit value read from the register.  */
end_comment

begin_function
specifier|static
specifier|inline
name|void
name|ti_sdma_write_4
parameter_list|(
name|struct
name|ti_sdma_softc
modifier|*
name|sc
parameter_list|,
name|bus_size_t
name|off
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|bus_write_4
argument_list|(
name|sc
operator|->
name|sc_mem_res
argument_list|,
name|off
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_is_omap3_rev - returns true if H/W is from OMAP3 series  *	@sc: DMA device context  *  */
end_comment

begin_function
specifier|static
specifier|inline
name|int
name|ti_sdma_is_omap3_rev
parameter_list|(
name|struct
name|ti_sdma_softc
modifier|*
name|sc
parameter_list|)
block|{
return|return
operator|(
name|sc
operator|->
name|sc_hw_rev
operator|==
name|DMA4_OMAP3_REV
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_is_omap4_rev - returns true if H/W is from OMAP4 series  *	@sc: DMA device context  *  */
end_comment

begin_function
specifier|static
specifier|inline
name|int
name|ti_sdma_is_omap4_rev
parameter_list|(
name|struct
name|ti_sdma_softc
modifier|*
name|sc
parameter_list|)
block|{
return|return
operator|(
name|sc
operator|->
name|sc_hw_rev
operator|==
name|DMA4_OMAP4_REV
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_intr - interrupt handler for all 4 DMA IRQs  *	@arg: ignored  *  *	Called when any of the four DMA IRQs are triggered.  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	nothing  */
end_comment

begin_function
specifier|static
name|void
name|ti_sdma_intr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|uint32_t
name|intr
decl_stmt|;
name|uint32_t
name|csr
decl_stmt|;
name|unsigned
name|int
name|ch
decl_stmt|,
name|j
decl_stmt|;
name|struct
name|ti_sdma_channel
modifier|*
name|channel
decl_stmt|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
name|NUM_DMA_IRQS
condition|;
name|j
operator|++
control|)
block|{
comment|/* Get the flag interrupts (enabled) */
name|intr
operator|=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQSTATUS_L
argument_list|(
name|j
argument_list|)
argument_list|)
expr_stmt|;
name|intr
operator|&=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQENABLE_L
argument_list|(
name|j
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|intr
operator|==
literal|0x00000000
condition|)
continue|continue;
comment|/* Loop through checking the status bits */
for|for
control|(
name|ch
operator|=
literal|0
init|;
name|ch
operator|<
name|NUM_DMA_CHANNELS
condition|;
name|ch
operator|++
control|)
block|{
if|if
condition|(
name|intr
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
condition|)
block|{
name|channel
operator|=
operator|&
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
expr_stmt|;
comment|/* Read the CSR regsiter and verify we don't have a spurious IRQ */
name|csr
operator|=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSR
argument_list|(
name|ch
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|csr
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Spurious DMA IRQ for channel "
literal|"%d\n"
argument_list|,
name|ch
argument_list|)
expr_stmt|;
continue|continue;
block|}
comment|/* Sanity check this channel is active */
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"IRQ %d for a non-activated "
literal|"channel %d\n"
argument_list|,
name|j
argument_list|,
name|ch
argument_list|)
expr_stmt|;
continue|continue;
block|}
comment|/* Check the status error codes */
if|if
condition|(
name|csr
operator|&
name|DMA4_CSR_DROP
condition|)
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Synchronization event drop "
literal|"occurred during the transfer on channel %u\n"
argument_list|,
name|ch
argument_list|)
expr_stmt|;
if|if
condition|(
name|csr
operator|&
name|DMA4_CSR_SECURE_ERR
condition|)
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Secure transaction error event "
literal|"on channel %u\n"
argument_list|,
name|ch
argument_list|)
expr_stmt|;
if|if
condition|(
name|csr
operator|&
name|DMA4_CSR_MISALIGNED_ADRS_ERR
condition|)
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Misaligned address error event "
literal|"on channel %u\n"
argument_list|,
name|ch
argument_list|)
expr_stmt|;
if|if
condition|(
name|csr
operator|&
name|DMA4_CSR_TRANS_ERR
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"Transaction error event on "
literal|"channel %u\n"
argument_list|,
name|ch
argument_list|)
expr_stmt|;
comment|/*  					 * Apparently according to linux code, there is an errata 					 * that says the channel is not disabled upon this error. 					 * They explicitly disable the channel here .. since I 					 * haven't seen the errata, I'm going to ignore for now. 					 */
block|}
comment|/* Clear the status flags for the IRQ */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSR
argument_list|(
name|ch
argument_list|)
argument_list|,
name|DMA4_CSR_CLEAR_MASK
argument_list|)
expr_stmt|;
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQSTATUS_L
argument_list|(
name|j
argument_list|)
argument_list|,
operator|(
literal|1
operator|<<
name|ch
operator|)
argument_list|)
expr_stmt|;
comment|/* Call the callback for the given channel */
if|if
condition|(
name|channel
operator|->
name|callback
condition|)
name|channel
operator|->
name|callback
argument_list|(
name|ch
argument_list|,
name|csr
argument_list|,
name|channel
operator|->
name|callback_data
argument_list|)
expr_stmt|;
block|}
block|}
block|}
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_activate_channel - activates a DMA channel  *	@ch: upon return contains the channel allocated  *	@callback: a callback function to associate with the channel  *	@data: optional data supplied when the callback is called  *  *	Simply activates a channel be enabling and writing default values to the  *	channel's register set.  It doesn't start a transaction, just populates the  *	internal data structures and sets defaults.  *  *	Note this function doesn't enable interrupts, for that you need to call  *	ti_sdma_enable_channel_irq(). If not using IRQ to detect the end of the  *	transfer, you can use ti_sdma_status_poll() to detect a change in the  *	status.  *  *	A channel must be activated before any of the other DMA functions can be  *	called on it.  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	0 on success, otherwise an error code  */
end_comment

begin_function
name|int
name|ti_sdma_activate_channel
parameter_list|(
name|unsigned
name|int
modifier|*
name|ch
parameter_list|,
name|void
function_decl|(
modifier|*
name|callback
function_decl|)
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|uint32_t
name|status
parameter_list|,
name|void
modifier|*
name|data
parameter_list|)
parameter_list|,
name|void
modifier|*
name|data
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|struct
name|ti_sdma_channel
modifier|*
name|channel
init|=
name|NULL
decl_stmt|;
name|uint32_t
name|addr
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
if|if
condition|(
name|ch
operator|==
name|NULL
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Check to see if all channels are in use */
if|if
condition|(
name|sc
operator|->
name|sc_active_channels
operator|==
literal|0xffffffff
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENOMEM
operator|)
return|;
block|}
comment|/* Find the first non-active channel */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|NUM_DMA_CHANNELS
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
operator|!
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|0x1
operator|<<
name|i
operator|)
operator|)
condition|)
block|{
name|sc
operator|->
name|sc_active_channels
operator||=
operator|(
literal|0x1
operator|<<
name|i
operator|)
expr_stmt|;
operator|*
name|ch
operator|=
name|i
expr_stmt|;
break|break;
block|}
block|}
comment|/* Get the channel struct and populate the fields */
name|channel
operator|=
operator|&
name|sc
operator|->
name|sc_channel
index|[
operator|*
name|ch
index|]
expr_stmt|;
name|channel
operator|->
name|callback
operator|=
name|callback
expr_stmt|;
name|channel
operator|->
name|callback_data
operator|=
name|data
expr_stmt|;
name|channel
operator|->
name|need_reg_write
operator|=
literal|1
expr_stmt|;
comment|/* Set the default configuration for the DMA channel */
name|channel
operator|->
name|reg_csdp
operator|=
name|DMA4_CSDP_DATA_TYPE
argument_list|(
literal|0x2
argument_list|)
operator||
name|DMA4_CSDP_SRC_BURST_MODE
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CSDP_DST_BURST_MODE
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CSDP_SRC_ENDIANISM
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CSDP_DST_ENDIANISM
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CSDP_WRITE_MODE
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CSDP_SRC_PACKED
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CSDP_DST_PACKED
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|channel
operator|->
name|reg_ccr
operator|=
name|DMA4_CCR_DST_ADDRESS_MODE
argument_list|(
literal|1
argument_list|)
operator||
name|DMA4_CCR_SRC_ADDRESS_MODE
argument_list|(
literal|1
argument_list|)
operator||
name|DMA4_CCR_READ_PRIORITY
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CCR_WRITE_PRIORITY
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CCR_SYNC_TRIGGER
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CCR_FRAME_SYNC
argument_list|(
literal|0
argument_list|)
operator||
name|DMA4_CCR_BLOCK_SYNC
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|channel
operator|->
name|reg_cicr
operator|=
name|DMA4_CICR_TRANS_ERR_IE
operator||
name|DMA4_CICR_SECURE_ERR_IE
operator||
name|DMA4_CICR_SUPERVISOR_ERR_IE
operator||
name|DMA4_CICR_MISALIGNED_ADRS_ERR_IE
expr_stmt|;
comment|/* Clear all the channel registers, this should abort any transaction */
for|for
control|(
name|addr
operator|=
name|DMA4_CCR
argument_list|(
operator|*
name|ch
argument_list|)
init|;
name|addr
operator|<=
name|DMA4_COLOR
argument_list|(
operator|*
name|ch
argument_list|)
condition|;
name|addr
operator|+=
literal|4
control|)
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|addr
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_deactivate_channel - deactivates a channel  *	@ch: the channel to deactivate  *  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_deactivate_channel
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|unsigned
name|int
name|j
decl_stmt|;
name|unsigned
name|int
name|addr
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* First check if the channel is currently active */
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EBUSY
operator|)
return|;
block|}
comment|/* Mark the channel as inactive */
name|sc
operator|->
name|sc_active_channels
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|ch
operator|)
expr_stmt|;
comment|/* Disable all DMA interrupts for the channel. */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CICR
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Make sure the DMA transfer is stopped. */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Clear the CSR register and IRQ status register */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSR
argument_list|(
name|ch
argument_list|)
argument_list|,
name|DMA4_CSR_CLEAR_MASK
argument_list|)
expr_stmt|;
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
name|NUM_DMA_IRQS
condition|;
name|j
operator|++
control|)
block|{
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQSTATUS_L
argument_list|(
name|j
argument_list|)
argument_list|,
operator|(
literal|1
operator|<<
name|ch
operator|)
argument_list|)
expr_stmt|;
block|}
comment|/* Clear all the channel registers, this should abort any transaction */
for|for
control|(
name|addr
operator|=
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
init|;
name|addr
operator|<=
name|DMA4_COLOR
argument_list|(
name|ch
argument_list|)
condition|;
name|addr
operator|+=
literal|4
control|)
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|addr
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_disable_channel_irq - disables IRQ's on the given channel  *	@ch: the channel to disable IRQ's on  *  *	Disable interupt generation for the given channel.  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_disable_channel_irq
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|uint32_t
name|irq_enable
decl_stmt|;
name|unsigned
name|int
name|j
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* Disable all the individual error conditions */
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_cicr
operator|=
literal|0x0000
expr_stmt|;
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CICR
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
comment|/* Disable the channel interrupt enable */
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
name|NUM_DMA_IRQS
condition|;
name|j
operator|++
control|)
block|{
name|irq_enable
operator|=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQENABLE_L
argument_list|(
name|j
argument_list|)
argument_list|)
expr_stmt|;
name|irq_enable
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|ch
operator|)
expr_stmt|;
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQENABLE_L
argument_list|(
name|j
argument_list|)
argument_list|,
name|irq_enable
argument_list|)
expr_stmt|;
block|}
comment|/* Indicate the registers need to be rewritten on the next transaction */
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_disable_channel_irq - enables IRQ's on the given channel  *	@ch: the channel to enable IRQ's on  *	@flags: bitmask of interrupt types to enable  *  *	Flags can be a bitmask of the following options:  *		DMA_IRQ_FLAG_DROP  *		DMA_IRQ_FLAG_HALF_FRAME_COMPL  *		DMA_IRQ_FLAG_FRAME_COMPL  *		DMA_IRQ_FLAG_START_LAST_FRAME  *		DMA_IRQ_FLAG_BLOCK_COMPL  *		DMA_IRQ_FLAG_ENDOF_PKT  *		DMA_IRQ_FLAG_DRAIN  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_enable_channel_irq
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|uint32_t
name|flags
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|uint32_t
name|irq_enable
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* Always enable the error interrupts if we have interrupts enabled */
name|flags
operator||=
name|DMA4_CICR_TRANS_ERR_IE
operator||
name|DMA4_CICR_SECURE_ERR_IE
operator||
name|DMA4_CICR_SUPERVISOR_ERR_IE
operator||
name|DMA4_CICR_MISALIGNED_ADRS_ERR_IE
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_cicr
operator|=
name|flags
expr_stmt|;
comment|/* Write the values to the register */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CICR
argument_list|(
name|ch
argument_list|)
argument_list|,
name|flags
argument_list|)
expr_stmt|;
comment|/* Enable the channel interrupt enable */
name|irq_enable
operator|=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQENABLE_L
argument_list|(
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|irq_enable
operator||=
operator|(
literal|1
operator|<<
name|ch
operator|)
expr_stmt|;
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQENABLE_L
argument_list|(
literal|0
argument_list|)
argument_list|,
name|irq_enable
argument_list|)
expr_stmt|;
comment|/* Indicate the registers need to be rewritten on the next transaction */
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_get_channel_status - returns the status of a given channel  *	@ch: the channel number to get the status of  *	@status: upon return will contain the status bitmask, see below for possible  *	         values.  *  *	      DMA_STATUS_DROP  *	      DMA_STATUS_HALF  *	      DMA_STATUS_FRAME  *	      DMA_STATUS_LAST  *	      DMA_STATUS_BLOCK  *	      DMA_STATUS_SYNC  *	      DMA_STATUS_PKT  *	      DMA_STATUS_TRANS_ERR  *	      DMA_STATUS_SECURE_ERR  *	      DMA_STATUS_SUPERVISOR_ERR  *	      DMA_STATUS_MISALIGNED_ADRS_ERR  *	      DMA_STATUS_DRAIN_END  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_get_channel_status
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|uint32_t
modifier|*
name|status
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|uint32_t
name|csr
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|csr
operator|=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSR
argument_list|(
name|ch
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|!=
name|NULL
condition|)
operator|*
name|status
operator|=
name|csr
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_start_xfer - starts a DMA transfer  *	@ch: the channel number to set the endianess of  *	@src_paddr: the source phsyical address  *	@dst_paddr: the destination phsyical address  *	@frmcnt: the number of frames per block  *	@elmcnt: the number of elements in a frame, an element is either an 8, 16  *           or 32-bit value as defined by ti_sdma_set_xfer_burst()  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_start_xfer
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|src_paddr
parameter_list|,
name|unsigned
name|long
name|dst_paddr
parameter_list|,
name|unsigned
name|int
name|frmcnt
parameter_list|,
name|unsigned
name|int
name|elmcnt
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|struct
name|ti_sdma_channel
modifier|*
name|channel
decl_stmt|;
name|uint32_t
name|ccr
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|channel
operator|=
operator|&
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
expr_stmt|;
comment|/* a) Write the CSDP register */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSDP
argument_list|(
name|ch
argument_list|)
argument_list|,
name|channel
operator|->
name|reg_csdp
operator||
name|DMA4_CSDP_WRITE_MODE
argument_list|(
literal|1
argument_list|)
argument_list|)
expr_stmt|;
comment|/* b) Set the number of element per frame CEN[23:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CEN
argument_list|(
name|ch
argument_list|)
argument_list|,
name|elmcnt
argument_list|)
expr_stmt|;
comment|/* c) Set the number of frame per block CFN[15:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CFN
argument_list|(
name|ch
argument_list|)
argument_list|,
name|frmcnt
argument_list|)
expr_stmt|;
comment|/* d) Set the Source/dest start address index CSSA[31:0]/CDSA[31:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSSA
argument_list|(
name|ch
argument_list|)
argument_list|,
name|src_paddr
argument_list|)
expr_stmt|;
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CDSA
argument_list|(
name|ch
argument_list|)
argument_list|,
name|dst_paddr
argument_list|)
expr_stmt|;
comment|/* e) Write the CCR register */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
argument_list|,
name|channel
operator|->
name|reg_ccr
argument_list|)
expr_stmt|;
comment|/* f)  - Set the source element index increment CSEI[15:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSE
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x0001
argument_list|)
expr_stmt|;
comment|/*     - Set the source frame index increment CSFI[15:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSF
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x0001
argument_list|)
expr_stmt|;
comment|/*     - Set the destination element index increment CDEI[15:0]*/
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CDE
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x0001
argument_list|)
expr_stmt|;
comment|/* - Set the destination frame index increment CDFI[31:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CDF
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x0001
argument_list|)
expr_stmt|;
comment|/* Clear the status register */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSR
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x1FFE
argument_list|)
expr_stmt|;
comment|/* Write the start-bit and away we go */
name|ccr
operator|=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
argument_list|)
expr_stmt|;
name|ccr
operator||=
operator|(
literal|1
operator|<<
literal|7
operator|)
expr_stmt|;
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
argument_list|,
name|ccr
argument_list|)
expr_stmt|;
comment|/* Clear the reg write flag */
name|channel
operator|->
name|need_reg_write
operator|=
literal|0
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_start_xfer_packet - starts a packet DMA transfer  *	@ch: the channel number to use for the transfer  *	@src_paddr: the source physical address  *	@dst_paddr: the destination physical address  *	@frmcnt: the number of frames to transfer  *	@elmcnt: the number of elements in a frame, an element is either an 8, 16  *           or 32-bit value as defined by ti_sdma_set_xfer_burst()  *	@pktsize: the number of elements in each transfer packet  *  *	The @frmcnt and @elmcnt define the overall number of bytes to transfer,  *	typically @frmcnt is 1 and @elmcnt contains the total number of elements.  *	@pktsize is the size of each individual packet, there might be multiple  *	packets per transfer.  i.e. for the following with element size of 32-bits  *  *		frmcnt = 1, elmcnt = 512, pktsize = 128  *  *	       Total transfer bytes = 1 * 512 = 512 elements or 2048 bytes  *	       Packets transfered   = 128 / 512 = 4  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_start_xfer_packet
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|src_paddr
parameter_list|,
name|unsigned
name|long
name|dst_paddr
parameter_list|,
name|unsigned
name|int
name|frmcnt
parameter_list|,
name|unsigned
name|int
name|elmcnt
parameter_list|,
name|unsigned
name|int
name|pktsize
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|struct
name|ti_sdma_channel
modifier|*
name|channel
decl_stmt|;
name|uint32_t
name|ccr
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|channel
operator|=
operator|&
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
expr_stmt|;
comment|/* a) Write the CSDP register */
if|if
condition|(
name|channel
operator|->
name|need_reg_write
condition|)
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSDP
argument_list|(
name|ch
argument_list|)
argument_list|,
name|channel
operator|->
name|reg_csdp
operator||
name|DMA4_CSDP_WRITE_MODE
argument_list|(
literal|1
argument_list|)
argument_list|)
expr_stmt|;
comment|/* b) Set the number of elements to transfer CEN[23:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CEN
argument_list|(
name|ch
argument_list|)
argument_list|,
name|elmcnt
argument_list|)
expr_stmt|;
comment|/* c) Set the number of frames to transfer CFN[15:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CFN
argument_list|(
name|ch
argument_list|)
argument_list|,
name|frmcnt
argument_list|)
expr_stmt|;
comment|/* d) Set the Source/dest start address index CSSA[31:0]/CDSA[31:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSSA
argument_list|(
name|ch
argument_list|)
argument_list|,
name|src_paddr
argument_list|)
expr_stmt|;
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CDSA
argument_list|(
name|ch
argument_list|)
argument_list|,
name|dst_paddr
argument_list|)
expr_stmt|;
comment|/* e) Write the CCR register */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
argument_list|,
name|channel
operator|->
name|reg_ccr
operator||
name|DMA4_CCR_PACKET_TRANS
argument_list|)
expr_stmt|;
comment|/* f)  - Set the source element index increment CSEI[15:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSE
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x0001
argument_list|)
expr_stmt|;
comment|/*     - Set the packet size, this is dependent on the sync source */
if|if
condition|(
name|channel
operator|->
name|reg_ccr
operator|&
name|DMA4_CCR_SEL_SRC_DST_SYNC
argument_list|(
literal|1
argument_list|)
condition|)
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSF
argument_list|(
name|ch
argument_list|)
argument_list|,
name|pktsize
argument_list|)
expr_stmt|;
else|else
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CDF
argument_list|(
name|ch
argument_list|)
argument_list|,
name|pktsize
argument_list|)
expr_stmt|;
comment|/* - Set the destination frame index increment CDFI[31:0] */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CDE
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x0001
argument_list|)
expr_stmt|;
comment|/* Clear the status register */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSR
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0x1FFE
argument_list|)
expr_stmt|;
comment|/* Write the start-bit and away we go */
name|ccr
operator|=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
argument_list|)
expr_stmt|;
name|ccr
operator||=
operator|(
literal|1
operator|<<
literal|7
operator|)
expr_stmt|;
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
argument_list|,
name|ccr
argument_list|)
expr_stmt|;
comment|/* Clear the reg write flag */
name|channel
operator|->
name|need_reg_write
operator|=
literal|0
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_stop_xfer - stops any currently active transfers  *	@ch: the channel number to set the endianess of  *  *	This function call is effectively a NOP if no transaction is in progress.  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_stop_xfer
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|unsigned
name|int
name|j
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* Disable all DMA interrupts for the channel. */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CICR
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Make sure the DMA transfer is stopped. */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CCR
argument_list|(
name|ch
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Clear the CSR register and IRQ status register */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_CSR
argument_list|(
name|ch
argument_list|)
argument_list|,
name|DMA4_CSR_CLEAR_MASK
argument_list|)
expr_stmt|;
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
name|NUM_DMA_IRQS
condition|;
name|j
operator|++
control|)
block|{
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQSTATUS_L
argument_list|(
name|j
argument_list|)
argument_list|,
operator|(
literal|1
operator|<<
name|ch
operator|)
argument_list|)
expr_stmt|;
block|}
comment|/* Configuration registers need to be re-written on the next xfer */
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_set_xfer_endianess - sets the endianess of subsequent transfers  *	@ch: the channel number to set the endianess of  *	@src: the source endianess (either DMA_ENDIAN_LITTLE or DMA_ENDIAN_BIG)  *	@dst: the destination endianess (either DMA_ENDIAN_LITTLE or DMA_ENDIAN_BIG)  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_set_xfer_endianess
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|src
parameter_list|,
name|unsigned
name|int
name|dst
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator|&=
operator|~
name|DMA4_CSDP_SRC_ENDIANISM
argument_list|(
literal|1
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator||=
name|DMA4_CSDP_SRC_ENDIANISM
argument_list|(
name|src
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator|&=
operator|~
name|DMA4_CSDP_DST_ENDIANISM
argument_list|(
literal|1
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator||=
name|DMA4_CSDP_DST_ENDIANISM
argument_list|(
name|dst
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_set_xfer_burst - sets the source and destination element size  *	@ch: the channel number to set the burst settings of  *	@src: the source endianess (either DMA_BURST_NONE, DMA_BURST_16, DMA_BURST_32  *	      or DMA_BURST_64)  *	@dst: the destination endianess (either DMA_BURST_NONE, DMA_BURST_16,  *	      DMA_BURST_32 or DMA_BURST_64)  *  *	This function sets the size of the elements for all subsequent transfers.  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_set_xfer_burst
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|src
parameter_list|,
name|unsigned
name|int
name|dst
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator|&=
operator|~
name|DMA4_CSDP_SRC_BURST_MODE
argument_list|(
literal|0x3
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator||=
name|DMA4_CSDP_SRC_BURST_MODE
argument_list|(
name|src
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator|&=
operator|~
name|DMA4_CSDP_DST_BURST_MODE
argument_list|(
literal|0x3
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator||=
name|DMA4_CSDP_DST_BURST_MODE
argument_list|(
name|dst
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_set_xfer_data_type - driver attach function  *	@ch: the channel number to set the endianess of  *	@type: the xfer data type (either DMA_DATA_8BITS_SCALAR, DMA_DATA_16BITS_SCALAR  *	       or DMA_DATA_32BITS_SCALAR)  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_set_xfer_data_type
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|type
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator|&=
operator|~
name|DMA4_CSDP_DATA_TYPE
argument_list|(
literal|0x3
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_csdp
operator||=
name|DMA4_CSDP_DATA_TYPE
argument_list|(
name|type
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_set_callback - driver attach function  *	@dev: dma device handle  *  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_set_callback
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|void
function_decl|(
modifier|*
name|callback
function_decl|)
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|uint32_t
name|status
parameter_list|,
name|void
modifier|*
name|data
parameter_list|)
parameter_list|,
name|void
modifier|*
name|data
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|callback
operator|=
name|callback
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|callback_data
operator|=
name|data
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_sync_params - sets channel sync settings  *	@ch: the channel number to set the sync on  *	@trigger: the number of the sync trigger, this depends on what other H/W  *	          module is triggering/receiving the DMA transactions  *	@mode: flags describing the sync mode to use, it may have one or more of  *	          the following bits set; TI_SDMA_SYNC_FRAME,  *	          TI_SDMA_SYNC_BLOCK, TI_SDMA_SYNC_TRIG_ON_SRC.  *  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_sync_params
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|trigger
parameter_list|,
name|unsigned
name|int
name|mode
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|uint32_t
name|ccr
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|ccr
operator|=
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_ccr
expr_stmt|;
name|ccr
operator|&=
operator|~
name|DMA4_CCR_SYNC_TRIGGER
argument_list|(
literal|0x7F
argument_list|)
expr_stmt|;
name|ccr
operator||=
name|DMA4_CCR_SYNC_TRIGGER
argument_list|(
name|trigger
operator|+
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode
operator|&
name|TI_SDMA_SYNC_FRAME
condition|)
name|ccr
operator||=
name|DMA4_CCR_FRAME_SYNC
argument_list|(
literal|1
argument_list|)
expr_stmt|;
else|else
name|ccr
operator|&=
operator|~
name|DMA4_CCR_FRAME_SYNC
argument_list|(
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode
operator|&
name|TI_SDMA_SYNC_BLOCK
condition|)
name|ccr
operator||=
name|DMA4_CCR_BLOCK_SYNC
argument_list|(
literal|1
argument_list|)
expr_stmt|;
else|else
name|ccr
operator|&=
operator|~
name|DMA4_CCR_BLOCK_SYNC
argument_list|(
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode
operator|&
name|TI_SDMA_SYNC_TRIG_ON_SRC
condition|)
name|ccr
operator||=
name|DMA4_CCR_SEL_SRC_DST_SYNC
argument_list|(
literal|1
argument_list|)
expr_stmt|;
else|else
name|ccr
operator|&=
operator|~
name|DMA4_CCR_SEL_SRC_DST_SYNC
argument_list|(
literal|1
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_ccr
operator|=
name|ccr
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_set_addr_mode - driver attach function  *	@ch: the channel number to set the endianess of  *	@rd_mode: the xfer source addressing mode (either DMA_ADDR_CONSTANT,  *	          DMA_ADDR_POST_INCREMENT, DMA_ADDR_SINGLE_INDEX or  *	          DMA_ADDR_DOUBLE_INDEX)  *	@wr_mode: the xfer destination addressing mode (either DMA_ADDR_CONSTANT,  *	          DMA_ADDR_POST_INCREMENT, DMA_ADDR_SINGLE_INDEX or  *	          DMA_ADDR_DOUBLE_INDEX)  *  *  *	LOCKING:  *	DMA registers protected by internal mutex  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
name|int
name|ti_sdma_set_addr_mode
parameter_list|(
name|unsigned
name|int
name|ch
parameter_list|,
name|unsigned
name|int
name|src_mode
parameter_list|,
name|unsigned
name|int
name|dst_mode
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|ti_sdma_sc
decl_stmt|;
name|uint32_t
name|ccr
decl_stmt|;
comment|/* Sanity check */
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOMEM
operator|)
return|;
name|TI_SDMA_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_active_channels
operator|&
operator|(
literal|1
operator|<<
name|ch
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|ccr
operator|=
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_ccr
expr_stmt|;
name|ccr
operator|&=
operator|~
name|DMA4_CCR_SRC_ADDRESS_MODE
argument_list|(
literal|0x3
argument_list|)
expr_stmt|;
name|ccr
operator||=
name|DMA4_CCR_SRC_ADDRESS_MODE
argument_list|(
name|src_mode
argument_list|)
expr_stmt|;
name|ccr
operator|&=
operator|~
name|DMA4_CCR_DST_ADDRESS_MODE
argument_list|(
literal|0x3
argument_list|)
expr_stmt|;
name|ccr
operator||=
name|DMA4_CCR_DST_ADDRESS_MODE
argument_list|(
name|dst_mode
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|reg_ccr
operator|=
name|ccr
expr_stmt|;
name|sc
operator|->
name|sc_channel
index|[
name|ch
index|]
operator|.
name|need_reg_write
operator|=
literal|1
expr_stmt|;
name|TI_SDMA_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_probe - driver probe function  *	@dev: dma device handle  *  *  *  *	RETURNS:  *	Always returns 0.  */
end_comment

begin_function
specifier|static
name|int
name|ti_sdma_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"ti,sdma"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"TI sDMA Controller"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_sdma_attach - driver attach function  *	@dev: dma device handle  *  *	Initialises memory mapping/pointers to the DMA register set and requests  *	IRQs. This is effectively the setup function for the driver.  *  *	RETURNS:  *	0 on success or a negative error code failure.  */
end_comment

begin_function
specifier|static
name|int
name|ti_sdma_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ti_sdma_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|unsigned
name|int
name|timeout
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|int
name|rid
decl_stmt|;
name|void
modifier|*
name|ihl
decl_stmt|;
name|int
name|err
decl_stmt|;
comment|/* Setup the basics */
name|sc
operator|->
name|sc_dev
operator|=
name|dev
expr_stmt|;
comment|/* No channels active at the moment */
name|sc
operator|->
name|sc_active_channels
operator|=
literal|0x00000000
expr_stmt|;
comment|/* Mutex to protect the shared data structures */
name|TI_SDMA_LOCK_INIT
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Get the memory resource for the register mapping */
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_mem_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_mem_res
operator|==
name|NULL
condition|)
name|panic
argument_list|(
literal|"%s: Cannot map registers"
argument_list|,
name|device_get_name
argument_list|(
name|dev
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Enable the interface and functional clocks */
name|ti_prcm_clk_enable
argument_list|(
name|SDMA_CLK
argument_list|)
expr_stmt|;
comment|/* Read the sDMA revision register and sanity check it's known */
name|sc
operator|->
name|sc_hw_rev
operator|=
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_REVISION
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"sDMA revision %08x\n"
argument_list|,
name|sc
operator|->
name|sc_hw_rev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|ti_sdma_is_omap4_rev
argument_list|(
name|sc
argument_list|)
operator|&&
operator|!
name|ti_sdma_is_omap3_rev
argument_list|(
name|sc
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"error - unknown sDMA H/W revision\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* Disable all interrupts */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|NUM_DMA_IRQS
condition|;
name|i
operator|++
control|)
block|{
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_IRQENABLE_L
argument_list|(
name|i
argument_list|)
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
block|}
comment|/* Soft-reset is only supported on pre-OMAP44xx devices */
if|if
condition|(
name|ti_sdma_is_omap3_rev
argument_list|(
name|sc
argument_list|)
condition|)
block|{
comment|/* Soft-reset */
name|ti_sdma_write_4
argument_list|(
name|sc
argument_list|,
name|DMA4_OCP_SYSCONFIG
argument_list|,
literal|0x0002
argument_list|)
expr_stmt|;
comment|/* Set the timeout to 100ms*/
name|timeout
operator|=
operator|(
name|hz
operator|<
literal|10
operator|)
condition|?
literal|1
else|:
operator|(
operator|(
literal|100
operator|*
name|hz
operator|)
operator|/
literal|1000
operator|)
expr_stmt|;
comment|/* Wait for DMA reset to complete */
while|while
condition|(
operator|(
name|ti_sdma_read_4
argument_list|(
name|sc
argument_list|,
name|DMA4_SYSSTATUS
argument_list|)
operator|&
literal|0x1
operator|)
operator|==
literal|0x0
condition|)
block|{
comment|/* Sleep for a tick */
name|pause
argument_list|(
literal|"DMARESET"
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|timeout
operator|--
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|,
literal|"sDMA reset operation timed out\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
block|}
block|}
comment|/*  	 * Install interrupt handlers for the for possible interrupts. Any channel 	 * can trip one of the four IRQs 	 */
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_irq_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
operator||
name|RF_SHAREABLE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_irq_res
operator|==
name|NULL
condition|)
name|panic
argument_list|(
literal|"Unable to setup the dma irq handler.\n"
argument_list|)
expr_stmt|;
name|err
operator|=
name|bus_setup_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|,
name|INTR_TYPE_MISC
operator||
name|INTR_MPSAFE
argument_list|,
name|NULL
argument_list|,
name|ti_sdma_intr
argument_list|,
name|NULL
argument_list|,
operator|&
name|ihl
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
name|panic
argument_list|(
literal|"%s: Cannot register IRQ"
argument_list|,
name|device_get_name
argument_list|(
name|dev
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Store the DMA structure globally ... this driver should never be unloaded */
name|ti_sdma_sc
operator|=
name|sc
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|ti_sdma_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|ti_sdma_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|ti_sdma_attach
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|ti_sdma_driver
init|=
block|{
literal|"ti_sdma"
block|,
name|ti_sdma_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|ti_sdma_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|ti_sdma_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|ti_sdma
argument_list|,
name|simplebus
argument_list|,
name|ti_sdma_driver
argument_list|,
name|ti_sdma_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|MODULE_DEPEND
argument_list|(
name|ti_sdma
argument_list|,
name|ti_prcm
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

