TrivialCPU cpu Finished after 53 issued reads, 52 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  3447
  [2, 4]  1402
  [4, 6]  150

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           40
     GetS:                                       35
     GetX:                                       5
     GetSEx:                                     0
- Total misses:                                  39
     GetS, miss on arrival:                      34
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      5
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    1
     GetS, hit on arrival:                       1
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     2.500%
- Miss ratio:                                    97.500%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   34
- GetS   M(present at another cache):            0
- GetX   I->M:                                   3
- GetX   S->M:                                   2
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 8
- PutM received:                                 1
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    87
- Requests handled by MSHR (MSHR hits):          38
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        132
- Latency GetS   I->S                            128
- Latency GetX   I->M                            132
- Latency GetX   S->M                            132
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           53
     GetS:                                       48
     GetX:                                       5
     GetSEx:                                     0
- Total misses:                                  40
     GetS, miss on arrival:                      35
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      5
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    13
     GetS, hit on arrival:                       13
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     24.528%
- Miss ratio:                                    75.472%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   35
- GetX   I->M:                                   3
- GetX   S->M:                                   2
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 8]
- PUTE sent due to [inv, evictions]:             [0, 1]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    92
- Requests handled by MSHR (MSHR hits):          39
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        145
- Latency GetS   I->S                            141
- Latency GetX   I->M                            149
- Latency GetX   S->M                            149
Simulation is complete, simulated time: 5 us
