Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
Borkar, S. 2010. The exascale challenge. In Proceedings of the International Symposium on VLSI Design Automation and Testing. 2--3.
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
Durand, Y., Bernard, C., and Lattard, D. 2005. Faust: On-chip distributed architecture for a 4g baseband modem soc. In Design & Reuse. IEEE Computer Society Press.
Chris Fallin , Chris Craik , Onur Mutlu, CHIPPER: A low-complexity bufferless deflection router, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.144-155, February 12-16, 2011
Sally Floyd , Van Jacobson, Random early detection gateways for congestion avoidance, IEEE/ACM Transactions on Networking (TON), v.1 n.4, p.397-413, Aug. 1993[doi>10.1109/90.251892]
Arthur Pereira Frantz , Maico Cassel , Fernanda Lima Kastensmidt , Érika Cota , Luigi Carro, Crosstalk- and SEU-Aware Networks on Chips, IEEE Design & Test, v.24 n.4, p.340-350, July 2007[doi>10.1109/MDT.2007.128]
Biniam Gebremichael , Frits Vaandrager , Miaomiao Zhang , Kees Goossens , Edwin Rijpkema , Andrei Rădulescu, Deadlock prevention in the ÆTHEREAL protocol, Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods, October 03-06, 2005, Saarbrücken, Germany[doi>10.1007/11560548_28]
Gomez, C., Gomez, M., Lopez, P., and Duato, J., D. 2008. BPS: A bufferless switching technique for NoCs. In Proceedings of the Workshop on Interconnection Network Architectures: 3rd International Conference on High-Performance Embedded Architectures and Compilers. 43--50.
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Gratz, P., Kim, C., McDonald, R., Keckler, S., and Burger, D. 2006. Implementation and evaluation of on-chip network architectures. In Proceedings of the International Conference on Computer Design (ICCD'06). 477--484.
Hansson, A., Goossens, A., and Radulescu, A. 2007. Avoiding message-dependent deadlock in network-based systems on chip. VLSI Des. 10.
Mitchell Hayenga , Natalie Enright Jerger , Mikko Lipasti, SCARAB: a single cycle adaptive routing and bufferless network, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669144]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Jingcao Hu , Umit Y. Ogras , Radu Marculescu, System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.12, p.2919-2933, December 2006[doi>10.1109/TCAD.2006.882474]
Axel Jantsch , Hannu Tenhunen, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Young Hoon Kang , Taek-Jun Kwon , Jeffrey Draper, Fault-Tolerant Flow Control in On-chip Networks, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.79-86, May 03-06, 2010[doi>10.1109/NOCS.2010.18]
J. H. Kim , Z. Liu , A. A. Chien, Compressionless routing: a framework for adaptive and fault-tolerant routing, Proceedings of the 21st annual international symposium on Computer architecture, p.289-300, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192050]
Mingche Lai , Zhiying Wang , Lei Gao , Hongyi Lu , Kui Dai, A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391630]
Andreas Lankes , Thomas Wild , Andreas Herkersdorf , Soeren Sonntag , Helmut Reinig, Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.17-24, May 03-06, 2010[doi>10.1109/NOCS.2010.11]
Liu, J. and Delgado-Frias, J. 2006. A shared self-compacting buffer for network-on-chip systems. In Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'06), Vol. 2. 26--30.
Mitra, S., Narayanan, V., Spainhower, L., and Xie, Y. 2005. Robust system design from unreliable components. Tech. rep., International Symposium on Computer Architecture.
Thomas Moscibroda , Onur Mutlu, A case for bufferless routing in on-chip networks, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555781]
Srinivasan Murali , Theocharis Theocharides , N. Vijaykrishnan , Mary Jane Irwin , Luca Benini , Giovanni De Micheli, Analysis of Error Recovery Schemes for Networks on Chips, IEEE Design & Test, v.22 n.5, p.434-442, September 2005[doi>10.1109/MDT.2005.104]
M. H. Neishaburi , Zeljko Zilic, Reliability aware NoC router architecture using input channel buffer sharing, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531658]
Dongkook Park , Chrysostomos Nicopoulos , Jongman Kim , N. Vijaykrishnan , Chita R. Das, Exploring Fault-Tolerant Network-on-Chip Architectures, Proceedings of the International Conference on Dependable Systems and Networks, p.93-104, June 25-28, 2006[doi>10.1109/DSN.2006.35]
Saastamoinen, I., Alho, M., and Nurmi, J. 2003. Buffer implementation for proteo network-on-chip. InProceedings of the International Symposium on Circuits and Systems (ISCAS'03).
Yong Ho Song , Timothy Mark Pinkston, A Progressive Approach to Handling Message-Dependent Deadlock in Parallel Computer Systems, IEEE Transactions on Parallel and Distributed Systems, v.14 n.3, p.259-275, March 2003[doi>10.1109/TPDS.2003.1189584]
Wan-Ting Su , Jih-Sheng Shen , Pao-Ann Hsiung, Network-on-chip router design with buffer-stealing, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.160-164, January 25-28, 2011, Yokohama, Japan
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
