

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Jul 10 04:29:37 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0  |dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_s  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|    103|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|    112|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+---+-----+-----+
    |                              Instance                              |                               Module                              | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+---+-----+-----+
    |dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0  |dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_s  |        0|      0|  2|  103|    0|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+---+-----+-----+
    |Total                                                               |                                                                   |        0|      0|  2|  103|    0|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_start                      |  in |    1| ap_ctrl_hs |       myproject       | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |       myproject       | return value |
|start_out                     | out |    1| ap_ctrl_hs |       myproject       | return value |
|start_write                   | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_clk                        |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |       myproject       | return value |
|layer6_out_V_data_0_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_0_V |    pointer   |
|layer6_out_V_data_0_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_0_V |    pointer   |
|layer6_out_V_data_0_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_0_V |    pointer   |
|layer6_out_V_data_1_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_1_V |    pointer   |
|layer6_out_V_data_1_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_1_V |    pointer   |
|layer6_out_V_data_1_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_1_V |    pointer   |
|layer6_out_V_data_2_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_2_V |    pointer   |
|layer6_out_V_data_2_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_2_V |    pointer   |
|layer6_out_V_data_2_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_2_V |    pointer   |
|layer6_out_V_data_3_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_3_V |    pointer   |
|layer6_out_V_data_3_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_3_V |    pointer   |
|layer6_out_V_data_3_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_3_V |    pointer   |
|layer6_out_V_data_4_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_4_V |    pointer   |
|layer6_out_V_data_4_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_4_V |    pointer   |
|layer6_out_V_data_4_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_4_V |    pointer   |
|layer6_out_V_data_5_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_5_V |    pointer   |
|layer6_out_V_data_5_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_5_V |    pointer   |
|layer6_out_V_data_5_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_5_V |    pointer   |
|layer6_out_V_data_6_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_6_V |    pointer   |
|layer6_out_V_data_6_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_6_V |    pointer   |
|layer6_out_V_data_6_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_6_V |    pointer   |
|layer6_out_V_data_7_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_7_V |    pointer   |
|layer6_out_V_data_7_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_7_V |    pointer   |
|layer6_out_V_data_7_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_7_V |    pointer   |
|layer6_out_V_data_8_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_8_V |    pointer   |
|layer6_out_V_data_8_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_8_V |    pointer   |
|layer6_out_V_data_8_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_8_V |    pointer   |
|layer6_out_V_data_9_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_9_V |    pointer   |
|layer6_out_V_data_9_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_9_V |    pointer   |
|layer6_out_V_data_9_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_9_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 1, States = { 1 }

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str4) nounwind" [firmware/myproject.cpp:13]   --->   Operation 12 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call fastcc void @"dense<array<ap_fixed,784u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_8_V, i16* %layer6_out_V_data_9_V)" [firmware/myproject.cpp:38]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:40]   --->   Operation 14 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer6_out_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer6_out_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specinterface_ln0         (specinterface       ) [ 00]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 00]
call_ln38                 (call                ) [ 00]
ret_ln40                  (ret                 ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer6_out_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer6_out_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer6_out_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer6_out_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer6_out_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer6_out_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer6_out_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer6_out_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer6_out_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer6_out_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_fixed,784u>,array<ap_fixed<16,6,5,3,0>,10u>,config6>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="call_ln38_dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_s_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="0" index="2" bw="16" slack="0"/>
<pin id="44" dir="0" index="3" bw="16" slack="0"/>
<pin id="45" dir="0" index="4" bw="16" slack="0"/>
<pin id="46" dir="0" index="5" bw="16" slack="0"/>
<pin id="47" dir="0" index="6" bw="16" slack="0"/>
<pin id="48" dir="0" index="7" bw="16" slack="0"/>
<pin id="49" dir="0" index="8" bw="16" slack="0"/>
<pin id="50" dir="0" index="9" bw="16" slack="0"/>
<pin id="51" dir="0" index="10" bw="16" slack="0"/>
<pin id="52" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="38" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="40" pin=4"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="40" pin=5"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="40" pin=6"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="40" pin=7"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="40" pin=8"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="40" pin=9"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="40" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer6_out_V_data_0_V | {1 }
	Port: layer6_out_V_data_1_V | {1 }
	Port: layer6_out_V_data_2_V | {1 }
	Port: layer6_out_V_data_3_V | {1 }
	Port: layer6_out_V_data_4_V | {1 }
	Port: layer6_out_V_data_5_V | {1 }
	Port: layer6_out_V_data_6_V | {1 }
	Port: layer6_out_V_data_7_V | {1 }
	Port: layer6_out_V_data_8_V | {1 }
	Port: layer6_out_V_data_9_V | {1 }
 - Input state : 
	Port: myproject : layer6_out_V_data_0_V | {}
	Port: myproject : layer6_out_V_data_1_V | {}
	Port: myproject : layer6_out_V_data_2_V | {}
	Port: myproject : layer6_out_V_data_3_V | {}
	Port: myproject : layer6_out_V_data_4_V | {}
	Port: myproject : layer6_out_V_data_5_V | {}
	Port: myproject : layer6_out_V_data_6_V | {}
	Port: myproject : layer6_out_V_data_7_V | {}
	Port: myproject : layer6_out_V_data_8_V | {}
	Port: myproject : layer6_out_V_data_9_V | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|
| Operation|                                  Functional Unit                                  |
|----------|-----------------------------------------------------------------------------------|
|   call   | call_ln38_dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_s_fu_40 |
|----------|-----------------------------------------------------------------------------------|
|   Total  |                                                                                   |
|----------|-----------------------------------------------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
