{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609844552210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609844552218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 05 19:02:32 2021 " "Processing started: Tue Jan 05 19:02:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609844552218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844552218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedCode -c CombinedCode " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedCode -c CombinedCode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844552218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609844552881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609844552881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CombinedCode.sv " "Can't analyze file -- file CombinedCode.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609844565406 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HeartDisease.v(106) " "Verilog HDL information at HeartDisease.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609844565409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinedcode.v 7 7 " "Found 7 design units, including 7 entities, in source file combinedcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 HeartDisease " "Found entity 1: HeartDisease" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844565413 ""} { "Info" "ISGN_ENTITY_NAME" "2 StateMachineControl " "Found entity 2: StateMachineControl" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844565413 ""} { "Info" "ISGN_ENTITY_NAME" "3 DotMatrixDisplay " "Found entity 3: DotMatrixDisplay" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844565413 ""} { "Info" "ISGN_ENTITY_NAME" "4 ButtonControl " "Found entity 4: ButtonControl" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844565413 ""} { "Info" "ISGN_ENTITY_NAME" "5 ClockDividerSeven " "Found entity 5: ClockDividerSeven" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844565413 ""} { "Info" "ISGN_ENTITY_NAME" "6 ClockDivDot " "Found entity 6: ClockDivDot" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844565413 ""} { "Info" "ISGN_ENTITY_NAME" "7 CombinedCode " "Found entity 7: CombinedCode" {  } { { "CombinedCode.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/CombinedCode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609844565413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844565413 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HeartDisease.v(21) " "Verilog HDL Instantiation warning at HeartDisease.v(21): instance has no name" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1609844565413 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HeartDisease.v(23) " "Verilog HDL Instantiation warning at HeartDisease.v(23): instance has no name" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1609844565413 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HeartDisease.v(28) " "Verilog HDL Instantiation warning at HeartDisease.v(28): instance has no name" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1609844565414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedCode " "Elaborating entity \"CombinedCode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609844565464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HeartDisease HeartDisease:gm1 " "Elaborating entity \"HeartDisease\" for hierarchy \"HeartDisease:gm1\"" {  } { { "CombinedCode.v" "gm1" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/CombinedCode.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844565466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerSeven HeartDisease:gm1\|ClockDividerSeven:comb_3 " "Elaborating entity \"ClockDividerSeven\" for hierarchy \"HeartDisease:gm1\|ClockDividerSeven:comb_3\"" {  } { { "HeartDisease.v" "comb_3" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844565483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivDot HeartDisease:gm1\|ClockDivDot:comb_4 " "Elaborating entity \"ClockDivDot\" for hierarchy \"HeartDisease:gm1\|ClockDivDot:comb_4\"" {  } { { "HeartDisease.v" "comb_4" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844565494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonControl HeartDisease:gm1\|ButtonControl:button1 " "Elaborating entity \"ButtonControl\" for hierarchy \"HeartDisease:gm1\|ButtonControl:button1\"" {  } { { "HeartDisease.v" "button1" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844565504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachineControl HeartDisease:gm1\|StateMachineControl:comb_5 " "Elaborating entity \"StateMachineControl\" for hierarchy \"HeartDisease:gm1\|StateMachineControl:comb_5\"" {  } { { "HeartDisease.v" "comb_5" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844565519 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1 HeartDisease.v(56) " "Verilog HDL Always Construct warning at HeartDisease.v(56): inferring latch(es) for variable \"led1\", which holds its previous value in one or more paths through the always construct" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609844565522 "|CombinedCode|HeartDisease:gm1|StateMachineControl:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2 HeartDisease.v(56) " "Verilog HDL Always Construct warning at HeartDisease.v(56): inferring latch(es) for variable \"led2\", which holds its previous value in one or more paths through the always construct" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609844565522 "|CombinedCode|HeartDisease:gm1|StateMachineControl:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 HeartDisease.v(60) " "Inferred latch for \"led2\" at HeartDisease.v(60)" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844565526 "|CombinedCode|HeartDisease:gm1|StateMachineControl:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 HeartDisease.v(60) " "Inferred latch for \"led1\" at HeartDisease.v(60)" {  } { { "HeartDisease.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844565526 "|CombinedCode|HeartDisease:gm1|StateMachineControl:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay HeartDisease:gm1\|DotMatrixDisplay:dot " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"HeartDisease:gm1\|DotMatrixDisplay:dot\"" {  } { { "HeartDisease.v" "dot" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/HeartDisease.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609844565540 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "molebuster.v(22) " "Verilog HDL Module Instantiation error at molebuster.v(22): cannot connect instance ports both by order and by name" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 22 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1609844565593 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MoleBuster molebuster.v(1) " "Ignored design unit \"MoleBuster\" at molebuster.v(1) due to previous errors" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1609844565595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "checkkeypad molebuster.v(428) " "Ignored design unit \"checkkeypad\" at molebuster.v(428) due to previous errors" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 428 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1609844565595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clk_divide molebuster.v(488) " "Ignored design unit \"clk_divide\" at molebuster.v(488) due to previous errors" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 488 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1609844565595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BCD molebuster.v(518) " "Ignored design unit \"BCD\" at molebuster.v(518) due to previous errors" {  } { { "molebuster.v" "" { Text "D:/NCKU/4th-1/digital_sys_exp/combine/molebuster.v" 518 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1609844565595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/NCKU/4th-1/digital_sys_exp/combine/output_files/CombinedCode.map.smsg " "Generated suppressed messages file D:/NCKU/4th-1/digital_sys_exp/combine/output_files/CombinedCode.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844565627 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609844565703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 05 19:02:45 2021 " "Processing ended: Tue Jan 05 19:02:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609844565703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609844565703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609844565703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844565703 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609844566350 ""}
