{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640108135031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640108135032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 02:35:34 2021 " "Processing started: Wed Dec 22 02:35:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640108135032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640108135032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640108135032 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640108135862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 2 2 " "Found 2 design units, including 2 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640108135946 ""} { "Info" "ISGN_ENTITY_NAME" "2 led7 " "Found entity 2: led7" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640108135946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640108135946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640108135994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(60) " "Verilog HDL assignment warning at project.v(60): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135997 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(64) " "Verilog HDL assignment warning at project.v(64): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135998 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(68) " "Verilog HDL assignment warning at project.v(68): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135998 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(72) " "Verilog HDL assignment warning at project.v(72): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135998 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(76) " "Verilog HDL assignment warning at project.v(76): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135998 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(80) " "Verilog HDL assignment warning at project.v(80): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135999 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(84) " "Verilog HDL assignment warning at project.v(84): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135999 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(88) " "Verilog HDL assignment warning at project.v(88): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135999 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(92) " "Verilog HDL assignment warning at project.v(92): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135999 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(96) " "Verilog HDL assignment warning at project.v(96): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135999 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(100) " "Verilog HDL assignment warning at project.v(100): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108135999 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(104) " "Verilog HDL assignment warning at project.v(104): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108136000 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(108) " "Verilog HDL assignment warning at project.v(108): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108136000 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(112) " "Verilog HDL assignment warning at project.v(112): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108136000 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(116) " "Verilog HDL assignment warning at project.v(116): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108136001 "|project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(120) " "Verilog HDL assignment warning at project.v(120): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "C:/iverilog/quartus/Project/project.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640108136001 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7 led7:u1 " "Elaborating entity \"led7\" for hierarchy \"led7:u1\"" {  } { { "project.v" "u1" { Text "C:/iverilog/quartus/Project/project.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640108136034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1640108137763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1640108138162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640108138162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1640108138226 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1640108138226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1640108138226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1640108138226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640108138257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 02:35:38 2021 " "Processing ended: Wed Dec 22 02:35:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640108138257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640108138257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640108138257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640108138257 ""}
