Synopsys Microsemi Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\pmu.vhd":123:2:123:3|Removing sequential instance U_PMU.clkcpu_gate_pre of view:PrimLib.dffs(prim) in hierarchy view:work.MAIN8051(str) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\pmu.vhd":133:2:133:3|Removing sequential instance U_PMU.clkcpu_gate of view:PrimLib.dffs(prim) in hierarchy view:work.MAIN8051(str) because there are no references to its outputs 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[8] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[9] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[10] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[11] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[12] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[13] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[14] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[15] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[16] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[17] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[18] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[19] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[20] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[21] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[22] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[23] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[24] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[25] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[26] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[27] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[28] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[29] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[30] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[31] reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[8] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[8] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[8] is always 0, optimizing ...
@W: BN132 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":437:2:437:3|Removing sequential instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t1_ff0,  because it is equivalent to instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t0_ff0
@W: BN132 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":437:2:437:3|Removing sequential instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t1_ff,  because it is equivalent to instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t0_ff

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 121MB)

@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\alu.vhd":693:34:693:65|Found 4-bit incrementor, 'un12_res_6_4_inc[3:0]'
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\alu.vhd":688:34:688:65|Found 4-bit incrementor, 'un5_res_6_4_inc[3:0]'
@N: MF239 :|Found 4-bit decrementor, 'combinational_b1_alu_proc\.res_6_4_0_s_0[3:0]'
@N: MF176 |Default generator successful 
@N: MF239 :|Found 4-bit decrementor, 'combinational_b1_alu_proc\.res_6_4_0_s[3:0]'
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MO106 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":350:9:350:12|Found ROM, 'nr_cycles_a[2:0]', 256 words by 3 bits 
@N: MO106 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":350:9:350:12|Found ROM, 'nr_bytes_a[1:0]', 256 words by 2 bits 
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":150:27:150:44|Found 4 bit by 4 bit '<' comparator, 'un2_cyc_lt_nr_cyc'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":246:18:246:34|Found 4 bit by 4 bit '<' comparator, 'un2_data_fetch_e'
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":1179:2:1179:3|Register bit nr_cycles[3] is always 0, optimizing ...
Encoding state machine is_reg[0:3] (view:work.ISR(rtl))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
   0011 -> 11
@N: MO225 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\isr.vhd":904:2:904:3|No possible illegal states for state machine is_reg[0:3],safe FSM implementation is disabled
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Found counter in view:work.INTCTRL(rtl) inst th1[7:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Found counter in view:work.INTCTRL(rtl) inst th0[7:0]
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":347:27:347:48|Found 5-bit incrementor, 'un13_tl0[4:0]'
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":387:27:387:48|Found 5-bit incrementor, 'un13_tl1[4:0]'
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":387:27:387:48|Removing instance un13_tl1 of view:VhdlGenLib.INC___w5(finc) because there are no references to its outputs 
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":347:27:347:48|Removing instance un13_tl0 of view:VhdlGenLib.INC___w5(finc) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":205:2:205:3|Removing sequential instance tcon[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":205:2:205:3|Removing sequential instance tcon[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":205:2:205:3|Removing sequential instance tcon[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":205:2:205:3|Removing sequential instance tcon[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance tl1[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance tl0[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":389:14:389:22|Removing instance un1_tl1 of view:VhdlGenLib.ADD__const_cin_w8_0(fbk) because there are no references to its outputs 
@N: BN115 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":349:14:349:22|Removing instance un1_tl0 of view:VhdlGenLib.ADD__const_cin_w8(fbk) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":314:3:314:4|Removing sequential instance tmod[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":546:2:546:3|Removing sequential instance tl0_ov_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":573:2:573:3|Removing sequential instance tl1_ov_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":597:2:597:3|Removing sequential instance th0_ov_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":621:2:621:3|Removing sequential instance th1_ov_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":329:2:329:3|Removing sequential instance th0[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[7] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[6] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[5] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[4] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[3] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[2] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[1] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":369:2:369:3|Removing sequential instance th1[0] of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":421:2:421:3|Removing sequential instance t0_ff0 of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":421:2:421:3|Removing sequential instance t0_ff of view:PrimLib.dffr(prim) in hierarchy view:work.INTCTRL(rtl) because there are no references to its outputs 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\memctrl.vhd":601:12:601:34|Found 16-bit incrementor, 'un1_pc_inc[15:0]'
@N: MF176 |Default generator successful 
@N: MF239 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd":285:3:285:4|Found 8-bit decrementor, 'un1_sp_1_d0[7:0]'
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd":285:3:285:4|Found 8-bit incrementor, 'un1_sp_1_d2_d0[7:0]'
@N: MF238 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd":285:3:285:4|Found 8-bit incrementor, 'un1_sp_1_d2_d1[7:0]'
@N: MF239 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd":285:3:285:4|Found 8-bit decrementor, 'un1_sp_1_d1_dec[7:0]'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\trigger.vhd":276:14:276:55|Found 16 bit by 16 bit '<' comparator, 'matche\.trigmatchpair\.un196_matche'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\trigger.vhd":276:14:276:55|Found 16 bit by 16 bit '<' comparator, 'matche\.trigmatchpair\.un412_matche'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\trigger.vhd":277:7:277:48|Found 16 bit by 16 bit '<' comparator, 'matche\.trigmatchpair\.un201_matche'
@N: MF179 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\trigger.vhd":277:7:277:48|Found 16 bit by 16 bit '<' comparator, 'matche\.trigmatchpair\.un417_matche'
@N: MO106 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM, 'iPSELS_raw_6[3:0]', 16 words by 4 bits 
@N: MF135 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Found RAM 'GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0]', 32 words by 8 bits 
@N: MF135 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Found RAM 'GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0]', 32 words by 8 bits 
@W: MF136 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Unknown RAM style no_rw_check
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_8[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_8[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_9[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_9[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_10[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_10[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_11[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_11[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_12[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_12[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_13[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_13[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_14[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_14[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_15[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_15[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_16[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_16[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_17[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_17[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_18[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_18[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_19[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_19[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_20[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_20[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_21[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_21[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_22[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_22[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_23[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_23[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_24[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_24[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_25[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_25[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_26[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_26[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_27[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_27[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_28[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_28[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_29[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_29[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_30[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_30[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_31[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_31[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_8[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_9[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_10[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_11[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_12[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_13[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_14[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_15[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_16[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_17[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_18[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_19[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_20[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_21[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_22[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_23[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_24[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_25[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_26[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_27[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_28[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_29[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_30[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N: BN362 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Removing sequential instance CONFIG_reg_31[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":309:8:309:9|Found counter in view:coretimer_lib.CoreTimer(synth) inst Count[31:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":233:8:233:9|Found counter in view:coretimer_lib.CoreTimer(synth) inst PreScale[9:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\work\sys\coreuartapb_0\rtl\vhdl\core\clock_gen.vhd":214:11:214:12|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Clock_gen(rtl) inst baud_cntr[12:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\work\sys\coreuartapb_0\rtl\vhdl\core\clock_gen.vhd":243:23:243:24|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Clock_gen(rtl) inst xmit_cntr[3:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\work\sys\coreuartapb_0\rtl\vhdl\core\tx_async.vhd":238:4:238:5|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Tx_async(translated) inst xmit_bit_sel[3:0]
Encoding state machine xmit_state[0:5] (view:coreuartapb_lib.sys_CoreUARTapb_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\work\sys\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":333:6:333:7|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Rx_async(translated) inst rx_bit_cnt[3:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\work\sys\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":169:6:169:7|Found counter in view:coreuartapb_lib.sys_CoreUARTapb_0_Rx_async(translated) inst receive_count[3:0]
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.sys_CoreUARTapb_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\work\sys\coreuartapb_0\rtl\vhdl\core\rx_async.vhd":264:6:264:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\corewatchdog\1.1.101\rtl\vhdl\u\corewatchdog.vhd":216:8:216:9|Found counter in view:work.CoreWatchdog(synth) inst Count[31:0]
@N:"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\corewatchdog\1.1.101\rtl\vhdl\u\corewatchdog.vhd":151:8:151:9|Found counter in view:work.CoreWatchdog(synth) inst PreScale[9:0]
@N: MF794 |RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] required 295 registers during mapping 
Auto Dissolve of U_ISR (inst of view:work.ISR(rtl))

Finished factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 166MB peak: 167MB)

@N: MF794 |RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] required 590 registers during mapping 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 161MB peak: 168MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 161MB peak: 214MB)

@N: MF794 |RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] required 885 registers during mapping 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 163MB peak: 214MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 218MB peak: 218MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 216MB peak: 218MB)

@N: MF794 |RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] required 1180 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:45s; Memory used current: 211MB peak: 218MB)


Finished technology mapping (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:47s; Memory used current: 217MB peak: 240MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                                            Fanout, notes                   
--------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.nrsto / Q                                                       979 : 979 asynchronous set/reset
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[0] / Q                                                      73                              
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[1] / Q                                                      78                              
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[2] / Q                                                      77                              
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[3] / Q                                                      101                             
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[4] / Q                                                      68                              
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[5] / Q                                                      97                              
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[6] / Q                                                      97                              
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[7] / Q                                                      101                             
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[0] / Q                                   53                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[1] / Q                                   43                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[2] / Q                                   31                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[3] / Q                                   33                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[4] / Q                                   25                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[0] / Y                                          33                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[1] / Y                                          30                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[2] / Y                                          30                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[3] / Y                                          33                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[4] / Y                                          30                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[5] / Y                                          27                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[6] / Y                                          25                              
sys_0.CoreWatchdog_0.un5_loaden_0_a3 / Y                                                              33                              
sys_0.CoreUARTapb_0.uUART.make_sys_CoreUARTapb_0_Clock_gen.baud_clock_int / Q                         30                              
sys_0.CoreUARTapb_0.uUART.make_sys_CoreUARTapb_0_Clock_gen.UG10.make_baud_cntr2.un2_baud_cntr / Y     26                              
sys_0.CoreTimer_0.un5_loaden_0_a2_2_a3 / Y                                                            33                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.UJTAG_inst / URSTB                        51 : 50 asynchronous set/reset  
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[36] / Q                           29                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[38] / Q                           32                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[76] / Q                           29                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[78] / Q                           32                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[116] / Q                          33                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[118] / Q                          32                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[156] / Q                          29                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[158] / Q                          32                              
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[3] / Q                                                 33                              
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[4] / Q                                                 34                              
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[5] / Q                                                 27                              
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[6] / Q                                                 27                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps[0] / Q                                                  30                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.rel[7] / Q                                                  25                              
NSYSRESET_pad / Y                                                                                     204 : 203 asynchronous set/reset
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[2] / Q                                            220                             
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[3] / Q                                            127                             
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[4] / Q                                            78                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[5] / Q                                            68                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[6] / Q                                            57                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[8] / Q                                            50                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[9] / Q                                            53                              
sys_0.CORE8051S_0.MAIN8051_inst.u_instrdec.INCL_MUL_DIV_DA_11.un364_decvec_0_a4_0_a2 / Y              49                              
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.un2_c1 / Y                                                      67                              
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.un1_mempsack_i_a2_0 / Y                                     48                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_1.dptr1_19_sn_m3 / Y                                  32                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un5_dpince / Y                                              33                              
sys_0.CORE8051S_0.memdatai_m2 / Y                                                                     41                              
sys_0.CORE8051S_0.memdatai_8051[1] / Y                                                                44                              
sys_0.CORE8051S_0.memdatai_8051[3] / Y                                                                43                              
sys_0.CORE8051S_0.memdatai_8051[0] / Y                                                                34                              
sys_0.CORE8051S_0.memdatai_8051[5] / Y                                                                45                              
sys_0.CORE8051S_0.memdatai_8051[4] / Y                                                                37                              
sys_0.CORE8051S_0.memdatai_8051[7] / Y                                                                45                              
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.un2_c2 / Y                                                      43                              
sys_0.CoreTimer_0.Countlde_0_i / Y                                                                    32                              
sys_0.CoreTimer_0.un1_loadenreg_0_0_0 / Y                                                             36                              
sys_0.CoreTimer_0.PrdataNext_0_iv_0_i_o3[1] / Y                                                       31                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_29_i[10] / Y                           37                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_4_sqmuxa_0_a3 / Y                      40                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_5_sqmuxa_0_a3 / Y                      40                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_6_sqmuxa_0_a3 / Y                      40                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_7_sqmuxa_0_a3 / Y                      40                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_237_e / Y                         37                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_277_e / Y                         36                              
sys_0.CoreAPB3_0.u_mux_p_to_b3.m3 / Y                                                                 26                              
sys_0.CoreGPIO_0.m47_1_i_0_o2 / Y                                                                     56                              
sys_0.CoreWatchdog_0.Countlde_0 / Y                                                                   32                              
sys_0.CoreWatchdog_0.PrdataNext_iv_0_a2_0[4] / Y                                                      32                              
sys_0.CoreWatchdog_0.p_CountSeq.un7_loadenreg_0_0 / Y                                                 83                              
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un1_codefetche / Y                                          29                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_197_e / Y                         36                              
sys_0.CoreAPB3_0.u_mux_p_to_b3.m1_e / Y                                                               70                              
sys_0.CoreGPIO_0.m3_0_a2_0_a2 / Y                                                                     31                              
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un110_spince_i_i_a3_0_a2 / Y                             27                              
sys_0.CoreWatchdog_0.PrdataNext_iv_0_a2_3[4] / Y                                                      33                              
sys_0.CoreGPIO_0.PRDATA_iv_0_0_o2[7] / Y                                                              33                              
sys_0.CoreGPIO_0.PRDATA_iv_0_0_o2_0[7] / Y                                                            32                              
sys_0.CoreGPIO_0.GPOUT_reg_0_sqmuxa_0_a2_0_a3 / Y                                                     32                              
sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_317_e / Y                         37                              
sys_0.CORE8051S_0.memdatai_m5_0 / Y                                                                   46                              
======================================================================================================================================

@N: FP130 |Promoting Net NSYSRESET_c on CLKBUF  NSYSRESET_pad 
@N: FP130 |Promoting Net sys_0.Core8051s_00_PRESETN on CLKINT  I_469 
@N: FP130 |Promoting Net MEM_ADDR_c[2] on CLKINT  I_470 
@N: FP130 |Promoting Net MEM_ADDR_c[3] on CLKINT  I_471 
@N: FP130 |Promoting Net sys_0_ExternalMemIf_MEMDATAO[3] on CLKINT  I_472 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 217MB peak: 240MB)

Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_m5_0, fanout 46 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_317_e, fanout 37 segments 2
Replicating Combinational Instance sys_0.CoreGPIO_0.GPOUT_reg_0_sqmuxa_0_a2_0_a3, fanout 32 segments 2
Replicating Combinational Instance sys_0.CoreGPIO_0.PRDATA_iv_0_0_o2_0[7], fanout 32 segments 2
Replicating Combinational Instance sys_0.CoreGPIO_0.PRDATA_iv_0_0_o2[7], fanout 33 segments 2
Replicating Combinational Instance sys_0.CoreWatchdog_0.PrdataNext_iv_0_a2_3[4], fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un110_spince_i_i_a3_0_a2, fanout 27 segments 2
Replicating Combinational Instance sys_0.CoreGPIO_0.m3_0_a2_0_a2, fanout 31 segments 2
Replicating Combinational Instance sys_0.CoreAPB3_0.u_mux_p_to_b3.m1_e, fanout 70 segments 3
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_197_e, fanout 36 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un1_codefetche, fanout 29 segments 2
Replicating Combinational Instance sys_0.CoreWatchdog_0.p_CountSeq.un7_loadenreg_0_0, fanout 83 segments 4
Replicating Combinational Instance sys_0.CoreWatchdog_0.PrdataNext_iv_0_a2_0[4], fanout 32 segments 2
Replicating Combinational Instance sys_0.CoreWatchdog_0.Countlde_0, fanout 32 segments 2
Replicating Combinational Instance sys_0.CoreGPIO_0.m47_1_i_0_o2, fanout 56 segments 3
Replicating Combinational Instance sys_0.CoreAPB3_0.u_mux_p_to_b3.m3, fanout 26 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_277_e, fanout 36 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl_237_e, fanout 37 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_7_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_6_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_5_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_4_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.SR_29_i[10], fanout 37 segments 2
Replicating Combinational Instance sys_0.CoreTimer_0.PrdataNext_0_iv_0_i_o3[1], fanout 31 segments 2
Replicating Combinational Instance sys_0.CoreTimer_0.un1_loadenreg_0_0_0, fanout 36 segments 2
Replicating Combinational Instance sys_0.CoreTimer_0.Countlde_0_i, fanout 32 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.un2_c2, fanout 43 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[7], fanout 45 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[4], fanout 37 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[5], fanout 45 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[0], fanout 34 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[3], fanout 43 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_8051[1], fanout 44 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.memdatai_m2, fanout 41 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.un5_dpince, fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dptr1_1.dptr1_19_sn_m3, fanout 32 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.un1_mempsack_i_a2_0, fanout 50 segments 3
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.un2_c1, fanout 67 segments 3
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.u_instrdec.INCL_MUL_DIV_DA_11.un364_decvec_0_a4_0_a2, fanout 49 segments 3
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[9], fanout 54 segments 3
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[8], fanout 50 segments 3
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[6], fanout 57 segments 3
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[5], fanout 68 segments 3
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.memaddr_i[4], fanout 79 segments 4
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.rel[7], fanout 25 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.dps[0], fanout 30 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[6], fanout 27 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[5], fanout 27 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[4], fanout 34 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[3], fanout 33 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[158], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[156], fanout 29 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[118], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[116], fanout 33 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[78], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[76], fanout 29 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[38], fanout 32 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.xhdl_trigger.Trigger_xhdl[36], fanout 29 segments 2
Buffering sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.urstb, fanout 51 segments 3
Replicating Combinational Instance sys_0.CoreTimer_0.un5_loaden_0_a2_2_a3, fanout 33 segments 2
Replicating Combinational Instance sys_0.CoreUARTapb_0.uUART.make_sys_CoreUARTapb_0_Clock_gen.UG10.make_baud_cntr2.un2_baud_cntr, fanout 26 segments 2
Replicating Sequential Instance sys_0.CoreUARTapb_0.uUART.make_sys_CoreUARTapb_0_Clock_gen.baud_clock_int, fanout 30 segments 2
Replicating Combinational Instance sys_0.CoreWatchdog_0.un5_loaden_0_a3, fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[6], fanout 25 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[5], fanout 27 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[4], fanout 30 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[3], fanout 33 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[2], fanout 30 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[1], fanout 30 segments 2
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sfrdatao[0], fanout 34 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[4], fanout 25 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[3], fanout 33 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[2], fanout 31 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[1], fanout 43 segments 2
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[0], fanout 53 segments 3
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[7], fanout 101 segments 5
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[6], fanout 98 segments 5
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[5], fanout 98 segments 5
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[4], fanout 69 segments 3
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[2], fanout 78 segments 4
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[1], fanout 79 segments 4
Replicating Sequential Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc[0], fanout 74 segments 4
Replicating Combinational Instance sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.un1_acc_var_1_sqmuxa_0_i, fanout 31 segments 2

Added 2 Buffers
Added 112 Cells via replication
	Added 55 Sequential Cells via replication
	Added 57 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 220MB peak: 240MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1505 clock pin(s) of sequential element(s)
0 instances converted, 1505 sequential instances remain driven by gated/generated clocks

================================================================================== Non-Gated/Non-Generated Clocks ===================================================================================
Clock Tree ID     Driving Element                                                            Drive Element Type     Fanout     Sample Instance                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.UJTAG_inst     UJTAG                  50         sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.IR_xhdl[0]
@K:CKID0003       DebugIf_TCK                                                                port                   1          sys_0.CORE8051S_0.oci1_trace0.ocia51_inst.ujtag1.jtagu_inst.UJTAG_inst
=====================================================================================================================================================================================================
=========================================================================================================== Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                      Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PLL_50Mh_6Mh_0.Core     PLL                    1505       sys_0.CoreWatchdog_0.iPRDATA[31]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 192MB peak: 240MB)

Writing Analyst data base C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s_ExtFlash_ExtSRAM\synthesis\synwork\top_8051_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 202MB peak: 240MB)

Writing EDIF Netlist and constraint files
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 209MB peak: 240MB)


Start final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 202MB peak: 240MB)

@W: MT420 |Found inferred clock top_8051|DebugIf_TCK with period 10.00ns. Please declare a user-defined clock on object "p:DebugIf_TCK"

@W: MT420 |Found inferred clock jtagu|udrck with period 10.00ns. Please declare a user-defined clock on object "n:sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.udrck"

@W: MT420 |Found inferred clock PLL_50Mh_6Mh|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PLL_50Mh_6Mh_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 02 15:03:24 2016
#


Top view:               top_8051
Library name:           fusion
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        fusion
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.335

                                    Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
PLL_50Mh_6Mh|GLA_inferred_clock     100.0 MHz     35.3 MHz      10.000        28.335        -18.335     inferred     Inferred_clkgroup_2
jtagu|udrck                         100.0 MHz     89.4 MHz      10.000        11.188        -1.188      inferred     Inferred_clkgroup_1
top_8051|DebugIf_TCK                100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_0
========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------
top_8051|DebugIf_TCK             jtagu|udrck                      |  No paths    -        |  No paths    -      |  No paths    -       |  Diff grp    -    
top_8051|DebugIf_TCK             PLL_50Mh_6Mh|GLA_inferred_clock  |  No paths    -        |  No paths    -      |  No paths    -       |  Diff grp    -    
jtagu|udrck                      top_8051|DebugIf_TCK             |  No paths    -        |  No paths    -      |  Diff grp    -       |  No paths    -    
jtagu|udrck                      jtagu|udrck                      |  10.000      -1.188   |  No paths    -      |  No paths    -       |  No paths    -    
jtagu|udrck                      PLL_50Mh_6Mh|GLA_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -       |  No paths    -    
PLL_50Mh_6Mh|GLA_inferred_clock  jtagu|udrck                      |  Diff grp    -        |  No paths    -      |  No paths    -       |  No paths    -    
PLL_50Mh_6Mh|GLA_inferred_clock  PLL_50Mh_6Mh|GLA_inferred_clock  |  10.000      -18.335  |  No paths    -      |  5.000       -5.371  |  5.000       3.844
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL_50Mh_6Mh|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                     Arrival            
Instance                                                            Reference                           Type         Pin     Net                 Time        Slack  
                                                                    Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       Q       sfraddr_8051[5]     0.550       -18.335
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[1]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[1]            0.550       -18.076
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[4]     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       Q       sfraddr_8051[4]     0.550       -17.878
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[0]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[0]            0.550       -17.806
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg_0[3]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr_0[3]          0.550       -17.671
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[2]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[2]            0.550       -17.640
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[6]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[6]            0.550       -17.575
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.instrreg[3]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1E1C0     Q       instr[3]            0.550       -17.551
sys_0.CORE8051S_0.MAIN8051_inst.U_CPU.curcycle[2]                   PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       Q       cycle[2]            0.550       -17.544
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[6]     PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0       Q       sfraddr_8051[6]     0.550       -17.505
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                   Starting                                                                                    Required            
Instance                                                           Reference                           Type       Pin      Net                                 Time         Slack  
                                                                   Clock                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0     PLL_50Mh_6Mh|GLA_inferred_clock     RAM4K9     BLKB     WEBP                                9.846        -18.335
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[7]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0     D        sp_5[7]                             9.572        -18.241
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[0]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1P0     D        sp_5[0]                             9.572        -18.045
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[1]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1P0     D        sp_5[1]                             9.572        -18.045
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[2]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1P0     D        sp_5[2]                             9.572        -18.045
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[3]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0     D        sp_5[3]                             9.572        -18.045
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[4]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0     D        sp_5[4]                             9.572        -18.045
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[5]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0     D        sp_5[5]                             9.572        -18.045
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[6]                 PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0     D        sp_5[6]                             9.572        -18.045
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.use_bypass            PLL_50Mh_6Mh|GLA_inferred_clock     DFN1C0     D        ram_sfr_address_0_RNIFGCHN62[1]     9.572        -17.886
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.154
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.846

    - Propagation time:                      28.181
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -18.335

    Number of logic level(s):                23
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0 / BLKB
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLKB

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                   DFN1C0     Q        Out     0.550     0.550       -         
sfraddr_8051[5]                                                                   Net        -        -       1.842     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]           OR2        B        In      -         2.392       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]           OR2        Y        Out     0.483     2.875       -         
N_944                                                                             Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                NOR3B      C        In      -         3.938       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                NOR3B      Y        Out     0.365     4.303       -         
un3_stop_4_3                                                                      Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2A      A        In      -         4.591       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2A      Y        Out     0.386     4.976       -         
un3_stop_4                                                                        Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                             NOR2B      B        In      -         5.579       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                             NOR2B      Y        Out     0.386     5.964       -         
acc_RNIPIAE1[1]                                                                   Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                             NOR3A      C        In      -         6.204       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                             NOR3A      Y        Out     0.479     6.683       -         
acc_RNIGMQB3[1]                                                                   Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                          AO1D       C        In      -         6.923       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                          AO1D       Y        Out     0.472     7.396       -         
d_N_12_mux                                                                        Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                          MX2        A        In      -         7.636       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                          MX2        Y        Out     0.432     8.068       -         
rst_o_RNICM24D                                                                    Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                   OA1A       C        In      -         9.131       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                   OA1A       Y        Out     0.302     9.434       -         
un1_m6_0_a3_0_0                                                                   Net        -        -       0.884     -           4         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                      OA1A       A        In      -         10.318      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                      OA1A       Y        Out     0.697     11.015      -         
N_136                                                                             Net        -        -       1.656     -           17        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5     AO1C       C        In      -         12.671      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5     AO1C       Y        Out     0.489     13.160      -         
DebugMemdataEnb_N_12_mux                                                          Net        -        -       1.724     -           19        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_RNIJTI0J7_0                      MX2        S        In      -         14.884      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_RNIJTI0J7_0                      MX2        Y        Out     0.296     15.180      -         
memdatai_8051[1]                                                                  Net        -        -       1.799     -           22        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m2_e_1_0                         NOR2A      A        In      -         16.979      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m2_e_1_0                         NOR2A      Y        Out     0.469     17.447      -         
ram_m2_e_1_0                                                                      Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un21_spdece_4                        NOR2B      A        In      -         18.049      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un21_spdece_4                        NOR2B      Y        Out     0.384     18.434      -         
un21_spdece_4                                                                     Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0                           NOR2B      B        In      -         18.674      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0                           NOR2B      Y        Out     0.469     19.142      -         
un21_spdece                                                                       Net        -        -       1.246     -           9         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3_0               NOR2A      B        In      -         20.388      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3_0               NOR2A      Y        Out     0.304     20.692      -         
ramsfraddr_m3_0_a3_3_0                                                            Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3                 NOR3A      A        In      -         21.294      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3                 NOR3A      Y        Out     0.496     21.790      -         
ramsfraddr_N_4                                                                    Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIGUK72M[2]                      AO1D       B        In      -         22.853      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIGUK72M[2]                      AO1D       Y        Out     0.475     23.328      -         
ramsfraddr_e_0_iv_5[2]                                                            Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIAM4G6N[2]                      OR3        A        In      -         23.568      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIAM4G6N[2]                      OR3        Y        Out     0.365     23.933      -         
ramaddr_e[2]                                                                      Net        -        -       0.884     -           4         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI6FMI6N[2]         XOR2       A        In      -         24.817      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI6FMI6N[2]         XOR2       Y        Out     0.365     25.182      -         
un1_use_bypass_async_2                                                            Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIVRVLIJ[4]       XA1C       C        In      -         25.422      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIVRVLIJ[4]       XA1C       Y        Out     0.257     25.679      -         
un2_use_bypass_async_1                                                            Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIOHH24M1[1]      XA1A       C        In      -         25.919      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIOHH24M1[1]      XA1A       Y        Out     0.532     26.451      -         
un2_use_bypass_async_4                                                            Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIFGCHN62[1]      NOR3C      C        In      -         26.691      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIFGCHN62[1]      NOR3C      Y        Out     0.479     27.170      -         
ram_sfr_address_0_RNIFGCHN62[1]                                                   Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_oe_RNIS1GEOQ3                    OR2A       B        In      -         27.458      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_oe_RNIS1GEOQ3                    OR2A       Y        Out     0.483     27.941      -         
WEBP                                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0                    RAM4K9     BLKB     In      -         28.181      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 28.335 is 10.567(37.3%) logic and 17.768(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.154
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.846

    - Propagation time:                      28.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.300

    Number of logic level(s):                23
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0 / BLKB
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLKB

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                   DFN1C0     Q        Out     0.550     0.550       -         
sfraddr_8051[5]                                                                   Net        -        -       1.842     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]           OR2        B        In      -         2.392       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]           OR2        Y        Out     0.483     2.875       -         
N_944                                                                             Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                NOR3B      C        In      -         3.938       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                NOR3B      Y        Out     0.365     4.303       -         
un3_stop_4_3                                                                      Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2A      A        In      -         4.591       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2A      Y        Out     0.386     4.976       -         
un3_stop_4                                                                        Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                             NOR2B      B        In      -         5.579       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                             NOR2B      Y        Out     0.386     5.964       -         
acc_RNIPIAE1[1]                                                                   Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                             NOR3A      C        In      -         6.204       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                             NOR3A      Y        Out     0.479     6.683       -         
acc_RNIGMQB3[1]                                                                   Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                          AO1D       C        In      -         6.923       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                          AO1D       Y        Out     0.472     7.396       -         
d_N_12_mux                                                                        Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                          MX2        A        In      -         7.636       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                          MX2        Y        Out     0.432     8.068       -         
rst_o_RNICM24D                                                                    Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                   OA1A       C        In      -         9.131       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                   OA1A       Y        Out     0.302     9.434       -         
un1_m6_0_a3_0_0                                                                   Net        -        -       0.884     -           4         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                      OA1A       A        In      -         10.318      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                      OA1A       Y        Out     0.697     11.015      -         
N_136                                                                             Net        -        -       1.656     -           17        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5     AO1C       C        In      -         12.671      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5     AO1C       Y        Out     0.489     13.160      -         
DebugMemdataEnb_N_12_mux                                                          Net        -        -       1.724     -           19        
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_RNIJTI0J7_0                      MX2        S        In      -         14.884      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_MEMCTRL.psel_i_RNIJTI0J7_0                      MX2        Y        Out     0.296     15.180      -         
memdatai_8051[1]                                                                  Net        -        -       1.799     -           22        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m2_e_1_0                         NOR2A      A        In      -         16.979      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m2_e_1_0                         NOR2A      Y        Out     0.469     17.447      -         
ram_m2_e_1_0                                                                      Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un21_spdece_4                        NOR2B      A        In      -         18.049      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un21_spdece_4                        NOR2B      Y        Out     0.384     18.434      -         
un21_spdece_4                                                                     Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0                           NOR2B      B        In      -         18.674      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0                           NOR2B      Y        Out     0.469     19.142      -         
un21_spdece                                                                       Net        -        -       1.246     -           9         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3_0               NOR2A      B        In      -         20.388      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3_0               NOR2A      Y        Out     0.304     20.692      -         
ramsfraddr_m3_0_a3_3_0                                                            Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3                 NOR3A      A        In      -         21.294      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3                 NOR3A      Y        Out     0.496     21.790      -         
ramsfraddr_N_4                                                                    Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIAQFFAL1[0]                     OR3B       C        In      -         22.853      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIAQFFAL1[0]                     OR3B       Y        Out     0.509     23.362      -         
ramsfraddr_N_7_mux_0                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIGG0RHJ2[0]                     OR3A       A        In      -         23.602      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIGG0RHJ2[0]                     OR3A       Y        Out     0.392     23.994      -         
ramsfraddr_e_1_iv_9[0]                                                            Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNI6TRKU7[0]                      OR2        A        In      -         24.234      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNI6TRKU7[0]                      OR2        Y        Out     0.379     24.613      -         
ramaddr_e[0]                                                                      Net        -        -       0.955     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI0KDNU7[0]         XOR2       A        In      -         25.568      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI0KDNU7[0]         XOR2       Y        Out     0.365     25.933      -         
un1_use_bypass_async_0                                                            Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI48BN5J2[0]        NOR3A      B        In      -         26.173      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI48BN5J2[0]        NOR3A      Y        Out     0.269     26.442      -         
un2_use_bypass_async_2                                                            Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIFGCHN62[1]      NOR3C      B        In      -         26.682      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIFGCHN62[1]      NOR3C      Y        Out     0.453     27.135      -         
ram_sfr_address_0_RNIFGCHN62[1]                                                   Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_oe_RNIS1GEOQ3                    OR2A       B        In      -         27.423      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_oe_RNIS1GEOQ3                    OR2A       Y        Out     0.483     27.906      -         
WEBP                                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0                    RAM4K9     BLKB     In      -         28.146      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 28.300 is 10.461(37.0%) logic and 17.840(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.572

    - Propagation time:                      27.812
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.241

    Number of logic level(s):                21
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[7] / D
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                   DFN1C0     Q        Out     0.550     0.550       -         
sfraddr_8051[5]                                                                   Net        -        -       1.842     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]           OR2        B        In      -         2.392       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]           OR2        Y        Out     0.483     2.875       -         
N_944                                                                             Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                NOR3B      C        In      -         3.938       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                NOR3B      Y        Out     0.365     4.303       -         
un3_stop_4_3                                                                      Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2A      A        In      -         4.591       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                  NOR2A      Y        Out     0.386     4.976       -         
un3_stop_4                                                                        Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                             NOR2B      B        In      -         5.579       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                             NOR2B      Y        Out     0.386     5.964       -         
acc_RNIPIAE1[1]                                                                   Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                             NOR3A      C        In      -         6.204       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                             NOR3A      Y        Out     0.479     6.683       -         
acc_RNIGMQB3[1]                                                                   Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                          AO1D       C        In      -         6.923       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                          AO1D       Y        Out     0.472     7.396       -         
d_N_12_mux                                                                        Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                          MX2        A        In      -         7.636       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                          MX2        Y        Out     0.432     8.068       -         
rst_o_RNICM24D                                                                    Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                   OA1A       C        In      -         9.131       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                   OA1A       Y        Out     0.302     9.434       -         
un1_m6_0_a3_0_0                                                                   Net        -        -       0.884     -           4         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                      OA1A       A        In      -         10.318      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                      OA1A       Y        Out     0.697     11.015      -         
N_136                                                                             Net        -        -       1.656     -           17        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5     AO1C       C        In      -         12.671      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5     AO1C       Y        Out     0.489     13.160      -         
DebugMemdataEnb_N_12_mux                                                          Net        -        -       1.724     -           19        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.OCIopcode_RNI6JSOI7[16]     MX2        S        In      -         14.884      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.OCIopcode_RNI6JSOI7[16]     MX2        Y        Out     0.358     15.242      -         
memdatai_8051[0]                                                                  Net        -        -       1.656     -           17        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0_0                         NOR2A      B        In      -         16.898      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0_0                         NOR2A      Y        Out     0.288     17.186      -         
un1_m1_e_0_0                                                                      Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m3_e_0_3                         NOR2B      B        In      -         17.474      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m3_e_0_3                         NOR2B      Y        Out     0.469     17.943      -         
ram_m3_e_0                                                                        Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un15_spdece_0_a3_3                   NOR2B      A        In      -         18.545      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un15_spdece_0_a3_3                   NOR2B      Y        Out     0.384     18.929      -         
un15_spdece_0_a3_3                                                                Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m1_e_3                           NOR2B      B        In      -         19.169      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m1_e_3                           NOR2B      Y        Out     0.469     19.638      -         
un15_spdece                                                                       Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un22_spdece                          OA1        A        In      -         20.701      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un22_spdece                          OA1        Y        Out     0.546     21.247      -         
un22_spdece                                                                       Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un4_spdece                           OR2        B        In      -         21.488      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un4_spdece                           OR2        Y        Out     0.483     21.970      -         
un4_spdece                                                                        Net        -        -       1.724     -           19        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNIL8MCDP3[7]        OR2A       A        In      -         23.694      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNIL8MCDP3[7]        OR2A       Y        Out     0.348     24.042      -         
N_958                                                                             Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNICTOEF62[7]        AO1        A        In      -         24.282      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNICTOEF62[7]        AO1        Y        Out     0.388     24.670      -         
N_942                                                                             Net        -        -       1.623     -           16        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNO_2[7]                          NOR3A      C        In      -         26.293      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNO_2[7]                          NOR3A      Y        Out     0.479     26.772      -         
N_921                                                                             Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNO[7]                            OR3        C        In      -         27.012      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNO[7]                            OR3        Y        Out     0.561     27.572      -         
sp_5[7]                                                                           Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp[7]                                DFN1C0     D        In      -         27.812      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 28.241 is 10.241(36.3%) logic and 17.999(63.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.154
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.846

    - Propagation time:                      28.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.197

    Number of logic level(s):                23
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0 / BLKB
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLKB

Instance / Net                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                     DFN1C0     Q        Out     0.550     0.550       -         
sfraddr_8051[5]                                                                     Net        -        -       1.842     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]             OR2        B        In      -         2.392       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]             OR2        Y        Out     0.483     2.875       -         
N_944                                                                               Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                  NOR3B      C        In      -         3.938       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                  NOR3B      Y        Out     0.365     4.303       -         
un3_stop_4_3                                                                        Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                    NOR2A      A        In      -         4.591       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                    NOR2A      Y        Out     0.386     4.976       -         
un3_stop_4                                                                          Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                               NOR2B      B        In      -         5.579       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                               NOR2B      Y        Out     0.386     5.964       -         
acc_RNIPIAE1[1]                                                                     Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                               NOR3A      C        In      -         6.204       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                               NOR3A      Y        Out     0.479     6.683       -         
acc_RNIGMQB3[1]                                                                     Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                            AO1D       C        In      -         6.923       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                            AO1D       Y        Out     0.472     7.396       -         
d_N_12_mux                                                                          Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                            MX2        A        In      -         7.636       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                            MX2        Y        Out     0.432     8.068       -         
rst_o_RNICM24D                                                                      Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                     OA1A       C        In      -         9.131       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                     OA1A       Y        Out     0.302     9.434       -         
un1_m6_0_a3_0_0                                                                     Net        -        -       0.884     -           4         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                        OA1A       A        In      -         10.318      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                        OA1A       Y        Out     0.697     11.015      -         
N_136                                                                               Net        -        -       1.656     -           17        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5       AO1C       C        In      -         12.671      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5       AO1C       Y        Out     0.489     13.160      -         
DebugMemdataEnb_N_12_mux                                                            Net        -        -       1.724     -           19        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.OCIopcode_RNIHT1PI7_0[19]     MX2        S        In      -         14.884      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.OCIopcode_RNIHT1PI7_0[19]     MX2        Y        Out     0.358     15.242      -         
memdatai_8051[3]                                                                    Net        -        -       1.778     -           21        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m2_e_1_0                           NOR2A      B        In      -         17.020      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m2_e_1_0                           NOR2A      Y        Out     0.288     17.308      -         
ram_m2_e_1_0                                                                        Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un21_spdece_4                          NOR2B      A        In      -         17.911      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un21_spdece_4                          NOR2B      Y        Out     0.384     18.295      -         
un21_spdece_4                                                                       Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0                             NOR2B      B        In      -         18.535      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0                             NOR2B      Y        Out     0.469     19.003      -         
un21_spdece                                                                         Net        -        -       1.246     -           9         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3_0                 NOR2A      B        In      -         20.250      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3_0                 NOR2A      Y        Out     0.304     20.553      -         
ramsfraddr_m3_0_a3_3_0                                                              Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3                   NOR3A      A        In      -         21.156      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3                   NOR3A      Y        Out     0.496     21.651      -         
ramsfraddr_N_4                                                                      Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIGUK72M[2]                        AO1D       B        In      -         22.714      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIGUK72M[2]                        AO1D       Y        Out     0.475     23.189      -         
ramsfraddr_e_0_iv_5[2]                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIAM4G6N[2]                        OR3        A        In      -         23.430      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIAM4G6N[2]                        OR3        Y        Out     0.365     23.794      -         
ramaddr_e[2]                                                                        Net        -        -       0.884     -           4         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI6FMI6N[2]           XOR2       A        In      -         24.678      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI6FMI6N[2]           XOR2       Y        Out     0.365     25.043      -         
un1_use_bypass_async_2                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIVRVLIJ[4]         XA1C       C        In      -         25.283      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIVRVLIJ[4]         XA1C       Y        Out     0.257     25.540      -         
un2_use_bypass_async_1                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIOHH24M1[1]        XA1A       C        In      -         25.780      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIOHH24M1[1]        XA1A       Y        Out     0.532     26.312      -         
un2_use_bypass_async_4                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIFGCHN62[1]        NOR3C      C        In      -         26.552      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIFGCHN62[1]        NOR3C      Y        Out     0.479     27.031      -         
ram_sfr_address_0_RNIFGCHN62[1]                                                     Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_oe_RNIS1GEOQ3                      OR2A       B        In      -         27.319      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_oe_RNIS1GEOQ3                      OR2A       Y        Out     0.483     27.802      -         
WEBP                                                                                Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0                      RAM4K9     BLKB     In      -         28.042      -         
================================================================================================================================================
Total path delay (propagation time + setup) of 28.197 is 10.449(37.1%) logic and 17.748(62.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.154
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.846

    - Propagation time:                      28.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -18.162

    Number of logic level(s):                23
    Starting point:                          sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5] / Q
    Ending point:                            sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0 / BLKB
    The start point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_50Mh_6Mh|GLA_inferred_clock [rising] on pin CLKB

Instance / Net                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address[5]                     DFN1C0     Q        Out     0.550     0.550       -         
sfraddr_8051[5]                                                                     Net        -        -       1.842     -           24        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]             OR2        B        In      -         2.392       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNITM35[4]             OR2        Y        Out     0.483     2.875       -         
N_944                                                                               Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                  NOR3B      C        In      -         3.938       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4_3                                  NOR3B      Y        Out     0.365     4.303       -         
un3_stop_4_3                                                                        Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                    NOR2A      A        In      -         4.591       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_PMU.un3_stop_4                                    NOR2A      Y        Out     0.386     4.976       -         
un3_stop_4                                                                          Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                               NOR2B      B        In      -         5.579       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIPIAE1[1]                               NOR2B      Y        Out     0.386     5.964       -         
acc_RNIPIAE1[1]                                                                     Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                               NOR3A      C        In      -         6.204       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_ALU.acc_RNIGMQB3[1]                               NOR3A      Y        Out     0.479     6.683       -         
acc_RNIGMQB3[1]                                                                     Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                            AO1D       C        In      -         6.923       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNIFOS16                            AO1D       Y        Out     0.472     7.396       -         
d_N_12_mux                                                                          Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                            MX2        A        In      -         7.636       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RSTCTRL.rst_o_RNICM24D                            MX2        Y        Out     0.432     8.068       -         
rst_o_RNICM24D                                                                      Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                     OA1A       C        In      -         9.131       -         
sys_0.CORE8051S_0.MAIN8051_inst.U_CLKCTRL.waitcount_RNIN56UD[2]                     OA1A       Y        Out     0.302     9.434       -         
un1_m6_0_a3_0_0                                                                     Net        -        -       0.884     -           4         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                        OA1A       A        In      -         10.318      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un1_m7                        OA1A       Y        Out     0.697     11.015      -         
N_136                                                                               Net        -        -       1.656     -           17        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5       AO1C       C        In      -         12.671      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.DebugReq_xhdl_RNI7BBRM5       AO1C       Y        Out     0.489     13.160      -         
DebugMemdataEnb_N_12_mux                                                            Net        -        -       1.724     -           19        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.OCIopcode_RNIHT1PI7_0[19]     MX2        S        In      -         14.884      -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.OCIopcode_RNIHT1PI7_0[19]     MX2        Y        Out     0.358     15.242      -         
memdatai_8051[3]                                                                    Net        -        -       1.778     -           21        
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m2_e_1_0                           NOR2A      B        In      -         17.020      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_m2_e_1_0                           NOR2A      Y        Out     0.288     17.308      -         
ram_m2_e_1_0                                                                        Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un21_spdece_4                          NOR2B      A        In      -         17.911      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un21_spdece_4                          NOR2B      Y        Out     0.384     18.295      -         
un21_spdece_4                                                                       Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0                             NOR2B      B        In      -         18.535      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.un1_m1_e_0                             NOR2B      Y        Out     0.469     19.003      -         
un21_spdece                                                                         Net        -        -       1.246     -           9         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3_0                 NOR2A      B        In      -         20.250      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3_0                 NOR2A      Y        Out     0.304     20.553      -         
ramsfraddr_m3_0_a3_3_0                                                              Net        -        -       0.602     -           3         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3                   NOR3A      A        In      -         21.156      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ramsfraddr_m3_0_a3_3                   NOR3A      Y        Out     0.496     21.651      -         
ramsfraddr_N_4                                                                      Net        -        -       1.063     -           6         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIAQFFAL1[0]                       OR3B       C        In      -         22.714      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIAQFFAL1[0]                       OR3B       Y        Out     0.509     23.223      -         
ramsfraddr_N_7_mux_0                                                                Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIGG0RHJ2[0]                       OR3A       A        In      -         23.463      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNIGG0RHJ2[0]                       OR3A       Y        Out     0.392     23.855      -         
ramsfraddr_e_1_iv_9[0]                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNI6TRKU7[0]                        OR2        A        In      -         24.095      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.sp_RNI6TRKU7[0]                        OR2        Y        Out     0.379     24.474      -         
ramaddr_e[0]                                                                        Net        -        -       0.955     -           5         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI0KDNU7[0]           XOR2       A        In      -         25.430      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI0KDNU7[0]           XOR2       Y        Out     0.365     25.794      -         
un1_use_bypass_async_0                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI48BN5J2[0]          NOR3A      B        In      -         26.034      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_RNI48BN5J2[0]          NOR3A      Y        Out     0.269     26.303      -         
un2_use_bypass_async_2                                                              Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIFGCHN62[1]        NOR3C      B        In      -         26.543      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_sfr_address_0_RNIFGCHN62[1]        NOR3C      Y        Out     0.453     26.996      -         
ram_sfr_address_0_RNIFGCHN62[1]                                                     Net        -        -       0.288     -           2         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_oe_RNIS1GEOQ3                      OR2A       B        In      -         27.284      -         
sys_0.CORE8051S_0.MAIN8051_inst.U_RAMSFRCTRL.ram_oe_RNIS1GEOQ3                      OR2A       Y        Out     0.483     27.767      -         
WEBP                                                                                Net        -        -       0.240     -           1         
sys_0.CORE8051S_0.intram_instt_ram\.internal_ram.RAM256X8_R0C0                      RAM4K9     BLKB     In      -         28.007      -         
================================================================================================================================================
Total path delay (propagation time + setup) of 28.162 is 10.343(36.7%) logic and 17.819(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtagu|udrck
====================================



Starting Points with Worst Slack
********************************

                                                                             Starting                                        Arrival           
Instance                                                                     Reference       Type         Pin     Net        Time        Slack 
                                                                             Clock                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7]     jtagu|udrck     DFN1E1C0     Q       IR[7]      0.550       -1.188
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5]     jtagu|udrck     DFN1E1C0     Q       IR[5]      0.550       -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[6]     jtagu|udrck     DFN1E1C0     Q       IR[6]      0.550       -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[0]     jtagu|udrck     DFN1E1C0     Q       IR[0]      0.550       1.321 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[1]     jtagu|udrck     DFN1E1P0     Q       IR[1]      0.550       1.425 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[0]          jtagu|udrck     DFN1C0       Q       JDO[0]     0.550       3.663 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[3]     jtagu|udrck     DFN1E1C0     Q       IR[3]      0.434       3.671 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[8]          jtagu|udrck     DFN1C0       Q       JDO[8]     0.550       3.870 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[6]          jtagu|udrck     DFN1C0       Q       JDO[6]     0.550       4.219 
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[7]          jtagu|udrck     DFN1C0       Q       JDO[7]     0.550       4.219 
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                         Required           
Instance                                                                 Reference       Type       Pin     Net           Time         Slack 
                                                                         Clock                                                               
---------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[8]      jtagu|udrck     DFN1C0     D       SR_29[8]      9.572        -1.188
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[9]      jtagu|udrck     DFN1C0     D       SR_29[9]      9.572        -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[10]     jtagu|udrck     DFN1C0     D       SR_29[10]     9.572        -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[11]     jtagu|udrck     DFN1C0     D       SR_29[11]     9.572        -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[12]     jtagu|udrck     DFN1C0     D       SR_29[12]     9.572        -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[13]     jtagu|udrck     DFN1C0     D       SR_29[13]     9.572        -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[14]     jtagu|udrck     DFN1C0     D       SR_29[14]     9.572        -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[15]     jtagu|udrck     DFN1C0     D       SR_29[15]     9.572        -1.166
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[20]     jtagu|udrck     DFN1C0     D       SR_29[20]     9.572        -0.564
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[21]     jtagu|udrck     DFN1C0     D       SR_29[21]     9.572        -0.564
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.572

    - Propagation time:                      10.760
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.188

    Number of logic level(s):                8
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[8] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7]                DFN1E1C0     Q        Out     0.550     0.550       -         
IR[7]                                                                                   Net          -        -       1.327     -           11        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         A        In      -         1.877       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI1J5S[7]        OR2A         Y        Out     0.348     2.225       -         
N_307                                                                                   Net          -        -       0.288     -           2         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI1JJ74       NOR3         C        In      -         2.513       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI1JJ74       NOR3         Y        Out     0.510     3.023       -         
N_113                                                                                   Net          -        -       0.884     -           4         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0M7A4_0[6]     NOR2A        A        In      -         3.907       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI0M7A4_0[6]     NOR2A        Y        Out     0.469     4.375       -         
N_118                                                                                   Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNILERC4_2[0]     NOR2B        B        In      -         5.599       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNILERC4_2[0]     NOR2B        Y        Out     0.469     6.068       -         
SR_4_sqmuxa                                                                             Net          -        -       1.758     -           20        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_8[8]               NOR2B        B        In      -         7.825       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_8[8]               NOR2B        Y        Out     0.469     8.294       -         
Trigger_m[8]                                                                            Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[8]               AO1          C        In      -         8.534       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[8]               AO1          Y        Out     0.472     9.006       -         
SR_29_1_iv_3[8]                                                                         Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[8]               AO1          C        In      -         9.246       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[8]               AO1          Y        Out     0.472     9.719       -         
SR_29_1_iv_5[8]                                                                         Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[8]                 OR3          C        In      -         9.959       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[8]                 OR3          Y        Out     0.561     10.520      -         
SR_29[8]                                                                                Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[8]                     DFN1C0       D        In      -         10.760      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 11.188 is 4.748(42.4%) logic and 6.441(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.572

    - Propagation time:                      10.738
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.166

    Number of logic level(s):                8
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[10] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5]               DFN1E1C0     Q        Out     0.550     0.550       -         
IR[5]                                                                                  Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un6_jxir_1                       NOR2B        A        In      -         1.774       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un6_jxir_1                       NOR2B        Y        Out     0.384     2.159       -         
un6_jxir_1                                                                             Net          -        -       1.063     -           6         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI06U3[7]       OR2B         A        In      -         3.222       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI06U3[7]       OR2B         Y        Out     0.384     3.606       -         
N_66                                                                                   Net          -        -       0.602     -           3         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0UBH_0     NOR2         A        In      -         4.208       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0UBH_0     NOR2         Y        Out     0.271     4.479       -         
N_119                                                                                  Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0ELN4      OR2          A        In      -         4.719       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0ELN4      OR2          Y        Out     0.379     5.098       -         
N_240_3                                                                                Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0C195      OR2          B        In      -         6.322       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0C195      OR2          Y        Out     0.483     6.805       -         
N_209                                                                                  Net          -        -       1.623     -           16        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[10]             NOR2B        B        In      -         8.428       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[10]             NOR2B        Y        Out     0.469     8.896       -         
SR_m_0[10]                                                                             Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[10]             OR3          C        In      -         9.136       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[10]             OR3          Y        Out     0.561     9.697       -         
SR_29_1_iv_4[10]                                                                       Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[10]               OR3          C        In      -         9.937       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[10]               OR3          Y        Out     0.561     10.498      -         
SR_29[10]                                                                              Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[10]                   DFN1C0       D        In      -         10.738      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 11.166 is 4.470(40.0%) logic and 6.696(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.572

    - Propagation time:                      10.738
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.166

    Number of logic level(s):                8
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[12] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5]               DFN1E1C0     Q        Out     0.550     0.550       -         
IR[5]                                                                                  Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un6_jxir_1                       NOR2B        A        In      -         1.774       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un6_jxir_1                       NOR2B        Y        Out     0.384     2.159       -         
un6_jxir_1                                                                             Net          -        -       1.063     -           6         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI06U3[7]       OR2B         A        In      -         3.222       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI06U3[7]       OR2B         Y        Out     0.384     3.606       -         
N_66                                                                                   Net          -        -       0.602     -           3         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0UBH_0     NOR2         A        In      -         4.208       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0UBH_0     NOR2         Y        Out     0.271     4.479       -         
N_119                                                                                  Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0ELN4      OR2          A        In      -         4.719       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0ELN4      OR2          Y        Out     0.379     5.098       -         
N_240_3                                                                                Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0C195      OR2          B        In      -         6.322       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0C195      OR2          Y        Out     0.483     6.805       -         
N_209                                                                                  Net          -        -       1.623     -           16        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[12]             NOR2B        B        In      -         8.428       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_6[12]             NOR2B        Y        Out     0.469     8.896       -         
SR_m_0[12]                                                                             Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[12]             OR3          C        In      -         9.136       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[12]             OR3          Y        Out     0.561     9.697       -         
SR_29_1_iv_4[12]                                                                       Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[12]               OR3          C        In      -         9.937       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[12]               OR3          Y        Out     0.561     10.498      -         
SR_29[12]                                                                              Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[12]                   DFN1C0       D        In      -         10.738      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 11.166 is 4.470(40.0%) logic and 6.696(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.572

    - Propagation time:                      10.738
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.166

    Number of logic level(s):                8
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[9] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5]               DFN1E1C0     Q        Out     0.550     0.550       -         
IR[5]                                                                                  Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un6_jxir_1                       NOR2B        A        In      -         1.774       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un6_jxir_1                       NOR2B        Y        Out     0.384     2.159       -         
un6_jxir_1                                                                             Net          -        -       1.063     -           6         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI06U3[7]       OR2B         A        In      -         3.222       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI06U3[7]       OR2B         Y        Out     0.384     3.606       -         
N_66                                                                                   Net          -        -       0.602     -           3         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0UBH_0     NOR2         A        In      -         4.208       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0UBH_0     NOR2         Y        Out     0.271     4.479       -         
N_119                                                                                  Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0ELN4      OR2          A        In      -         4.719       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0ELN4      OR2          Y        Out     0.379     5.098       -         
N_240_3                                                                                Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0C195      OR2          B        In      -         6.322       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0C195      OR2          Y        Out     0.483     6.805       -         
N_209                                                                                  Net          -        -       1.623     -           16        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_8[9]              NOR2B        B        In      -         8.428       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_8[9]              NOR2B        Y        Out     0.469     8.896       -         
SR_m_0[9]                                                                              Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[9]              OR3          C        In      -         9.136       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[9]              OR3          Y        Out     0.561     9.697       -         
SR_29_1_iv_5[9]                                                                        Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[9]                OR3          C        In      -         9.937       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[9]                OR3          Y        Out     0.561     10.498      -         
SR_29[9]                                                                               Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[9]                    DFN1C0       D        In      -         10.738      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 11.166 is 4.470(40.0%) logic and 6.696(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.572

    - Propagation time:                      10.738
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.166

    Number of logic level(s):                8
    Starting point:                          sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5] / Q
    Ending point:                            sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[15] / D
    The start point is clocked by            jtagu|udrck [rising] on pin CLK
    The end   point is clocked by            jtagu|udrck [rising] on pin CLK

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[5]               DFN1E1C0     Q        Out     0.550     0.550       -         
IR[5]                                                                                  Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un6_jxir_1                       NOR2B        A        In      -         1.774       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.xhdl_debug.un6_jxir_1                       NOR2B        Y        Out     0.384     2.159       -         
un6_jxir_1                                                                             Net          -        -       1.063     -           6         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI06U3[7]       OR2B         A        In      -         3.222       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl_RNI06U3[7]       OR2B         Y        Out     0.384     3.606       -         
N_66                                                                                   Net          -        -       0.602     -           3         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0UBH_0     NOR2         A        In      -         4.208       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0UBH_0     NOR2         Y        Out     0.271     4.479       -         
N_119                                                                                  Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0ELN4      OR2          A        In      -         4.719       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0ELN4      OR2          Y        Out     0.379     5.098       -         
N_240_3                                                                                Net          -        -       1.224     -           8         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0C195      OR2          B        In      -         6.322       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst_RNI0C195      OR2          Y        Out     0.483     6.805       -         
N_209                                                                                  Net          -        -       1.623     -           16        
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_8[15]             NOR2B        B        In      -         8.428       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_8[15]             NOR2B        Y        Out     0.469     8.896       -         
SR_m_0[15]                                                                             Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[15]             OR3          C        In      -         9.136       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO_2[15]             OR3          Y        Out     0.561     9.697       -         
SR_29_1_iv_4[15]                                                                       Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[15]               OR3          C        In      -         9.937       -         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR_RNO[15]               OR3          Y        Out     0.561     10.498      -         
SR_29[15]                                                                              Net          -        -       0.240     -           1         
sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.SR[15]                   DFN1C0       D        In      -         10.738      -         
=====================================================================================================================================================
Total path delay (propagation time + setup) of 11.166 is 4.470(40.0%) logic and 6.696(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 202MB peak: 240MB)


Finished timing report (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 202MB peak: 240MB)

--------------------------------------------------------------------------------
Target Part: M1AFS1500_FBGA484_-2
Report for cell top_8051.rtl
  Core Cell usage:
              cell count     area count*area
              AND2   102      1.0      102.0
             AND2A    18      1.0       18.0
              AND3    51      1.0       51.0
               AO1   464      1.0      464.0
              AO13    21      1.0       21.0
              AO17     1      1.0        1.0
              AO18    18      1.0       18.0
              AO1A   102      1.0      102.0
              AO1B    10      1.0       10.0
              AO1C    19      1.0       19.0
              AO1D    23      1.0       23.0
              AOI1    28      1.0       28.0
             AOI1A    35      1.0       35.0
             AOI1B    18      1.0       18.0
               AX1    15      1.0       15.0
              AX1A     5      1.0        5.0
              AX1B    12      1.0       12.0
              AX1C     6      1.0        6.0
              AX1D    46      1.0       46.0
              AX1E     1      1.0        1.0
             AXOI4     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     4      0.0        0.0
               GND    33      0.0        0.0
               INV    10      1.0       10.0
              MAJ3    10      1.0       10.0
              MIN3     6      1.0        6.0
               MX2  1008      1.0     1008.0
              MX2A   130      1.0      130.0
              MX2B    29      1.0       29.0
              MX2C   100      1.0      100.0
              NOR2   164      1.0      164.0
             NOR2A   624      1.0      624.0
             NOR2B  1126      1.0     1126.0
              NOR3   117      1.0      117.0
             NOR3A   220      1.0      220.0
             NOR3B   367      1.0      367.0
             NOR3C   219      1.0      219.0
               OA1   144      1.0      144.0
              OA1A    45      1.0       45.0
              OA1B    19      1.0       19.0
              OA1C    17      1.0       17.0
              OAI1     7      1.0        7.0
               OR2   284      1.0      284.0
              OR2A   150      1.0      150.0
              OR2B    36      1.0       36.0
               OR3   441      1.0      441.0
              OR3A    27      1.0       27.0
              OR3B    32      1.0       32.0
              OR3C     2      1.0        2.0
               PLL     1      0.0        0.0
             RCOSC     1      0.0        0.0
               VCC    33      0.0        0.0
               XA1    41      1.0       41.0
              XA1A    13      1.0       13.0
              XA1B     6      1.0        6.0
              XA1C    29      1.0       29.0
             XAI1A     2      1.0        2.0
             XNOR2   103      1.0      103.0
             XNOR3    12      1.0       12.0
               XO1    40      1.0       40.0
              XO1A     7      1.0        7.0
              XOR2   341      1.0      341.0
              XOR3    29      1.0       29.0


              DFI1     1      1.0        1.0
              DFN0     2      1.0        2.0
            DFN0P0     1      1.0        1.0
              DFN1     3      1.0        3.0
            DFN1C0   406      1.0      406.0
            DFN1E0     1      1.0        1.0
          DFN1E0C0    66      1.0       66.0
          DFN1E0P0    34      1.0       34.0
            DFN1E1   256      1.0      256.0
          DFN1E1C0   719      1.0      719.0
          DFN1E1P0    37      1.0       37.0
            DFN1P0    27      1.0       27.0
            RAM4K9     1      0.0        0.0
                   -----          ----------
             TOTAL  8582              8509.0


  IO Cell usage:
              cell count
             BIBUF     8
            CLKBUF     1
             INBUF     9
            OUTBUF    39
           TRIBUFF     8
             UJTAG     1
                   -----
             TOTAL    66


Core Cells         : 8509 of 38400 (22%)
IO Cells           : 66

  RAM/ROM Usage Summary
Block Rams : 1 of 60 (1%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 65MB peak: 240MB)

Process took 0h:00m:52s realtime, 0h:00m:51s cputime
# Mon May 02 15:03:24 2016

###########################################################]
