SCHM0102

HEADER
{
 FREEID 334
 VARIABLES
 {
  #ARCHITECTURE="ARH"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #ENTITY="BLACK_JACK"
  #LANGUAGE="VHDL"
  AUTHOR="arin"
  COMPANY="da"
  CREATIONDATE="14-May-18"
  SOURCE="C:\\Users\\USER\\Desktop\\BLACK_JACK\\BL_design\\src\\BLACK_JACK.vhd"
 }
 SYMBOL "BL_design" "CARD_MEM" "card_mem"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1526240745"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,160)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,121,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (170,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,103,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,70,275,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,92,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #NAME="CARD(0:3)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="GIVE_NEW"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ENABLE"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #NAME="VER_CARD(0:4)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "BL_design" "COMP_UNIT" "comp_unit"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,STD;\n"+
"use ieee.numeric_std.all,ieee.std_logic_1164.all,STD.STANDARD.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1526240781"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,280)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,53,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,64,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (77,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,134,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (196,110,235,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,92,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (196,150,235,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,90,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,90,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="END_RESULT"
      #NUMBER="0"
      #VHDL_TYPE="NATURAL"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EN1"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MASTER_RESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="END_GAME"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="P1S"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="P2S"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #NAME="S1(0:4)"
      #NUMBER="0"
      #VHDL_TYPE="UNSIGNED"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #NAME="S2(0:4)"
      #NUMBER="0"
      #VHDL_TYPE="UNSIGNED"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "BL_design" "HANDS_MEM" "hands_mem"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.numeric_std.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1526240786"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,320)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,125,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (155,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,125,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (210,70,275,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,151,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (210,110,275,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,51,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,51,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,92,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,79,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ENABLE_1"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="GIVE_AGAIN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ENABLE_2"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #NAME="S1(0:4)"
      #NUMBER="0"
      #VHDL_TYPE="UNSIGNED"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="0"
      #LENGTH="20"
      #NAME="IN_CARD(0:4)"
      #NUMBER="0"
      #VHDL_TYPE="UNSIGNED"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #NAME="S2(0:4)"
      #NUMBER="0"
      #VHDL_TYPE="UNSIGNED"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="P1"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="P2"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="TURN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "BL_design" "MOVE_MEM" "move_mem"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,STD;\n"+
"use ieee.std_logic_1164.all,STD.STANDARD.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1526240790"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,280)
    FREEID 20
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,108,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (126,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,40,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (186,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,51,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (181,110,235,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,51,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,92,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,39,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="G_OVER"
      #NUMBER="0"
      #VHDL_TYPE="INTEGER"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="END_GAME"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="N"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="GIVE"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="P1"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="TURN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="P2"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Y"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "BL_design" "RCG" "rcg"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1526240824"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,280)
    FREEID 16
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,125,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (147,30,295,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,125,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,145,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,140,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,196,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,92,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ENABLE_1"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="0"
      #LENGTH="20"
      #NAME="GEN_CARD(0:3)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ENABLE_2"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="GIVE_AGAIN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="GIVE_CARD"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="GIVE_NEW_CARD"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3121,1911)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library\tIEEE;\n"+
"use IEEE.STD_LOGIC_1164.all;\n"+
"use IEEE.numeric_std.all;"
   RECT (220,260,678,472)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  2, 0, 0
  {
   LABEL "Statement_1"
   TEXT "CC <= RG_CARD,\"0000\" after 3000 ms;\t\t\t"
   RECT (220,545,720,618)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  3, 0, 0
  {
   LABEL "Statement_2"
   TEXT "S1 <= STD_LOGIC_VECTOR(SUM1);\t\t\t"
   RECT (220,691,720,764)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  4, 0, 0
  {
   LABEL "Statement_3"
   TEXT "S2 <= STD_LOGIC_VECTOR(SUM2);\t\t\t"
   RECT (220,837,720,910)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="HANDS_MEM"
    #LIBRARY="BL_design"
    #REFERENCE="HANDS_MEM1"
    #SYMBOL="hands_mem"
   }
   COORD (1900,320)
   VERTEXES ( (12,60), (8,64), (4,69), (2,112), (6,116), (18,120), (10,124), (20,132), (16,140), (14,144) )
   PINPROP 0,"#PORTFUNCTION","unsigned"
  }
  INSTANCE  6, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="CARD_MEM"
    #LIBRARY="BL_design"
    #REFERENCE="CARD_MEM1"
    #SYMBOL="card_mem"
   }
   COORD (1420,360)
   VERTEXES ( (4,108), (8,128), (10,148), (2,176), (6,196) )
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="COMP_UNIT"
    #LIBRARY="BL_design"
    #REFERENCE="COMP_UNIT1"
    #SYMBOL="comp_unit"
   }
   COORD (1040,580)
   VERTEXES ( (8,156), (4,168), (12,184), (16,188), (2,212), (6,220), (10,224), (14,228), (20,232), (18,236) )
  }
  INSTANCE  8, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="E1"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (860,660)
   VERTEXES ( (2,216) )
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="RCG"
    #LIBRARY="BL_design"
    #REFERENCE="RCG1"
    #SYMBOL="rcg"
   }
   COORD (2380,240)
   VERTEXES ( (4,56), (8,68), (12,80), (2,84), (6,88), (10,92), (14,96) )
  }
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="E2"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (860,620)
   VERTEXES ( (2,208) )
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MOVE_MEM"
    #LIBRARY="BL_design"
    #REFERENCE="MOVE_MEM1"
    #SYMBOL="move_mem"
   }
   COORD (1420,580)
   VERTEXES ( (8,100), (4,104), (12,136), (16,152), (18,160), (2,172), (10,180), (14,192), (6,204) )
  }
  INSTANCE  12, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="GAME_RESULT"
    #SYMBOL="Output"
    #VHDL_TYPE="INTEGER"
   }
   COORD (2380,1040)
   VERTEXES ( (2,76) )
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="N"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (860,920)
   VERTEXES ( (2,200) )
  }
  INSTANCE  14, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="TURN"
    #SYMBOL="Output"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (2380,1100)
   VERTEXES ( (2,72) )
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="Y"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (860,980)
   VERTEXES ( (2,164) )
  }
  INSTANCE  16, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="CC(0:3)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2380,1160)
  }
  INSTANCE  17, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="S1(0:4)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2380,1220)
  }
  INSTANCE  18, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="S2(0:4)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (2380,1280)
  }
  TEXT  19, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1900,320,1900,320)
   ALIGN 8
   PARENT 5
  }
  TEXT  20, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1900,640,1900,640)
   PARENT 5
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1420,360,1420,360)
   ALIGN 8
   PARENT 6
  }
  TEXT  22, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1420,520,1420,520)
   PARENT 6
  }
  TEXT  23, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1040,580,1040,580)
   ALIGN 8
   PARENT 7
  }
  TEXT  24, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1040,860,1040,860)
   PARENT 7
  }
  TEXT  25, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (808,660,808,660)
   ALIGN 6
   PARENT 8
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2380,240,2380,240)
   ALIGN 8
   PARENT 9
  }
  TEXT  27, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2380,520,2380,520)
   PARENT 9
  }
  TEXT  28, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (808,620,808,620)
   ALIGN 6
   PARENT 10
  }
  TEXT  29, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1420,580,1420,580)
   ALIGN 8
   PARENT 11
  }
  TEXT  30, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1420,860,1420,860)
   PARENT 11
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2432,1040,2432,1040)
   ALIGN 4
   PARENT 12
  }
  TEXT  32, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (808,920,808,920)
   ALIGN 6
   PARENT 13
  }
  TEXT  33, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2432,1100,2432,1100)
   ALIGN 4
   PARENT 14
  }
  TEXT  34, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (808,980,808,980)
   ALIGN 6
   PARENT 15
  }
  TEXT  35, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2432,1160,2432,1160)
   ALIGN 4
   PARENT 16
  }
  TEXT  36, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2432,1220,2432,1220)
   ALIGN 4
   PARENT 17
  }
  TEXT  37, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2432,1280,2432,1280)
   ALIGN 4
   PARENT 18
  }
  NET WIRE  38, 0, 0
  {
   VARIABLES
   {
    #NAME="Y"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  39, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000\""
    #NAME="SUM2(0:4)"
    #VHDL_TYPE="unsigned"
   }
  }
  NET BUS  40, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000\""
    #NAME="SUM1(0:4)"
    #VHDL_TYPE="unsigned"
   }
  }
  NET BUS  41, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"0000\""
    #NAME="RG_CARD(0:3)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  42, 0, 0
  {
   VARIABLES
   {
    #NAME="N"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  43, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="GIVE_NC"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  44, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="GIVE_C"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  45, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="GIVE_AGAIN"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  46, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="END_GAME"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  47, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000\""
    #NAME="CURENT_CARD(0:4)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  48, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"00000\""
    #NAME="CURENT_CARD"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  49, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="0"
    #NAME="G_OVER"
    #VHDL_TYPE="INTEGER"
   }
  }
  NET WIRE  50, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="P1S"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  51, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="P2S"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  52, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="T"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  53, 0, 0
  {
   VARIABLES
   {
    #NAME="E1"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  54, 0, 0
  {
   VARIABLES
   {
    #NAME="E2"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  55, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="R"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  VTX  56, 0, 0
  {
   COORD (2700,280)
  }
  VTX  57, 0, 0
  {
   COORD (2720,280)
  }
  BUS  58, 0, 0
  {
   NET 41
   VTX 56, 57
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  59, 0, 1
  {
   TEXT "$#NAME"
   RECT (2710,280,2710,280)
   ALIGN 9
   PARENT 58
  }
  VTX  60, 0, 0
  {
   COORD (2200,440)
  }
  VTX  61, 0, 0
  {
   COORD (2220,440)
  }
  BUS  62, 0, 0
  {
   NET 39
   VTX 60, 61
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  63, 0, 1
  {
   TEXT "$#NAME"
   RECT (2210,440,2210,440)
   ALIGN 9
   PARENT 62
  }
  VTX  64, 0, 0
  {
   COORD (2200,400)
  }
  VTX  65, 0, 0
  {
   COORD (2240,400)
  }
  BUS  66, 0, 0
  {
   NET 40
   VTX 64, 65
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  67, 0, 1
  {
   TEXT "$#NAME"
   RECT (2220,400,2220,400)
   ALIGN 9
   PARENT 66
  }
  VTX  68, 0, 0
  {
   COORD (2380,360)
  }
  VTX  69, 0, 0
  {
   COORD (2200,360)
  }
  WIRE  70, 0, 0
  {
   NET 45
   VTX 68, 69
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  71, 0, 1
  {
   TEXT "$#NAME"
   RECT (2290,360,2290,360)
   ALIGN 9
   PARENT 70
  }
  VTX  72, 0, 0
  {
   COORD (2380,1100)
  }
  VTX  73, 0, 0
  {
   COORD (2260,1100)
  }
  WIRE  74, 0, 0
  {
   NET 52
   VTX 72, 73
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  75, 0, 1
  {
   TEXT "$#NAME"
   RECT (2320,1100,2320,1100)
   ALIGN 9
   PARENT 74
  }
  VTX  76, 0, 0
  {
   COORD (2380,1040)
  }
  VTX  77, 0, 0
  {
   COORD (2280,1040)
  }
  WIRE  78, 0, 0
  {
   NET 49
   VTX 76, 77
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  79, 0, 1
  {
   TEXT "$#NAME"
   RECT (2330,1040,2330,1040)
   ALIGN 9
   PARENT 78
  }
  VTX  80, 0, 0
  {
   COORD (2380,440)
  }
  VTX  81, 0, 0
  {
   COORD (2280,440)
  }
  WIRE  82, 0, 0
  {
   NET 43
   VTX 80, 81
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  83, 0, 1
  {
   TEXT "$#NAME"
   RECT (2330,440,2330,440)
   ALIGN 9
   PARENT 82
  }
  VTX  84, 0, 0
  {
   COORD (2380,280)
  }
  VTX  85, 0, 0
  {
   COORD (2300,280)
  }
  WIRE  86, 0, 0
  {
   NET 53
   VTX 84, 85
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  87, 0, 1
  {
   TEXT "$#NAME"
   RECT (2340,280,2340,280)
   ALIGN 9
   PARENT 86
  }
  VTX  88, 0, 0
  {
   COORD (2380,320)
  }
  VTX  89, 0, 0
  {
   COORD (2320,320)
  }
  WIRE  90, 0, 0
  {
   NET 54
   VTX 88, 89
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  91, 0, 1
  {
   TEXT "$#NAME"
   RECT (2350,320,2350,320)
   ALIGN 9
   PARENT 90
  }
  VTX  92, 0, 0
  {
   COORD (2380,400)
  }
  VTX  93, 0, 0
  {
   COORD (2340,400)
  }
  WIRE  94, 0, 0
  {
   NET 44
   VTX 92, 93
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  95, 0, 1
  {
   TEXT "$#NAME"
   RECT (2360,400,2360,400)
   ALIGN 9
   PARENT 94
  }
  VTX  96, 0, 0
  {
   COORD (2380,480)
  }
  VTX  97, 0, 0
  {
   COORD (2360,480)
  }
  WIRE  98, 0, 0
  {
   NET 55
   VTX 96, 97
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  99, 0, 1
  {
   TEXT "$#NAME"
   RECT (2370,480,2370,480)
   ALIGN 9
   PARENT 98
  }
  VTX  100, 0, 0
  {
   COORD (1680,660)
  }
  VTX  101, 0, 0
  {
   COORD (1740,660)
  }
  WIRE  102, 0, 0
  {
   NET 44
   VTX 100, 101
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  103, 0, 1
  {
   TEXT "$#NAME"
   RECT (1710,660,1710,660)
   ALIGN 9
   PARENT 102
  }
  VTX  104, 0, 0
  {
   COORD (1680,620)
  }
  VTX  105, 0, 0
  {
   COORD (1760,620)
  }
  WIRE  106, 0, 0
  {
   NET 46
   VTX 104, 105
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  107, 0, 1
  {
   TEXT "$#NAME"
   RECT (1720,620,1720,620)
   ALIGN 9
   PARENT 106
  }
  VTX  108, 0, 0
  {
   COORD (1720,400)
  }
  VTX  109, 0, 0
  {
   COORD (1760,400)
  }
  WIRE  110, 0, 0
  {
   NET 43
   VTX 108, 109
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  111, 0, 1
  {
   TEXT "$#NAME"
   RECT (1740,400,1740,400)
   ALIGN 9
   PARENT 110
  }
  VTX  112, 0, 0
  {
   COORD (1900,360)
  }
  VTX  113, 0, 0
  {
   COORD (1780,360)
  }
  WIRE  114, 0, 0
  {
   NET 53
   VTX 112, 113
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  115, 0, 1
  {
   TEXT "$#NAME"
   RECT (1840,360,1840,360)
   ALIGN 9
   PARENT 114
  }
  VTX  116, 0, 0
  {
   COORD (1900,400)
  }
  VTX  117, 0, 0
  {
   COORD (1800,400)
  }
  WIRE  118, 0, 0
  {
   NET 54
   VTX 116, 117
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  119, 0, 1
  {
   TEXT "$#NAME"
   RECT (1850,400,1850,400)
   ALIGN 9
   PARENT 118
  }
  VTX  120, 0, 0
  {
   COORD (1900,560)
  }
  VTX  121, 0, 0
  {
   COORD (1820,560)
  }
  WIRE  122, 0, 0
  {
   NET 55
   VTX 120, 121
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  123, 0, 1
  {
   TEXT "$#NAME"
   RECT (1860,560,1860,560)
   ALIGN 9
   PARENT 122
  }
  VTX  124, 0, 0
  {
   COORD (1900,440)
  }
  VTX  125, 0, 0
  {
   COORD (1840,440)
  }
  WIRE  126, 0, 0
  {
   NET 48
   VTX 124, 125
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  127, 0, 1
  {
   TEXT "$#NAME"
   RECT (1870,440,1870,440)
   ALIGN 9
   PARENT 126
  }
  VTX  128, 0, 0
  {
   COORD (1720,440)
  }
  VTX  129, 0, 0
  {
   COORD (1840,440)
  }
  BUS  130, 0, 0
  {
   NET 47
   VTX 128, 129
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  131, 0, 1
  {
   TEXT "$#NAME"
   RECT (1780,440,1780,440)
   ALIGN 9
   PARENT 130
  }
  VTX  132, 0, 0
  {
   COORD (1900,600)
  }
  VTX  133, 0, 0
  {
   COORD (1840,600)
  }
  WIRE  134, 0, 0
  {
   NET 52
   VTX 132, 133
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  135, 0, 1
  {
   TEXT "$#NAME"
   RECT (1870,600,1870,600)
   ALIGN 9
   PARENT 134
  }
  VTX  136, 0, 0
  {
   COORD (1680,700)
  }
  VTX  137, 0, 0
  {
   COORD (1840,700)
  }
  WIRE  138, 0, 0
  {
   NET 52
   VTX 136, 137
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  139, 0, 1
  {
   TEXT "$#NAME"
   RECT (1760,700,1760,700)
   ALIGN 9
   PARENT 138
  }
  VTX  140, 0, 0
  {
   COORD (1900,520)
  }
  VTX  141, 0, 0
  {
   COORD (1860,520)
  }
  WIRE  142, 0, 0
  {
   NET 51
   VTX 140, 141
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  143, 0, 1
  {
   TEXT "$#NAME"
   RECT (1880,520,1880,520)
   ALIGN 9
   PARENT 142
  }
  VTX  144, 0, 0
  {
   COORD (1900,480)
  }
  VTX  145, 0, 0
  {
   COORD (1880,480)
  }
  WIRE  146, 0, 0
  {
   NET 50
   VTX 144, 145
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  147, 0, 1
  {
   TEXT "$#NAME"
   RECT (1890,480,1890,480)
   ALIGN 9
   PARENT 146
  }
  VTX  148, 0, 0
  {
   COORD (1420,480)
  }
  VTX  149, 0, 0
  {
   COORD (1320,480)
  }
  WIRE  150, 0, 0
  {
   NET 55
   VTX 148, 149
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  151, 0, 1
  {
   TEXT "$#NAME"
   RECT (1370,480,1370,480)
   ALIGN 9
   PARENT 150
  }
  VTX  152, 0, 0
  {
   COORD (1420,780)
  }
  VTX  153, 0, 0
  {
   COORD (1320,780)
  }
  WIRE  154, 0, 0
  {
   NET 55
   VTX 152, 153
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  155, 0, 1
  {
   TEXT "$#NAME"
   RECT (1370,780,1370,780)
   ALIGN 9
   PARENT 154
  }
  VTX  156, 0, 0
  {
   COORD (1300,660)
  }
  VTX  157, 0, 0
  {
   COORD (1320,660)
  }
  WIRE  158, 0, 0
  {
   NET 55
   VTX 156, 157
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  159, 0, 1
  {
   TEXT "$#NAME"
   RECT (1310,660,1310,660)
   ALIGN 9
   PARENT 158
  }
  VTX  160, 0, 0
  {
   COORD (1420,820)
  }
  VTX  161, 0, 0
  {
   COORD (1320,820)
  }
  WIRE  162, 0, 0
  {
   NET 38
   VTX 160, 161
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  163, 0, 1
  {
   TEXT "$#NAME"
   RECT (1370,820,1370,820)
   ALIGN 9
   PARENT 162
  }
  VTX  164, 0, 0
  {
   COORD (860,980)
  }
  VTX  165, 0, 0
  {
   COORD (1320,980)
  }
  WIRE  166, 0, 0
  {
   NET 38
   VTX 164, 165
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  167, 0, 1
  {
   TEXT "$#NAME"
   RECT (1090,980,1090,980)
   ALIGN 9
   PARENT 166
  }
  VTX  168, 0, 0
  {
   COORD (1300,620)
  }
  VTX  169, 0, 0
  {
   COORD (1340,620)
  }
  WIRE  170, 0, 0
  {
   NET 49
   VTX 168, 169
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  171, 0, 1
  {
   TEXT "$#NAME"
   RECT (1320,620,1320,620)
   ALIGN 9
   PARENT 170
  }
  VTX  172, 0, 0
  {
   COORD (1420,620)
  }
  VTX  173, 0, 0
  {
   COORD (1340,620)
  }
  WIRE  174, 0, 0
  {
   NET 49
   VTX 172, 173
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  175, 0, 1
  {
   TEXT "$#NAME"
   RECT (1380,620,1380,620)
   ALIGN 9
   PARENT 174
  }
  VTX  176, 0, 0
  {
   COORD (1420,400)
  }
  VTX  177, 0, 0
  {
   COORD (1340,400)
  }
  BUS  178, 0, 0
  {
   NET 41
   VTX 176, 177
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  179, 0, 1
  {
   TEXT "$#NAME"
   RECT (1380,400,1380,400)
   ALIGN 9
   PARENT 178
  }
  VTX  180, 0, 0
  {
   COORD (1420,700)
  }
  VTX  181, 0, 0
  {
   COORD (1360,700)
  }
  WIRE  182, 0, 0
  {
   NET 50
   VTX 180, 181
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  183, 0, 1
  {
   TEXT "$#NAME"
   RECT (1390,700,1390,700)
   ALIGN 9
   PARENT 182
  }
  VTX  184, 0, 0
  {
   COORD (1300,700)
  }
  VTX  185, 0, 0
  {
   COORD (1360,700)
  }
  WIRE  186, 0, 0
  {
   NET 50
   VTX 184, 185
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  187, 0, 1
  {
   TEXT "$#NAME"
   RECT (1330,700,1330,700)
   ALIGN 9
   PARENT 186
  }
  VTX  188, 0, 0
  {
   COORD (1300,740)
  }
  VTX  189, 0, 0
  {
   COORD (1380,740)
  }
  WIRE  190, 0, 0
  {
   NET 51
   VTX 188, 189
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  191, 0, 1
  {
   TEXT "$#NAME"
   RECT (1340,740,1340,740)
   ALIGN 9
   PARENT 190
  }
  VTX  192, 0, 0
  {
   COORD (1420,740)
  }
  VTX  193, 0, 0
  {
   COORD (1380,740)
  }
  WIRE  194, 0, 0
  {
   NET 51
   VTX 192, 193
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  195, 0, 1
  {
   TEXT "$#NAME"
   RECT (1400,740,1400,740)
   ALIGN 9
   PARENT 194
  }
  VTX  196, 0, 0
  {
   COORD (1420,440)
  }
  VTX  197, 0, 0
  {
   COORD (1400,440)
  }
  WIRE  198, 0, 0
  {
   NET 54
   VTX 196, 197
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  199, 0, 1
  {
   TEXT "$#NAME"
   RECT (1410,440,1410,440)
   ALIGN 9
   PARENT 198
  }
  VTX  200, 0, 0
  {
   COORD (860,920)
  }
  VTX  201, 0, 0
  {
   COORD (1400,920)
  }
  WIRE  202, 0, 0
  {
   NET 42
   VTX 200, 201
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  203, 0, 1
  {
   TEXT "$#NAME"
   RECT (1130,920,1130,920)
   ALIGN 9
   PARENT 202
  }
  VTX  204, 0, 0
  {
   COORD (1420,660)
  }
  VTX  205, 0, 0
  {
   COORD (1400,660)
  }
  WIRE  206, 0, 0
  {
   NET 42
   VTX 204, 205
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  207, 0, 1
  {
   TEXT "$#NAME"
   RECT (1410,660,1410,660)
   ALIGN 9
   PARENT 206
  }
  VTX  208, 0, 0
  {
   COORD (860,620)
  }
  VTX  209, 0, 0
  {
   COORD (920,620)
  }
  WIRE  210, 0, 0
  {
   NET 54
   VTX 208, 209
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  211, 0, 1
  {
   TEXT "$#NAME"
   RECT (890,620,890,620)
   ALIGN 9
   PARENT 210
  }
  VTX  212, 0, 0
  {
   COORD (1040,620)
  }
  VTX  213, 0, 0
  {
   COORD (920,620)
  }
  WIRE  214, 0, 0
  {
   NET 54
   VTX 212, 213
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  215, 0, 1
  {
   TEXT "$#NAME"
   RECT (980,620,980,620)
   ALIGN 9
   PARENT 214
  }
  VTX  216, 0, 0
  {
   COORD (860,660)
  }
  VTX  217, 0, 0
  {
   COORD (940,660)
  }
  WIRE  218, 0, 0
  {
   NET 53
   VTX 216, 217
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  219, 0, 1
  {
   TEXT "$#NAME"
   RECT (900,660,900,660)
   ALIGN 9
   PARENT 218
  }
  VTX  220, 0, 0
  {
   COORD (1040,660)
  }
  VTX  221, 0, 0
  {
   COORD (940,660)
  }
  WIRE  222, 0, 0
  {
   NET 53
   VTX 220, 221
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  223, 0, 1
  {
   TEXT "$#NAME"
   RECT (990,660,990,660)
   ALIGN 9
   PARENT 222
  }
  VTX  224, 0, 0
  {
   COORD (1040,700)
  }
  VTX  225, 0, 0
  {
   COORD (960,700)
  }
  WIRE  226, 0, 0
  {
   NET 46
   VTX 224, 225
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  227, 0, 1
  {
   TEXT "$#NAME"
   RECT (1000,700,1000,700)
   ALIGN 9
   PARENT 226
  }
  VTX  228, 0, 0
  {
   COORD (1040,740)
  }
  VTX  229, 0, 0
  {
   COORD (980,740)
  }
  WIRE  230, 0, 0
  {
   NET 55
   VTX 228, 229
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  231, 0, 1
  {
   TEXT "$#NAME"
   RECT (1010,740,1010,740)
   ALIGN 9
   PARENT 230
  }
  VTX  232, 0, 0
  {
   COORD (1040,820)
  }
  VTX  233, 0, 0
  {
   COORD (1000,820)
  }
  BUS  234, 0, 0
  {
   NET 39
   VTX 232, 233
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  235, 0, 1
  {
   TEXT "$#NAME"
   RECT (1020,820,1020,820)
   ALIGN 9
   PARENT 234
  }
  VTX  236, 0, 0
  {
   COORD (1040,780)
  }
  VTX  237, 0, 0
  {
   COORD (1020,780)
  }
  BUS  238, 0, 0
  {
   NET 40
   VTX 236, 237
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  239, 0, 1
  {
   TEXT "$#NAME"
   RECT (1030,780,1030,780)
   ALIGN 9
   PARENT 238
  }
  VTX  240, 0, 0
  {
   COORD (2220,300)
  }
  VTX  241, 0, 0
  {
   COORD (1000,300)
  }
  VTX  242, 0, 0
  {
   COORD (2240,280)
  }
  VTX  243, 0, 0
  {
   COORD (1020,280)
  }
  VTX  244, 0, 0
  {
   COORD (2720,220)
  }
  VTX  245, 0, 0
  {
   COORD (1340,220)
  }
  VTX  246, 0, 0
  {
   COORD (2280,260)
  }
  VTX  247, 0, 0
  {
   COORD (1760,260)
  }
  VTX  248, 0, 0
  {
   COORD (2340,660)
  }
  VTX  249, 0, 0
  {
   COORD (1760,560)
  }
  VTX  250, 0, 0
  {
   COORD (960,560)
  }
  VTX  251, 0, 0
  {
   COORD (1340,1040)
  }
  VTX  252, 0, 0
  {
   COORD (1880,540)
  }
  VTX  253, 0, 0
  {
   COORD (1360,540)
  }
  VTX  254, 0, 0
  {
   COORD (1860,340)
  }
  VTX  255, 0, 0
  {
   COORD (1380,340)
  }
  VTX  256, 0, 0
  {
   COORD (1840,1100)
  }
  VTX  257, 0, 0
  {
   COORD (2300,240)
  }
  VTX  258, 0, 0
  {
   COORD (1780,240)
  }
  VTX  259, 0, 0
  {
   COORD (1780,320)
  }
  VTX  260, 0, 0
  {
   COORD (940,320)
  }
  VTX  261, 0, 0
  {
   COORD (2320,200)
  }
  VTX  262, 0, 0
  {
   COORD (1800,200)
  }
  VTX  263, 0, 0
  {
   COORD (1800,240)
  }
  VTX  264, 0, 0
  {
   COORD (1400,240)
  }
  VTX  265, 0, 0
  {
   COORD (920,440)
  }
  VTX  266, 0, 0
  {
   COORD (2360,680)
  }
  VTX  267, 0, 0
  {
   COORD (1820,680)
  }
  VTX  268, 0, 0
  {
   COORD (1820,200)
  }
  VTX  269, 0, 0
  {
   COORD (1320,200)
  }
  VTX  270, 0, 0
  {
   COORD (980,480)
  }
  BUS  271, 0, 0
  {
   NET 39
   VTX 240, 241
  }
  BUS  272, 0, 0
  {
   NET 40
   VTX 242, 243
  }
  BUS  273, 0, 0
  {
   NET 41
   VTX 244, 245
  }
  WIRE  274, 0, 0
  {
   NET 43
   VTX 246, 247
  }
  WIRE  275, 0, 0
  {
   NET 44
   VTX 248, 101
  }
  WIRE  276, 0, 0
  {
   NET 46
   VTX 249, 250
  }
  WIRE  277, 0, 0
  {
   NET 49
   VTX 77, 251
  }
  WIRE  278, 0, 0
  {
   NET 50
   VTX 252, 253
  }
  WIRE  279, 0, 0
  {
   NET 51
   VTX 254, 255
  }
  WIRE  280, 0, 0
  {
   NET 52
   VTX 73, 256
  }
  WIRE  281, 0, 0
  {
   NET 53
   VTX 257, 258
  }
  WIRE  282, 0, 0
  {
   NET 53
   VTX 259, 260
  }
  WIRE  283, 0, 0
  {
   NET 54
   VTX 261, 262
  }
  WIRE  284, 0, 0
  {
   NET 54
   VTX 263, 264
  }
  WIRE  285, 0, 0
  {
   NET 54
   VTX 197, 265
  }
  WIRE  286, 0, 0
  {
   NET 55
   VTX 266, 267
  }
  WIRE  287, 0, 0
  {
   NET 55
   VTX 268, 269
  }
  WIRE  288, 0, 0
  {
   NET 55
   VTX 149, 270
  }
  WIRE  289, 0, 0
  {
   NET 38
   VTX 161, 165
  }
  BUS  290, 0, 0
  {
   NET 39
   VTX 240, 61
  }
  BUS  291, 0, 0
  {
   NET 39
   VTX 241, 233
  }
  BUS  292, 0, 0
  {
   NET 40
   VTX 242, 65
  }
  BUS  293, 0, 0
  {
   NET 40
   VTX 243, 237
  }
  BUS  294, 0, 0
  {
   NET 41
   VTX 244, 57
  }
  BUS  295, 0, 0
  {
   NET 41
   VTX 245, 177
  }
  WIRE  296, 0, 0
  {
   NET 42
   VTX 205, 201
  }
  WIRE  297, 0, 0
  {
   NET 43
   VTX 246, 81
  }
  WIRE  298, 0, 0
  {
   NET 43
   VTX 247, 109
  }
  WIRE  299, 0, 0
  {
   NET 44
   VTX 93, 248
  }
  WIRE  300, 0, 0
  {
   NET 46
   VTX 249, 105
  }
  WIRE  301, 0, 0
  {
   NET 46
   VTX 250, 225
  }
  VTX  302, 0, 0
  {
   COORD (1840,430)
  }
  VTX  303, 0, 0
  {
   COORD (1840,450)
  }
  BUS  304, 0, 0
  {
   NET 47
   VTX 302, 129
  }
  BUS  305, 0, 0
  {
   NET 47
   VTX 129, 303
   BUSTAPS ( 125 )
  }
  WIRE  306, 0, 0
  {
   NET 49
   VTX 169, 173
  }
  WIRE  307, 0, 0
  {
   NET 49
   VTX 173, 251
  }
  WIRE  308, 0, 0
  {
   NET 50
   VTX 145, 252
  }
  WIRE  309, 0, 0
  {
   NET 50
   VTX 253, 181
  }
  WIRE  310, 0, 0
  {
   NET 50
   VTX 181, 185
  }
  WIRE  311, 0, 0
  {
   NET 51
   VTX 254, 141
  }
  WIRE  312, 0, 0
  {
   NET 51
   VTX 255, 189
  }
  WIRE  313, 0, 0
  {
   NET 51
   VTX 189, 193
  }
  WIRE  314, 0, 0
  {
   NET 52
   VTX 133, 137
  }
  WIRE  315, 0, 0
  {
   NET 52
   VTX 137, 256
  }
  WIRE  316, 0, 0
  {
   NET 53
   VTX 257, 85
  }
  WIRE  317, 0, 0
  {
   NET 53
   VTX 258, 259
  }
  WIRE  318, 0, 0
  {
   NET 53
   VTX 259, 113
  }
  WIRE  319, 0, 0
  {
   NET 53
   VTX 260, 217
  }
  WIRE  320, 0, 0
  {
   NET 53
   VTX 217, 221
  }
  WIRE  321, 0, 0
  {
   NET 54
   VTX 261, 89
  }
  WIRE  322, 0, 0
  {
   NET 54
   VTX 262, 263
  }
  WIRE  323, 0, 0
  {
   NET 54
   VTX 263, 117
  }
  WIRE  324, 0, 0
  {
   NET 54
   VTX 264, 197
  }
  WIRE  325, 0, 0
  {
   NET 54
   VTX 265, 209
  }
  WIRE  326, 0, 0
  {
   NET 54
   VTX 209, 213
  }
  WIRE  327, 0, 0
  {
   NET 55
   VTX 97, 266
  }
  WIRE  328, 0, 0
  {
   NET 55
   VTX 268, 121
  }
  WIRE  329, 0, 0
  {
   NET 55
   VTX 121, 267
  }
  WIRE  330, 0, 0
  {
   NET 55
   VTX 269, 149
  }
  WIRE  331, 0, 0
  {
   NET 55
   VTX 149, 157
  }
  WIRE  332, 0, 0
  {
   NET 55
   VTX 157, 153
  }
  WIRE  333, 0, 0
  {
   NET 55
   VTX 270, 229
  }
 }
 
}

