// Seed: 2326077096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  assign module_1.id_7 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri0 id_8,
    output tri1 id_9
);
  wire id_11;
  assign id_9 = 1;
  wire id_12;
  specify
    (id_13 => id_14) = (id_13  : 1  : 1, 1);
    (id_15 => id_16) = (1);
    specparam id_17 = 1;
  endspecify
  module_0 modCall_1 (
      id_14,
      id_12,
      id_14,
      id_17,
      id_16,
      id_15,
      id_14
  );
endmodule
