// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "11/24/2019 13:50:16"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CTL2000 (
	teste,
	teste2,
	pinin,
	pinout,
	clk,
	rst);
output 	[7:0] teste;
output 	[15:0] teste2;
input 	[7:0] pinin;
output 	[7:0] pinout;
input 	clk;
input 	rst;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \datapath|mux5E1|Mux0~0_combout ;
wire \datapath|mux5E1|Mux1~0_combout ;
wire \datapath|mux5E1|Mux2~0_combout ;
wire \datapath|mux5E1|Mux3~0_combout ;
wire \datapath|mux5E1|Mux4~0_combout ;
wire \datapath|mux5E1|Mux5~0_combout ;
wire \datapath|mux5E1|Mux6~0_combout ;
wire \datapath|mux5E1|Mux7~0_combout ;
wire \datapath|compa|Equal0~0_combout ;
wire \control|WideOr1~0_combout ;
wire \control|Selector32~0_combout ;
wire \control|pstate.exe_addi~regout ;
wire \control|Selector29~0_combout ;
wire \datapath|mux5|Mux0~1_combout ;
wire \datapath|mux5|Mux1~1_combout ;
wire \datapath|mux5|Mux2~1_combout ;
wire \datapath|mux5|Mux3~1_combout ;
wire \datapath|mux5|Mux4~1_combout ;
wire \datapath|mux5|Mux5~1_combout ;
wire \datapath|mux5|Mux6~1_combout ;
wire \datapath|mux5|Mux7~1_combout ;
wire \control|Selector33~3_combout ;
wire \control|Selector33~4_combout ;
wire \control|Selector34~0_combout ;
wire \control|state.exe_addi~1_combout ;
wire \control|mem_adr~0_combout ;
wire \control|Selector35~0_combout ;
wire \control|R3_ld~combout ;
wire \control|wren~combout ;
wire \rst~combout ;
wire \control|pstate.fetch~regout ;
wire \control|pstate.decode~regout ;
wire \clk~combout ;
wire \datapath|pcounter|addr_tmp[0]~10_combout ;
wire \datapath|pcounter|addr_tmp[0]~11 ;
wire \datapath|pcounter|addr_tmp[1]~12_combout ;
wire \datapath|pcounter|addr_tmp[1]~13 ;
wire \datapath|pcounter|addr_tmp[2]~14_combout ;
wire \datapath|pcounter|addr_tmp[2]~15 ;
wire \datapath|pcounter|addr_tmp[3]~16_combout ;
wire \datapath|pcounter|addr_tmp[3]~17 ;
wire \datapath|pcounter|addr_tmp[4]~18_combout ;
wire \datapath|pcounter|addr_tmp[4]~19 ;
wire \datapath|pcounter|addr_tmp[5]~20_combout ;
wire \datapath|pcounter|addr_tmp[5]~21 ;
wire \datapath|pcounter|addr_tmp[6]~22_combout ;
wire \datapath|pcounter|addr_tmp[6]~23 ;
wire \datapath|pcounter|addr_tmp[7]~24_combout ;
wire \datapath|pcounter|addr_tmp[7]~25 ;
wire \datapath|pcounter|addr_tmp[8]~26_combout ;
wire \datapath|pcounter|addr_tmp[8]~27 ;
wire \datapath|pcounter|addr_tmp[9]~28_combout ;
wire \control|state.exe_cjmp~0_combout ;
wire \control|state.exe_jmph~0_combout ;
wire \control|pstate.exe_jmph~regout ;
wire \control|state.exe_ld~1_combout ;
wire \control|pstate.exe_ld~regout ;
wire \control|alu_sel[3]~0_combout ;
wire \control|state.exe_addi~0_combout ;
wire \control|state.exe_inot~0_combout ;
wire \control|pstate.exe_inot~regout ;
wire \control|state.exe_ixor~0_combout ;
wire \control|pstate.exe_ixor~regout ;
wire \control|WideOr5~1_combout ;
wire \control|Selector30~0_combout ;
wire \control|state.exe_ld~0_combout ;
wire \control|state.exe_mov~0_combout ;
wire \control|pstate.exe_mov~regout ;
wire \datapath|mux5|Mux5~2_combout ;
wire \control|pstate.reset~regout ;
wire \control|R1_ld~0_combout ;
wire \control|state.exe_pinin~0_combout ;
wire \control|pstate.exe_pinin~regout ;
wire \control|state.exe_pinout~0_combout ;
wire \control|state.exe_pinout~1_combout ;
wire \control|pstate.exe_pinout~regout ;
wire \control|Selector33~0_combout ;
wire \control|state.exe_goto~0_combout ;
wire \control|pstate.exe_goto~regout ;
wire \control|state.exe_movi~0_combout ;
wire \control|pstate.exe_movi~regout ;
wire \control|state.exe_cmp~0_combout ;
wire \control|pstate.exe_cmp~regout ;
wire \control|Selector33~1_combout ;
wire \control|Selector33~2_combout ;
wire \control|Equal23~1_combout ;
wire \control|Selector34~1_combout ;
wire \control|R2_ld~combout ;
wire \control|state.exe_st~0_combout ;
wire \control|pstate.exe_st~regout ;
wire \control|Selector2~0_combout ;
wire \control|Selector29~1_combout ;
wire \datapath|mux5E2|Mux0~0_combout ;
wire \control|Selector8~0_combout ;
wire \control|Equal23~0_combout ;
wire \control|Selector35~1_combout ;
wire \control|R1_ld~combout ;
wire \control|Selector3~0_combout ;
wire \datapath|mux5E2|Mux5~0_combout ;
wire \datapath|mux5E2|Mux5~1_combout ;
wire \datapath|mux5E2|Mux5~combout ;
wire \control|state.exe_subi~0_combout ;
wire \control|pstate.exe_subi~regout ;
wire \control|state.exe_iand~0_combout ;
wire \control|pstate.exe_iand~regout ;
wire \control|state.exe_ior~0_combout ;
wire \control|pstate.exe_ior~regout ;
wire \control|WideOr5~0_combout ;
wire \control|Selector28~0_combout ;
wire \datapath|mux5E1|Mux5~1_combout ;
wire \datapath|mux5E2|Mux4~0_combout ;
wire \datapath|mux5E2|Mux4~1_combout ;
wire \datapath|mux5E2|Mux4~combout ;
wire \datapath|mux5|Mux4~2_combout ;
wire \datapath|mux5E1|Mux4~1_combout ;
wire \datapath|compa|Equal0~1_combout ;
wire \datapath|mux5|Mux3~2_combout ;
wire \datapath|mux5E2|Mux3~0_combout ;
wire \datapath|mux5E2|Mux3~1_combout ;
wire \datapath|mux5E2|Mux3~combout ;
wire \datapath|mux5E1|Mux3~1_combout ;
wire \datapath|mux5E2|Mux2~0_combout ;
wire \datapath|mux5E2|Mux2~1_combout ;
wire \datapath|mux5E2|Mux2~combout ;
wire \datapath|mux5|Mux2~2_combout ;
wire \datapath|mux5E1|Mux2~1_combout ;
wire \datapath|compa|Equal0~2_combout ;
wire \datapath|mux5|Mux1~2_combout ;
wire \datapath|mux5E2|Mux1~0_combout ;
wire \datapath|mux5E2|Mux1~1_combout ;
wire \datapath|mux5E2|Mux1~combout ;
wire \datapath|mux5E1|Mux1~1_combout ;
wire \datapath|mux5E2|Mux0~1_combout ;
wire \datapath|mux5E2|Mux0~2_combout ;
wire \datapath|mux5E2|Mux0~combout ;
wire \datapath|mux5|Mux0~2_combout ;
wire \datapath|mux5E1|Mux0~1_combout ;
wire \datapath|compa|Equal0~3_combout ;
wire \datapath|compa|Equal0~4_combout ;
wire \datapath|mux5|Mux6~2_combout ;
wire \datapath|mux5E2|Mux6~0_combout ;
wire \datapath|mux5E2|Mux6~1_combout ;
wire \datapath|mux5E2|Mux6~combout ;
wire \datapath|mux5|Mux7~2_combout ;
wire \datapath|mux5E2|Mux7~0_combout ;
wire \datapath|mux5E2|Mux7~1_combout ;
wire \datapath|mux5E2|Mux7~combout ;
wire \datapath|compa|LessThan1~1_cout ;
wire \datapath|compa|LessThan1~3_cout ;
wire \datapath|compa|LessThan1~5_cout ;
wire \datapath|compa|LessThan1~7_cout ;
wire \datapath|compa|LessThan1~9_cout ;
wire \datapath|compa|LessThan1~11_cout ;
wire \datapath|compa|LessThan1~13_cout ;
wire \datapath|compa|LessThan1~14_combout ;
wire \control|Selector15~0_combout ;
wire \control|state.exe_jmpl~0_combout ;
wire \control|pstate.exe_jmpl~regout ;
wire \control|Selector15~1_combout ;
wire \datapath|mux5E1|Mux6~1_combout ;
wire \datapath|mux5E1|Mux7~1_combout ;
wire \datapath|compa|LessThan0~1_cout ;
wire \datapath|compa|LessThan0~3_cout ;
wire \datapath|compa|LessThan0~5_cout ;
wire \datapath|compa|LessThan0~7_cout ;
wire \datapath|compa|LessThan0~9_cout ;
wire \datapath|compa|LessThan0~11_cout ;
wire \datapath|compa|LessThan0~13_cout ;
wire \datapath|compa|LessThan0~14_combout ;
wire \control|Selector15~2_combout ;
wire \control|state.exe_cjmp~1_combout ;
wire \control|pstate.exe_cjmp~regout ;
wire \control|Selector32~1_combout ;
wire \control|Selector32~2_combout ;
wire \control|Selector32~3_combout ;
wire \control|Selector32~4_combout ;
wire \control|sel_mux_pc~combout ;
wire \control|Selector16~0_combout ;
wire \control|Selector16~1_combout ;
wire \control|Selector16~2_combout ;
wire [15:0] \datapath|pmem|altsyncram_component|auto_generated|q_a ;
wire [7:0] \control|mem_adr ;
wire [7:0] \datapath|R1|data_out ;
wire [2:0] \control|sel_5e1 ;
wire [9:0] \control|mux2_in1 ;
wire [2:0] \control|sel_mux5 ;
wire [15:0] \datapath|IR|data_out ;
wire [2:0] \control|sel_5e2 ;
wire [9:0] \datapath|pcounter|addr_tmp ;
wire [7:0] \datapath|R3|data_out ;
wire [7:0] \datapath|R2|data_out ;
wire [7:0] \datapath|mem|altsyncram_component|auto_generated|q_a ;

wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [0] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [1] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [2] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [3] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [4] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [5] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [13] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [11] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [12] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [14] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [15] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [6] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [7] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [8] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [9] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \datapath|pmem|altsyncram_component|auto_generated|q_a [10] = \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [7] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [6] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [5] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [4] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [3] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [2] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [1] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \datapath|mem|altsyncram_component|auto_generated|q_a [0] = \datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux0~combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux1~combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux2~combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux3~combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux4~combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux5~combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux6~combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\control|wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath|mux5E2|Mux7~combout }),
	.portaaddr({\control|mem_adr [7],\control|mem_adr [6],\control|mem_adr [5],\control|mem_adr [4],\control|mem_adr [3],\control|mem_adr [2],\control|mem_adr [1],\control|mem_adr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R3|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux0~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [7]));

cycloneii_lcell_comb \datapath|mux5E1|Mux0~0 (
// Equation(s):
// \datapath|mux5E1|Mux0~0_combout  = (\control|sel_5e1 [0] & ((\control|sel_5e1 [1] & (\datapath|R3|data_out [7])) # (!\control|sel_5e1 [1] & ((\datapath|R1|data_out [7])))))

	.dataa(\control|sel_5e1 [0]),
	.datab(\datapath|R3|data_out [7]),
	.datac(\datapath|R1|data_out [7]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux0~0 .lut_mask = 16'h88A0;
defparam \datapath|mux5E1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R3|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [6]));

cycloneii_lcell_comb \datapath|mux5E1|Mux1~0 (
// Equation(s):
// \datapath|mux5E1|Mux1~0_combout  = (\control|sel_5e1 [0] & ((\control|sel_5e1 [1] & (\datapath|R3|data_out [6])) # (!\control|sel_5e1 [1] & ((\datapath|R1|data_out [6])))))

	.dataa(\control|sel_5e1 [0]),
	.datab(\datapath|R3|data_out [6]),
	.datac(\datapath|R1|data_out [6]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1~0 .lut_mask = 16'h88A0;
defparam \datapath|mux5E1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R3|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [5]));

cycloneii_lcell_comb \datapath|mux5E1|Mux2~0 (
// Equation(s):
// \datapath|mux5E1|Mux2~0_combout  = (\control|sel_5e1 [0] & ((\control|sel_5e1 [1] & (\datapath|R3|data_out [5])) # (!\control|sel_5e1 [1] & ((\datapath|R1|data_out [5])))))

	.dataa(\control|sel_5e1 [0]),
	.datab(\datapath|R3|data_out [5]),
	.datac(\datapath|R1|data_out [5]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux2~0 .lut_mask = 16'h88A0;
defparam \datapath|mux5E1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R3|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux3~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [4]));

cycloneii_lcell_comb \datapath|mux5E1|Mux3~0 (
// Equation(s):
// \datapath|mux5E1|Mux3~0_combout  = (\control|sel_5e1 [0] & ((\control|sel_5e1 [1] & (\datapath|R3|data_out [4])) # (!\control|sel_5e1 [1] & ((\datapath|R1|data_out [4])))))

	.dataa(\control|sel_5e1 [0]),
	.datab(\datapath|R3|data_out [4]),
	.datac(\datapath|R1|data_out [4]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux3~0 .lut_mask = 16'h88A0;
defparam \datapath|mux5E1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R3|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux4~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [3]));

cycloneii_lcell_comb \datapath|mux5E1|Mux4~0 (
// Equation(s):
// \datapath|mux5E1|Mux4~0_combout  = (\control|sel_5e1 [0] & ((\control|sel_5e1 [1] & (\datapath|R3|data_out [3])) # (!\control|sel_5e1 [1] & ((\datapath|R1|data_out [3])))))

	.dataa(\control|sel_5e1 [0]),
	.datab(\datapath|R3|data_out [3]),
	.datac(\datapath|R1|data_out [3]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux4~0 .lut_mask = 16'h88A0;
defparam \datapath|mux5E1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R3|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [2]));

cycloneii_lcell_comb \datapath|mux5E1|Mux5~0 (
// Equation(s):
// \datapath|mux5E1|Mux5~0_combout  = (\control|sel_5e1 [0] & ((\control|sel_5e1 [1] & (\datapath|R3|data_out [2])) # (!\control|sel_5e1 [1] & ((\datapath|R1|data_out [2])))))

	.dataa(\control|sel_5e1 [0]),
	.datab(\datapath|R3|data_out [2]),
	.datac(\datapath|R1|data_out [2]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux5~0 .lut_mask = 16'h88A0;
defparam \datapath|mux5E1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R3|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux6~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [1]));

cycloneii_lcell_comb \datapath|mux5E1|Mux6~0 (
// Equation(s):
// \datapath|mux5E1|Mux6~0_combout  = (\control|sel_5e1 [0] & ((\control|sel_5e1 [1] & (\datapath|R3|data_out [1])) # (!\control|sel_5e1 [1] & ((\datapath|R1|data_out [1])))))

	.dataa(\control|sel_5e1 [0]),
	.datab(\datapath|R3|data_out [1]),
	.datac(\datapath|R1|data_out [1]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux6~0 .lut_mask = 16'h88A0;
defparam \datapath|mux5E1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R3|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R3_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R3|data_out [0]));

cycloneii_lcell_comb \datapath|mux5E1|Mux7~0 (
// Equation(s):
// \datapath|mux5E1|Mux7~0_combout  = (\control|sel_5e1 [0] & ((\control|sel_5e1 [1] & (\datapath|R3|data_out [0])) # (!\control|sel_5e1 [1] & ((\datapath|R1|data_out [0])))))

	.dataa(\control|sel_5e1 [0]),
	.datab(\datapath|R3|data_out [0]),
	.datac(\datapath|R1|data_out [0]),
	.datad(\control|sel_5e1 [1]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux7~0 .lut_mask = 16'h88A0;
defparam \datapath|mux5E1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~0 (
// Equation(s):
// \datapath|compa|Equal0~0_combout  = (\datapath|mux5E2|Mux6~combout  & (\datapath|mux5E1|Mux6~1_combout  & (\datapath|mux5E2|Mux7~combout  $ (!\datapath|mux5E1|Mux7~1_combout )))) # (!\datapath|mux5E2|Mux6~combout  & (!\datapath|mux5E1|Mux6~1_combout  & 
// (\datapath|mux5E2|Mux7~combout  $ (!\datapath|mux5E1|Mux7~1_combout ))))

	.dataa(\datapath|mux5E2|Mux6~combout ),
	.datab(\datapath|mux5E2|Mux7~combout ),
	.datac(\datapath|mux5E1|Mux7~1_combout ),
	.datad(\datapath|mux5E1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~0 .lut_mask = 16'h8241;
defparam \datapath|compa|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = (!\control|pstate.exe_jmpl~regout  & (!\control|pstate.exe_cjmp~regout  & !\control|pstate.exe_jmph~regout ))

	.dataa(vcc),
	.datab(\control|pstate.exe_jmpl~regout ),
	.datac(\control|pstate.exe_cjmp~regout ),
	.datad(\control|pstate.exe_jmph~regout ),
	.cin(gnd),
	.combout(\control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr1~0 .lut_mask = 16'h0003;
defparam \control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector32~0 (
// Equation(s):
// \control|Selector32~0_combout  = (\control|WideOr1~0_combout  & ((\control|pstate.fetch~regout ) # (\control|pstate.exe_goto~regout )))

	.dataa(\control|WideOr1~0_combout ),
	.datab(\control|pstate.fetch~regout ),
	.datac(\control|pstate.exe_goto~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~0 .lut_mask = 16'hA8A8;
defparam \control|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_addi (
	.clk(\clk~combout ),
	.datain(\control|state.exe_addi~1_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_addi~regout ));

cycloneii_lcell_comb \control|Selector29~0 (
// Equation(s):
// \control|Selector29~0_combout  = (\datapath|IR|data_out [9] & (\control|pstate.exe_mov~regout  & !\datapath|IR|data_out [10]))

	.dataa(\datapath|IR|data_out [9]),
	.datab(\control|pstate.exe_mov~regout ),
	.datac(vcc),
	.datad(\datapath|IR|data_out [10]),
	.cin(gnd),
	.combout(\control|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector29~0 .lut_mask = 16'h0088;
defparam \control|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux0~1 (
// Equation(s):
// \datapath|mux5|Mux0~1_combout  = (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [7])) # (!\control|sel_mux5 [0] & ((\control|mem_adr [7])))))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\control|mem_adr [7]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux0~1 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux1~1 (
// Equation(s):
// \datapath|mux5|Mux1~1_combout  = (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [6])) # (!\control|sel_mux5 [0] & ((\control|mem_adr [6])))))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\control|mem_adr [6]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux1~1 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux2~1 (
// Equation(s):
// \datapath|mux5|Mux2~1_combout  = (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [5])) # (!\control|sel_mux5 [0] & ((\control|mem_adr [5])))))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\control|mem_adr [5]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux2~1 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux3~1 (
// Equation(s):
// \datapath|mux5|Mux3~1_combout  = (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [4])) # (!\control|sel_mux5 [0] & ((\control|mem_adr [4])))))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\control|mem_adr [4]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux3~1 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux4~1 (
// Equation(s):
// \datapath|mux5|Mux4~1_combout  = (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [3])) # (!\control|sel_mux5 [0] & ((\control|mem_adr [3])))))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\control|mem_adr [3]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux4~1 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux5~1 (
// Equation(s):
// \datapath|mux5|Mux5~1_combout  = (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [2])) # (!\control|sel_mux5 [0] & ((\control|mem_adr [2])))))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\control|mem_adr [2]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux5~1 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux6~1 (
// Equation(s):
// \datapath|mux5|Mux6~1_combout  = (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [1])) # (!\control|sel_mux5 [0] & ((\control|mem_adr [1])))))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\control|mem_adr [1]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux6~1 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux7~1 (
// Equation(s):
// \datapath|mux5|Mux7~1_combout  = (!\control|sel_mux5 [1] & ((\control|sel_mux5 [0] & (\datapath|mem|altsyncram_component|auto_generated|q_a [0])) # (!\control|sel_mux5 [0] & ((\control|mem_adr [0])))))

	.dataa(\datapath|mem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\control|mem_adr [0]),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|sel_mux5 [1]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux7~1 .lut_mask = 16'h00AC;
defparam \datapath|mux5|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector33~3 (
// Equation(s):
// \control|Selector33~3_combout  = (\control|Selector33~2_combout  & ((\control|R1_ld~0_combout ) # ((\datapath|IR|data_out [9] & \datapath|IR|data_out [10]))))

	.dataa(\control|Selector33~2_combout ),
	.datab(\control|R1_ld~0_combout ),
	.datac(\datapath|IR|data_out [9]),
	.datad(\datapath|IR|data_out [10]),
	.cin(gnd),
	.combout(\control|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector33~3 .lut_mask = 16'hA888;
defparam \control|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector33~4 (
// Equation(s):
// \control|Selector33~4_combout  = (\control|Selector33~3_combout ) # ((\datapath|IR|data_out [7] & (\datapath|IR|data_out [8] & \control|Selector29~0_combout )))

	.dataa(\control|Selector33~3_combout ),
	.datab(\datapath|IR|data_out [7]),
	.datac(\datapath|IR|data_out [8]),
	.datad(\control|Selector29~0_combout ),
	.cin(gnd),
	.combout(\control|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector33~4 .lut_mask = 16'hEAAA;
defparam \control|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector34~0 (
// Equation(s):
// \control|Selector34~0_combout  = (\datapath|IR|data_out [8] & (\control|pstate.exe_mov~regout  & (\control|Equal23~0_combout  & !\datapath|IR|data_out [7])))

	.dataa(\datapath|IR|data_out [8]),
	.datab(\control|pstate.exe_mov~regout ),
	.datac(\control|Equal23~0_combout ),
	.datad(\datapath|IR|data_out [7]),
	.cin(gnd),
	.combout(\control|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector34~0 .lut_mask = 16'h0080;
defparam \control|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_addi~1 (
// Equation(s):
// \control|state.exe_addi~1_combout  = (\control|state.exe_addi~0_combout  & (!\datapath|IR|data_out [11] & (!\datapath|IR|data_out [12] & !\datapath|IR|data_out [13])))

	.dataa(\control|state.exe_addi~0_combout ),
	.datab(\datapath|IR|data_out [11]),
	.datac(\datapath|IR|data_out [12]),
	.datad(\datapath|IR|data_out [13]),
	.cin(gnd),
	.combout(\control|state.exe_addi~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_addi~1 .lut_mask = 16'h0002;
defparam \control|state.exe_addi~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr~0 (
// Equation(s):
// \control|mem_adr~0_combout  = (\control|pstate.exe_st~regout ) # (\control|pstate.exe_ld~regout )

	.dataa(\control|pstate.exe_st~regout ),
	.datab(\control|pstate.exe_ld~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|mem_adr~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|mem_adr~0 .lut_mask = 16'hEEEE;
defparam \control|mem_adr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector35~0 (
// Equation(s):
// \control|Selector35~0_combout  = (\datapath|IR|data_out [7] & (\control|pstate.exe_mov~regout  & (\control|Equal23~0_combout  & !\datapath|IR|data_out [8])))

	.dataa(\datapath|IR|data_out [7]),
	.datab(\control|pstate.exe_mov~regout ),
	.datac(\control|Equal23~0_combout ),
	.datad(\datapath|IR|data_out [8]),
	.cin(gnd),
	.combout(\control|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector35~0 .lut_mask = 16'h0080;
defparam \control|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|R3_ld (
// Equation(s):
// \control|R3_ld~combout  = (\control|Selector33~4_combout  & (!\control|R1_ld~0_combout )) # (!\control|Selector33~4_combout  & ((\control|R3_ld~combout )))

	.dataa(vcc),
	.datab(\control|R1_ld~0_combout ),
	.datac(\control|R3_ld~combout ),
	.datad(\control|Selector33~4_combout ),
	.cin(gnd),
	.combout(\control|R3_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|R3_ld .lut_mask = 16'h33F0;
defparam \control|R3_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[7] (
// Equation(s):
// \control|mem_adr [7] = (\control|mem_adr~0_combout  & (\datapath|IR|data_out [8])) # (!\control|mem_adr~0_combout  & ((\control|mem_adr [7])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [8]),
	.datac(\control|mem_adr [7]),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [7]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[7] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[6] (
// Equation(s):
// \control|mem_adr [6] = (\control|mem_adr~0_combout  & (\datapath|IR|data_out [7])) # (!\control|mem_adr~0_combout  & ((\control|mem_adr [6])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [7]),
	.datac(\control|mem_adr [6]),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [6]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[6] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[5] (
// Equation(s):
// \control|mem_adr [5] = (\control|mem_adr~0_combout  & (\datapath|IR|data_out [6])) # (!\control|mem_adr~0_combout  & ((\control|mem_adr [5])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [6]),
	.datac(\control|mem_adr [5]),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [5]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[5] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[4] (
// Equation(s):
// \control|mem_adr [4] = (\control|mem_adr~0_combout  & (\datapath|IR|data_out [5])) # (!\control|mem_adr~0_combout  & ((\control|mem_adr [4])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [5]),
	.datac(\control|mem_adr [4]),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [4]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[4] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[3] (
// Equation(s):
// \control|mem_adr [3] = (\control|mem_adr~0_combout  & (\datapath|IR|data_out [4])) # (!\control|mem_adr~0_combout  & ((\control|mem_adr [3])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [4]),
	.datac(\control|mem_adr [3]),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [3]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[3] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[2] (
// Equation(s):
// \control|mem_adr [2] = (\control|mem_adr~0_combout  & (\datapath|IR|data_out [3])) # (!\control|mem_adr~0_combout  & ((\control|mem_adr [2])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [3]),
	.datac(\control|mem_adr [2]),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [2]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[2] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[1] (
// Equation(s):
// \control|mem_adr [1] = (\control|mem_adr~0_combout  & (\datapath|IR|data_out [2])) # (!\control|mem_adr~0_combout  & ((\control|mem_adr [1])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [2]),
	.datac(\control|mem_adr [1]),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [1]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[1] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mem_adr[0] (
// Equation(s):
// \control|mem_adr [0] = (\control|mem_adr~0_combout  & (\datapath|IR|data_out [1])) # (!\control|mem_adr~0_combout  & ((\control|mem_adr [0])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [1]),
	.datac(\control|mem_adr [0]),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|mem_adr [0]),
	.cout());
// synopsys translate_off
defparam \control|mem_adr[0] .lut_mask = 16'hCCF0;
defparam \control|mem_adr[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|wren (
// Equation(s):
// \control|wren~combout  = (\control|mem_adr~0_combout  & (\control|pstate.exe_st~regout )) # (!\control|mem_adr~0_combout  & ((\control|wren~combout )))

	.dataa(vcc),
	.datab(\control|pstate.exe_st~regout ),
	.datac(\control|wren~combout ),
	.datad(\control|mem_adr~0_combout ),
	.cin(gnd),
	.combout(\control|wren~combout ),
	.cout());
// synopsys translate_off
defparam \control|wren .lut_mask = 16'hCCF0;
defparam \control|wren .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.fetch (
	.clk(\clk~combout ),
	.datain(\control|Selector16~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.fetch~regout ));

cycloneii_lcell_ff \control|pstate.decode (
	.clk(\clk~combout ),
	.datain(\control|pstate.fetch~regout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.decode~regout ));

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[0]~10 (
// Equation(s):
// \datapath|pcounter|addr_tmp[0]~10_combout  = \datapath|pcounter|addr_tmp [0] $ (VCC)
// \datapath|pcounter|addr_tmp[0]~11  = CARRY(\datapath|pcounter|addr_tmp [0])

	.dataa(\datapath|pcounter|addr_tmp [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|pcounter|addr_tmp[0]~10_combout ),
	.cout(\datapath|pcounter|addr_tmp[0]~11 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[0]~10 .lut_mask = 16'h55AA;
defparam \datapath|pcounter|addr_tmp[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[1]~12 (
// Equation(s):
// \datapath|pcounter|addr_tmp[1]~12_combout  = (\datapath|pcounter|addr_tmp [1] & (!\datapath|pcounter|addr_tmp[0]~11 )) # (!\datapath|pcounter|addr_tmp [1] & ((\datapath|pcounter|addr_tmp[0]~11 ) # (GND)))
// \datapath|pcounter|addr_tmp[1]~13  = CARRY((!\datapath|pcounter|addr_tmp[0]~11 ) # (!\datapath|pcounter|addr_tmp [1]))

	.dataa(\datapath|pcounter|addr_tmp [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[0]~11 ),
	.combout(\datapath|pcounter|addr_tmp[1]~12_combout ),
	.cout(\datapath|pcounter|addr_tmp[1]~13 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[1]~12 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_tmp[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[2]~14 (
// Equation(s):
// \datapath|pcounter|addr_tmp[2]~14_combout  = (\datapath|pcounter|addr_tmp [2] & (\datapath|pcounter|addr_tmp[1]~13  $ (GND))) # (!\datapath|pcounter|addr_tmp [2] & (!\datapath|pcounter|addr_tmp[1]~13  & VCC))
// \datapath|pcounter|addr_tmp[2]~15  = CARRY((\datapath|pcounter|addr_tmp [2] & !\datapath|pcounter|addr_tmp[1]~13 ))

	.dataa(\datapath|pcounter|addr_tmp [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[1]~13 ),
	.combout(\datapath|pcounter|addr_tmp[2]~14_combout ),
	.cout(\datapath|pcounter|addr_tmp[2]~15 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[2]~14 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_tmp[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[3]~16 (
// Equation(s):
// \datapath|pcounter|addr_tmp[3]~16_combout  = (\datapath|pcounter|addr_tmp [3] & (!\datapath|pcounter|addr_tmp[2]~15 )) # (!\datapath|pcounter|addr_tmp [3] & ((\datapath|pcounter|addr_tmp[2]~15 ) # (GND)))
// \datapath|pcounter|addr_tmp[3]~17  = CARRY((!\datapath|pcounter|addr_tmp[2]~15 ) # (!\datapath|pcounter|addr_tmp [3]))

	.dataa(\datapath|pcounter|addr_tmp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[2]~15 ),
	.combout(\datapath|pcounter|addr_tmp[3]~16_combout ),
	.cout(\datapath|pcounter|addr_tmp[3]~17 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[3]~16 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_tmp[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[4]~18 (
// Equation(s):
// \datapath|pcounter|addr_tmp[4]~18_combout  = (\datapath|pcounter|addr_tmp [4] & (\datapath|pcounter|addr_tmp[3]~17  $ (GND))) # (!\datapath|pcounter|addr_tmp [4] & (!\datapath|pcounter|addr_tmp[3]~17  & VCC))
// \datapath|pcounter|addr_tmp[4]~19  = CARRY((\datapath|pcounter|addr_tmp [4] & !\datapath|pcounter|addr_tmp[3]~17 ))

	.dataa(\datapath|pcounter|addr_tmp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[3]~17 ),
	.combout(\datapath|pcounter|addr_tmp[4]~18_combout ),
	.cout(\datapath|pcounter|addr_tmp[4]~19 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[4]~18 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_tmp[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[5]~20 (
// Equation(s):
// \datapath|pcounter|addr_tmp[5]~20_combout  = (\datapath|pcounter|addr_tmp [5] & (!\datapath|pcounter|addr_tmp[4]~19 )) # (!\datapath|pcounter|addr_tmp [5] & ((\datapath|pcounter|addr_tmp[4]~19 ) # (GND)))
// \datapath|pcounter|addr_tmp[5]~21  = CARRY((!\datapath|pcounter|addr_tmp[4]~19 ) # (!\datapath|pcounter|addr_tmp [5]))

	.dataa(\datapath|pcounter|addr_tmp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[4]~19 ),
	.combout(\datapath|pcounter|addr_tmp[5]~20_combout ),
	.cout(\datapath|pcounter|addr_tmp[5]~21 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[5]~20 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_tmp[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[6]~22 (
// Equation(s):
// \datapath|pcounter|addr_tmp[6]~22_combout  = (\datapath|pcounter|addr_tmp [6] & (\datapath|pcounter|addr_tmp[5]~21  $ (GND))) # (!\datapath|pcounter|addr_tmp [6] & (!\datapath|pcounter|addr_tmp[5]~21  & VCC))
// \datapath|pcounter|addr_tmp[6]~23  = CARRY((\datapath|pcounter|addr_tmp [6] & !\datapath|pcounter|addr_tmp[5]~21 ))

	.dataa(\datapath|pcounter|addr_tmp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[5]~21 ),
	.combout(\datapath|pcounter|addr_tmp[6]~22_combout ),
	.cout(\datapath|pcounter|addr_tmp[6]~23 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[6]~22 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_tmp[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[7]~24 (
// Equation(s):
// \datapath|pcounter|addr_tmp[7]~24_combout  = (\datapath|pcounter|addr_tmp [7] & (!\datapath|pcounter|addr_tmp[6]~23 )) # (!\datapath|pcounter|addr_tmp [7] & ((\datapath|pcounter|addr_tmp[6]~23 ) # (GND)))
// \datapath|pcounter|addr_tmp[7]~25  = CARRY((!\datapath|pcounter|addr_tmp[6]~23 ) # (!\datapath|pcounter|addr_tmp [7]))

	.dataa(\datapath|pcounter|addr_tmp [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[6]~23 ),
	.combout(\datapath|pcounter|addr_tmp[7]~24_combout ),
	.cout(\datapath|pcounter|addr_tmp[7]~25 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[7]~24 .lut_mask = 16'h5A5F;
defparam \datapath|pcounter|addr_tmp[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[8]~26 (
// Equation(s):
// \datapath|pcounter|addr_tmp[8]~26_combout  = (\datapath|pcounter|addr_tmp [8] & (\datapath|pcounter|addr_tmp[7]~25  $ (GND))) # (!\datapath|pcounter|addr_tmp [8] & (!\datapath|pcounter|addr_tmp[7]~25  & VCC))
// \datapath|pcounter|addr_tmp[8]~27  = CARRY((\datapath|pcounter|addr_tmp [8] & !\datapath|pcounter|addr_tmp[7]~25 ))

	.dataa(\datapath|pcounter|addr_tmp [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[7]~25 ),
	.combout(\datapath|pcounter|addr_tmp[8]~26_combout ),
	.cout(\datapath|pcounter|addr_tmp[8]~27 ));
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[8]~26 .lut_mask = 16'hA50A;
defparam \datapath|pcounter|addr_tmp[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|pcounter|addr_tmp[9]~28 (
// Equation(s):
// \datapath|pcounter|addr_tmp[9]~28_combout  = \datapath|pcounter|addr_tmp [9] $ (\datapath|pcounter|addr_tmp[8]~27 )

	.dataa(\datapath|pcounter|addr_tmp [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|pcounter|addr_tmp[8]~27 ),
	.combout(\datapath|pcounter|addr_tmp[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|pcounter|addr_tmp[9]~28 .lut_mask = 16'h5A5A;
defparam \datapath|pcounter|addr_tmp[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[10] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [10]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [10]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[15] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [15]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [15]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[13] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [13]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [13]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[14] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [14]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [14]));

cycloneii_lcell_comb \control|state.exe_cjmp~0 (
// Equation(s):
// \control|state.exe_cjmp~0_combout  = (\control|pstate.decode~regout  & (\datapath|IR|data_out [15] & (!\datapath|IR|data_out [13] & !\datapath|IR|data_out [14])))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [15]),
	.datac(\datapath|IR|data_out [13]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|state.exe_cjmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_cjmp~0 .lut_mask = 16'h0008;
defparam \control|state.exe_cjmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_jmph~0 (
// Equation(s):
// \control|state.exe_jmph~0_combout  = (\datapath|IR|data_out [12] & (\control|state.exe_cjmp~0_combout  & !\datapath|IR|data_out [11]))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\control|state.exe_cjmp~0_combout ),
	.datac(vcc),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state.exe_jmph~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_jmph~0 .lut_mask = 16'h0088;
defparam \control|state.exe_jmph~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_jmph (
	.clk(\clk~combout ),
	.datain(\control|state.exe_jmph~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_jmph~regout ));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[12] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [12]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [12]));

cycloneii_lcell_comb \control|state.exe_ld~1 (
// Equation(s):
// \control|state.exe_ld~1_combout  = (\control|state.exe_ld~0_combout  & (!\datapath|IR|data_out [11] & !\datapath|IR|data_out [12]))

	.dataa(\control|state.exe_ld~0_combout ),
	.datab(vcc),
	.datac(\datapath|IR|data_out [11]),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_ld~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_ld~1 .lut_mask = 16'h000A;
defparam \control|state.exe_ld~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_ld (
	.clk(\clk~combout ),
	.datain(\control|state.exe_ld~1_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_ld~regout ));

cycloneii_lcell_comb \control|alu_sel[3]~0 (
// Equation(s):
// \control|alu_sel[3]~0_combout  = (\datapath|IR|data_out [9]) # (\datapath|IR|data_out [10])

	.dataa(\datapath|IR|data_out [9]),
	.datab(\datapath|IR|data_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|alu_sel[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|alu_sel[3]~0 .lut_mask = 16'hEEEE;
defparam \control|alu_sel[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_addi~0 (
// Equation(s):
// \control|state.exe_addi~0_combout  = (\control|pstate.decode~regout  & (\datapath|IR|data_out [14] & !\datapath|IR|data_out [15]))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [14]),
	.datac(vcc),
	.datad(\datapath|IR|data_out [15]),
	.cin(gnd),
	.combout(\control|state.exe_addi~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_addi~0 .lut_mask = 16'h0088;
defparam \control|state.exe_addi~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_inot~0 (
// Equation(s):
// \control|state.exe_inot~0_combout  = (\datapath|IR|data_out [13] & (\control|state.exe_addi~0_combout  & (!\datapath|IR|data_out [11] & !\datapath|IR|data_out [12])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\control|state.exe_addi~0_combout ),
	.datac(\datapath|IR|data_out [11]),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_inot~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_inot~0 .lut_mask = 16'h0008;
defparam \control|state.exe_inot~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_inot (
	.clk(\clk~combout ),
	.datain(\control|state.exe_inot~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_inot~regout ));

cycloneii_lcell_comb \control|state.exe_ixor~0 (
// Equation(s):
// \control|state.exe_ixor~0_combout  = (\datapath|IR|data_out [11] & (\datapath|IR|data_out [13] & (\control|state.exe_addi~0_combout  & !\datapath|IR|data_out [12])))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\control|state.exe_addi~0_combout ),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_ixor~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_ixor~0 .lut_mask = 16'h0080;
defparam \control|state.exe_ixor~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_ixor (
	.clk(\clk~combout ),
	.datain(\control|state.exe_ixor~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_ixor~regout ));

cycloneii_lcell_comb \control|WideOr5~1 (
// Equation(s):
// \control|WideOr5~1_combout  = (\control|WideOr5~0_combout  & (!\control|pstate.exe_inot~regout  & !\control|pstate.exe_ixor~regout ))

	.dataa(\control|WideOr5~0_combout ),
	.datab(vcc),
	.datac(\control|pstate.exe_inot~regout ),
	.datad(\control|pstate.exe_ixor~regout ),
	.cin(gnd),
	.combout(\control|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~1 .lut_mask = 16'h000A;
defparam \control|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector30~0 (
// Equation(s):
// \control|Selector30~0_combout  = (\control|Selector29~0_combout ) # ((\control|pstate.exe_ld~regout ) # ((\control|alu_sel[3]~0_combout  & !\control|WideOr5~1_combout )))

	.dataa(\control|Selector29~0_combout ),
	.datab(\control|pstate.exe_ld~regout ),
	.datac(\control|alu_sel[3]~0_combout ),
	.datad(\control|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\control|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector30~0 .lut_mask = 16'hEEFE;
defparam \control|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_mux5[1] (
// Equation(s):
// \control|sel_mux5 [1] = (\control|Selector30~0_combout  & (!\control|pstate.exe_ld~regout )) # (!\control|Selector30~0_combout  & ((\control|sel_mux5 [1])))

	.dataa(vcc),
	.datab(\control|pstate.exe_ld~regout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|Selector30~0_combout ),
	.cin(gnd),
	.combout(\control|sel_mux5 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_mux5[1] .lut_mask = 16'h33F0;
defparam \control|sel_mux5[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_ld~0 (
// Equation(s):
// \control|state.exe_ld~0_combout  = (\control|pstate.decode~regout  & (!\datapath|IR|data_out [13] & (!\datapath|IR|data_out [14] & !\datapath|IR|data_out [15])))

	.dataa(\control|pstate.decode~regout ),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [14]),
	.datad(\datapath|IR|data_out [15]),
	.cin(gnd),
	.combout(\control|state.exe_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_ld~0 .lut_mask = 16'h0002;
defparam \control|state.exe_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_mov~0 (
// Equation(s):
// \control|state.exe_mov~0_combout  = (\datapath|IR|data_out [12] & (\control|state.exe_ld~0_combout  & !\datapath|IR|data_out [11]))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\control|state.exe_ld~0_combout ),
	.datac(vcc),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state.exe_mov~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_mov~0 .lut_mask = 16'h0088;
defparam \control|state.exe_mov~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_mov (
	.clk(\clk~combout ),
	.datain(\control|state.exe_mov~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_mov~regout ));

cycloneii_lcell_comb \control|sel_mux5[0] (
// Equation(s):
// \control|sel_mux5 [0] = (\control|Selector30~0_combout  & (!\control|pstate.exe_mov~regout )) # (!\control|Selector30~0_combout  & ((\control|sel_mux5 [0])))

	.dataa(vcc),
	.datab(\control|pstate.exe_mov~regout ),
	.datac(\control|sel_mux5 [0]),
	.datad(\control|Selector30~0_combout ),
	.cin(gnd),
	.combout(\control|sel_mux5 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_mux5[0] .lut_mask = 16'h33F0;
defparam \control|sel_mux5[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux5~2 (
// Equation(s):
// \datapath|mux5|Mux5~2_combout  = (\datapath|mux5|Mux5~1_combout ) # ((\datapath|mux5E2|Mux5~combout  & (\control|sel_mux5 [1] & !\control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux5~1_combout ),
	.datab(\datapath|mux5E2|Mux5~combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux5~2 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.reset (
	.clk(\clk~combout ),
	.datain(vcc),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.reset~regout ));

cycloneii_lcell_comb \control|R1_ld~0 (
// Equation(s):
// \control|R1_ld~0_combout  = (\control|pstate.fetch~regout ) # (!\control|pstate.reset~regout )

	.dataa(\control|pstate.fetch~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|pstate.reset~regout ),
	.cin(gnd),
	.combout(\control|R1_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|R1_ld~0 .lut_mask = 16'hAAFF;
defparam \control|R1_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_pinin~0 (
// Equation(s):
// \control|state.exe_pinin~0_combout  = (\datapath|IR|data_out [11] & (\datapath|IR|data_out [12] & \control|state.exe_ld~0_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state.exe_ld~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_pinin~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_pinin~0 .lut_mask = 16'h8080;
defparam \control|state.exe_pinin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_pinin (
	.clk(\clk~combout ),
	.datain(\control|state.exe_pinin~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_pinin~regout ));

cycloneii_lcell_comb \control|state.exe_pinout~0 (
// Equation(s):
// \control|state.exe_pinout~0_combout  = (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [11] & (!\datapath|IR|data_out [12] & !\datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [11]),
	.datac(\datapath|IR|data_out [12]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|state.exe_pinout~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_pinout~0 .lut_mask = 16'h0002;
defparam \control|state.exe_pinout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_pinout~1 (
// Equation(s):
// \control|state.exe_pinout~1_combout  = (\control|pstate.decode~regout  & (\control|state.exe_pinout~0_combout  & !\datapath|IR|data_out [15]))

	.dataa(\control|pstate.decode~regout ),
	.datab(\control|state.exe_pinout~0_combout ),
	.datac(vcc),
	.datad(\datapath|IR|data_out [15]),
	.cin(gnd),
	.combout(\control|state.exe_pinout~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_pinout~1 .lut_mask = 16'h0088;
defparam \control|state.exe_pinout~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_pinout (
	.clk(\clk~combout ),
	.datain(\control|state.exe_pinout~1_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_pinout~regout ));

cycloneii_lcell_comb \control|Selector33~0 (
// Equation(s):
// \control|Selector33~0_combout  = (!\control|pstate.exe_st~regout  & (!\control|pstate.exe_mov~regout  & (!\control|pstate.exe_pinin~regout  & !\control|pstate.exe_pinout~regout )))

	.dataa(\control|pstate.exe_st~regout ),
	.datab(\control|pstate.exe_mov~regout ),
	.datac(\control|pstate.exe_pinin~regout ),
	.datad(\control|pstate.exe_pinout~regout ),
	.cin(gnd),
	.combout(\control|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector33~0 .lut_mask = 16'h0001;
defparam \control|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_goto~0 (
// Equation(s):
// \control|state.exe_goto~0_combout  = (\control|state.exe_cjmp~0_combout  & (!\datapath|IR|data_out [11] & !\datapath|IR|data_out [12]))

	.dataa(\control|state.exe_cjmp~0_combout ),
	.datab(vcc),
	.datac(\datapath|IR|data_out [11]),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_goto~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_goto~0 .lut_mask = 16'h000A;
defparam \control|state.exe_goto~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_goto (
	.clk(\clk~combout ),
	.datain(\control|state.exe_goto~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_goto~regout ));

cycloneii_lcell_comb \control|state.exe_movi~0 (
// Equation(s):
// \control|state.exe_movi~0_combout  = (\datapath|IR|data_out [12] & (\datapath|IR|data_out [13] & (\control|state.exe_addi~0_combout  & !\datapath|IR|data_out [11])))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\control|state.exe_addi~0_combout ),
	.datad(\datapath|IR|data_out [11]),
	.cin(gnd),
	.combout(\control|state.exe_movi~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_movi~0 .lut_mask = 16'h0080;
defparam \control|state.exe_movi~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_movi (
	.clk(\clk~combout ),
	.datain(\control|state.exe_movi~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_movi~regout ));

cycloneii_lcell_comb \control|state.exe_cmp~0 (
// Equation(s):
// \control|state.exe_cmp~0_combout  = (\datapath|IR|data_out [11] & (\datapath|IR|data_out [12] & (\datapath|IR|data_out [13] & \control|state.exe_addi~0_combout )))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\datapath|IR|data_out [13]),
	.datad(\control|state.exe_addi~0_combout ),
	.cin(gnd),
	.combout(\control|state.exe_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_cmp~0 .lut_mask = 16'h8000;
defparam \control|state.exe_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_cmp (
	.clk(\clk~combout ),
	.datain(\control|state.exe_cmp~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_cmp~regout ));

cycloneii_lcell_comb \control|Selector33~1 (
// Equation(s):
// \control|Selector33~1_combout  = (!\control|pstate.exe_goto~regout  & (!\control|pstate.exe_movi~regout  & !\control|pstate.exe_cmp~regout ))

	.dataa(vcc),
	.datab(\control|pstate.exe_goto~regout ),
	.datac(\control|pstate.exe_movi~regout ),
	.datad(\control|pstate.exe_cmp~regout ),
	.cin(gnd),
	.combout(\control|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector33~1 .lut_mask = 16'h0003;
defparam \control|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector33~2 (
// Equation(s):
// \control|Selector33~2_combout  = (\control|WideOr1~0_combout  & (\control|Selector33~0_combout  & (\control|Selector33~1_combout  & !\control|pstate.decode~regout )))

	.dataa(\control|WideOr1~0_combout ),
	.datab(\control|Selector33~0_combout ),
	.datac(\control|Selector33~1_combout ),
	.datad(\control|pstate.decode~regout ),
	.cin(gnd),
	.combout(\control|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector33~2 .lut_mask = 16'h0080;
defparam \control|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal23~1 (
// Equation(s):
// \control|Equal23~1_combout  = (\datapath|IR|data_out [10] & !\datapath|IR|data_out [9])

	.dataa(\datapath|IR|data_out [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|IR|data_out [9]),
	.cin(gnd),
	.combout(\control|Equal23~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal23~1 .lut_mask = 16'h00AA;
defparam \control|Equal23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector34~1 (
// Equation(s):
// \control|Selector34~1_combout  = (\control|Selector34~0_combout ) # ((\control|Selector33~2_combout  & ((\control|Equal23~1_combout ) # (\control|R1_ld~0_combout ))))

	.dataa(\control|Selector34~0_combout ),
	.datab(\control|Selector33~2_combout ),
	.datac(\control|Equal23~1_combout ),
	.datad(\control|R1_ld~0_combout ),
	.cin(gnd),
	.combout(\control|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector34~1 .lut_mask = 16'hEEEA;
defparam \control|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|R2_ld (
// Equation(s):
// \control|R2_ld~combout  = (\control|Selector34~1_combout  & (!\control|R1_ld~0_combout )) # (!\control|Selector34~1_combout  & ((\control|R2_ld~combout )))

	.dataa(vcc),
	.datab(\control|R1_ld~0_combout ),
	.datac(\control|R2_ld~combout ),
	.datad(\control|Selector34~1_combout ),
	.cin(gnd),
	.combout(\control|R2_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|R2_ld .lut_mask = 16'h33F0;
defparam \control|R2_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [2]));

cycloneii_lcell_comb \control|state.exe_st~0 (
// Equation(s):
// \control|state.exe_st~0_combout  = (\datapath|IR|data_out [11] & (\control|state.exe_ld~0_combout  & !\datapath|IR|data_out [12]))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|state.exe_ld~0_combout ),
	.datac(vcc),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_st~0 .lut_mask = 16'h0088;
defparam \control|state.exe_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_st (
	.clk(\clk~combout ),
	.datain(\control|state.exe_st~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_st~regout ));

cycloneii_lcell_comb \control|Selector2~0 (
// Equation(s):
// \control|Selector2~0_combout  = (!\control|pstate.exe_st~regout  & (!\control|pstate.exe_mov~regout  & !\control|WideOr5~1_combout ))

	.dataa(vcc),
	.datab(\control|pstate.exe_st~regout ),
	.datac(\control|pstate.exe_mov~regout ),
	.datad(\control|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector2~0 .lut_mask = 16'h0003;
defparam \control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector29~1 (
// Equation(s):
// \control|Selector29~1_combout  = (\control|Selector29~0_combout ) # ((\control|alu_sel[3]~0_combout  & ((\control|pstate.exe_st~regout ) # (!\control|WideOr5~1_combout ))))

	.dataa(\control|Selector29~0_combout ),
	.datab(\control|alu_sel[3]~0_combout ),
	.datac(\control|pstate.exe_st~regout ),
	.datad(\control|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\control|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector29~1 .lut_mask = 16'hEAEE;
defparam \control|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e2[2] (
// Equation(s):
// \control|sel_5e2 [2] = (\control|Selector29~1_combout  & (\control|Selector2~0_combout )) # (!\control|Selector29~1_combout  & ((\control|sel_5e2 [2])))

	.dataa(vcc),
	.datab(\control|Selector2~0_combout ),
	.datac(\control|sel_5e2 [2]),
	.datad(\control|Selector29~1_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [2]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[2] .lut_mask = 16'hCCF0;
defparam \control|sel_5e2[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux0~0 (
// Equation(s):
// \datapath|mux5E2|Mux0~0_combout  = (\control|sel_5e2 [1] & !\control|sel_5e2 [2])

	.dataa(\control|sel_5e2 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\control|sel_5e2 [2]),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0~0 .lut_mask = 16'h00AA;
defparam \datapath|mux5E2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector8~0 (
// Equation(s):
// \control|Selector8~0_combout  = (\datapath|IR|data_out [9]) # ((!\control|pstate.exe_st~regout ) # (!\datapath|IR|data_out [10]))

	.dataa(\datapath|IR|data_out [9]),
	.datab(vcc),
	.datac(\datapath|IR|data_out [10]),
	.datad(\control|pstate.exe_st~regout ),
	.cin(gnd),
	.combout(\control|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector8~0 .lut_mask = 16'hAFFF;
defparam \control|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e2[0] (
// Equation(s):
// \control|sel_5e2 [0] = (\control|Selector29~1_combout  & (\control|Selector8~0_combout )) # (!\control|Selector29~1_combout  & ((\control|sel_5e2 [0])))

	.dataa(vcc),
	.datab(\control|Selector8~0_combout ),
	.datac(\control|sel_5e2 [0]),
	.datad(\control|Selector29~1_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[0] .lut_mask = 16'hCCF0;
defparam \control|sel_5e2[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Equal23~0 (
// Equation(s):
// \control|Equal23~0_combout  = (\datapath|IR|data_out [9] & !\datapath|IR|data_out [10])

	.dataa(\datapath|IR|data_out [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath|IR|data_out [10]),
	.cin(gnd),
	.combout(\control|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal23~0 .lut_mask = 16'h00AA;
defparam \control|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector35~1 (
// Equation(s):
// \control|Selector35~1_combout  = (\control|Selector35~0_combout ) # ((\control|Selector33~2_combout  & ((\control|Equal23~0_combout ) # (\control|R1_ld~0_combout ))))

	.dataa(\control|Selector35~0_combout ),
	.datab(\control|Selector33~2_combout ),
	.datac(\control|Equal23~0_combout ),
	.datad(\control|R1_ld~0_combout ),
	.cin(gnd),
	.combout(\control|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector35~1 .lut_mask = 16'hEEEA;
defparam \control|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|R1_ld (
// Equation(s):
// \control|R1_ld~combout  = (\control|Selector35~1_combout  & (!\control|R1_ld~0_combout )) # (!\control|Selector35~1_combout  & ((\control|R1_ld~combout )))

	.dataa(vcc),
	.datab(\control|R1_ld~0_combout ),
	.datac(\control|R1_ld~combout ),
	.datad(\control|Selector35~1_combout ),
	.cin(gnd),
	.combout(\control|R1_ld~combout ),
	.cout());
// synopsys translate_off
defparam \control|R1_ld .lut_mask = 16'h33F0;
defparam \control|R1_ld .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R1|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [2]));

cycloneii_lcell_comb \control|Selector3~0 (
// Equation(s):
// \control|Selector3~0_combout  = (!\control|pstate.exe_mov~regout  & ((\control|pstate.exe_st~regout  & ((!\control|Equal23~0_combout ))) # (!\control|pstate.exe_st~regout  & (!\control|WideOr5~1_combout ))))

	.dataa(\control|pstate.exe_st~regout ),
	.datab(\control|WideOr5~1_combout ),
	.datac(\control|Equal23~0_combout ),
	.datad(\control|pstate.exe_mov~regout ),
	.cin(gnd),
	.combout(\control|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector3~0 .lut_mask = 16'h001B;
defparam \control|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e2[1] (
// Equation(s):
// \control|sel_5e2 [1] = (\control|Selector29~1_combout  & (\control|Selector3~0_combout )) # (!\control|Selector29~1_combout  & ((\control|sel_5e2 [1])))

	.dataa(vcc),
	.datab(\control|Selector3~0_combout ),
	.datac(\control|sel_5e2 [1]),
	.datad(\control|Selector29~1_combout ),
	.cin(gnd),
	.combout(\control|sel_5e2 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e2[1] .lut_mask = 16'hCCF0;
defparam \control|sel_5e2[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux5~0 (
// Equation(s):
// \datapath|mux5E2|Mux5~0_combout  = (\control|sel_5e2 [0] & (\datapath|R1|data_out [2] & !\control|sel_5e2 [1])) # (!\control|sel_5e2 [0] & ((\control|sel_5e2 [1])))

	.dataa(\control|sel_5e2 [0]),
	.datab(\datapath|R1|data_out [2]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux5~0 .lut_mask = 16'h5858;
defparam \datapath|mux5E2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux5~1 (
// Equation(s):
// \datapath|mux5E2|Mux5~1_combout  = (\control|sel_5e2 [2] & (\datapath|mux5|Mux5~2_combout  & (!\control|sel_5e2 [0] & !\datapath|mux5E2|Mux5~0_combout ))) # (!\control|sel_5e2 [2] & (((\datapath|mux5E2|Mux5~0_combout ))))

	.dataa(\datapath|mux5|Mux5~2_combout ),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [2]),
	.datad(\datapath|mux5E2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux5~1 .lut_mask = 16'h0F20;
defparam \datapath|mux5E2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux5 (
// Equation(s):
// \datapath|mux5E2|Mux5~combout  = (\datapath|mux5E2|Mux0~0_combout  & ((\datapath|mux5E2|Mux5~1_combout  & ((\datapath|R2|data_out [2]))) # (!\datapath|mux5E2|Mux5~1_combout  & (\datapath|R3|data_out [2])))) # (!\datapath|mux5E2|Mux0~0_combout  & 
// (((\datapath|mux5E2|Mux5~1_combout ))))

	.dataa(\datapath|R3|data_out [2]),
	.datab(\datapath|R2|data_out [2]),
	.datac(\datapath|mux5E2|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux5~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux5 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_subi~0 (
// Equation(s):
// \control|state.exe_subi~0_combout  = (\datapath|IR|data_out [11] & (\control|state.exe_addi~0_combout  & (!\datapath|IR|data_out [12] & !\datapath|IR|data_out [13])))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|state.exe_addi~0_combout ),
	.datac(\datapath|IR|data_out [12]),
	.datad(\datapath|IR|data_out [13]),
	.cin(gnd),
	.combout(\control|state.exe_subi~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_subi~0 .lut_mask = 16'h0008;
defparam \control|state.exe_subi~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_subi (
	.clk(\clk~combout ),
	.datain(\control|state.exe_subi~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_subi~regout ));

cycloneii_lcell_comb \control|state.exe_iand~0 (
// Equation(s):
// \control|state.exe_iand~0_combout  = (\datapath|IR|data_out [12] & (\control|state.exe_addi~0_combout  & (!\datapath|IR|data_out [11] & !\datapath|IR|data_out [13])))

	.dataa(\datapath|IR|data_out [12]),
	.datab(\control|state.exe_addi~0_combout ),
	.datac(\datapath|IR|data_out [11]),
	.datad(\datapath|IR|data_out [13]),
	.cin(gnd),
	.combout(\control|state.exe_iand~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_iand~0 .lut_mask = 16'h0008;
defparam \control|state.exe_iand~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_iand (
	.clk(\clk~combout ),
	.datain(\control|state.exe_iand~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_iand~regout ));

cycloneii_lcell_comb \control|state.exe_ior~0 (
// Equation(s):
// \control|state.exe_ior~0_combout  = (\datapath|IR|data_out [11] & (\datapath|IR|data_out [12] & (\control|state.exe_addi~0_combout  & !\datapath|IR|data_out [13])))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state.exe_addi~0_combout ),
	.datad(\datapath|IR|data_out [13]),
	.cin(gnd),
	.combout(\control|state.exe_ior~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_ior~0 .lut_mask = 16'h0080;
defparam \control|state.exe_ior~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_ior (
	.clk(\clk~combout ),
	.datain(\control|state.exe_ior~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_ior~regout ));

cycloneii_lcell_comb \control|WideOr5~0 (
// Equation(s):
// \control|WideOr5~0_combout  = (!\control|pstate.exe_addi~regout  & (!\control|pstate.exe_subi~regout  & (!\control|pstate.exe_iand~regout  & !\control|pstate.exe_ior~regout )))

	.dataa(\control|pstate.exe_addi~regout ),
	.datab(\control|pstate.exe_subi~regout ),
	.datac(\control|pstate.exe_iand~regout ),
	.datad(\control|pstate.exe_ior~regout ),
	.cin(gnd),
	.combout(\control|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr5~0 .lut_mask = 16'h0001;
defparam \control|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector28~0 (
// Equation(s):
// \control|Selector28~0_combout  = (\control|alu_sel[3]~0_combout  & ((\control|pstate.exe_inot~regout ) # ((\control|pstate.exe_ixor~regout ) # (!\control|WideOr5~0_combout ))))

	.dataa(\control|alu_sel[3]~0_combout ),
	.datab(\control|pstate.exe_inot~regout ),
	.datac(\control|pstate.exe_ixor~regout ),
	.datad(\control|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\control|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector28~0 .lut_mask = 16'hA8AA;
defparam \control|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e1[1] (
// Equation(s):
// \control|sel_5e1 [1] = (\control|Selector28~0_combout  & (!\control|Equal23~0_combout )) # (!\control|Selector28~0_combout  & ((\control|sel_5e1 [1])))

	.dataa(vcc),
	.datab(\control|Equal23~0_combout ),
	.datac(\control|sel_5e1 [1]),
	.datad(\control|Selector28~0_combout ),
	.cin(gnd),
	.combout(\control|sel_5e1 [1]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e1[1] .lut_mask = 16'h33F0;
defparam \control|sel_5e1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_5e1[0] (
// Equation(s):
// \control|sel_5e1 [0] = (\control|Selector28~0_combout  & (!\control|Equal23~1_combout )) # (!\control|Selector28~0_combout  & ((\control|sel_5e1 [0])))

	.dataa(vcc),
	.datab(\control|Equal23~1_combout ),
	.datac(\control|sel_5e1 [0]),
	.datad(\control|Selector28~0_combout ),
	.cin(gnd),
	.combout(\control|sel_5e1 [0]),
	.cout());
// synopsys translate_off
defparam \control|sel_5e1[0] .lut_mask = 16'h33F0;
defparam \control|sel_5e1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux5~1 (
// Equation(s):
// \datapath|mux5E1|Mux5~1_combout  = (\datapath|mux5E1|Mux5~0_combout ) # ((\control|sel_5e1 [1] & (\datapath|R2|data_out [2] & !\control|sel_5e1 [0])))

	.dataa(\datapath|mux5E1|Mux5~0_combout ),
	.datab(\control|sel_5e1 [1]),
	.datac(\datapath|R2|data_out [2]),
	.datad(\control|sel_5e1 [0]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux5~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5E1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R1|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux4~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [3]));

cycloneii_lcell_comb \datapath|mux5E2|Mux4~0 (
// Equation(s):
// \datapath|mux5E2|Mux4~0_combout  = (\control|sel_5e2 [0] & (\datapath|R1|data_out [3] & !\control|sel_5e2 [1])) # (!\control|sel_5e2 [0] & ((\control|sel_5e2 [1])))

	.dataa(\control|sel_5e2 [0]),
	.datab(\datapath|R1|data_out [3]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux4~0 .lut_mask = 16'h5858;
defparam \datapath|mux5E2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux4~1 (
// Equation(s):
// \datapath|mux5E2|Mux4~1_combout  = (\control|sel_5e2 [2] & (\datapath|mux5|Mux4~2_combout  & (!\control|sel_5e2 [0] & !\datapath|mux5E2|Mux4~0_combout ))) # (!\control|sel_5e2 [2] & (((\datapath|mux5E2|Mux4~0_combout ))))

	.dataa(\datapath|mux5|Mux4~2_combout ),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [2]),
	.datad(\datapath|mux5E2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux4~1 .lut_mask = 16'h0F20;
defparam \datapath|mux5E2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux4 (
// Equation(s):
// \datapath|mux5E2|Mux4~combout  = (\datapath|mux5E2|Mux0~0_combout  & ((\datapath|mux5E2|Mux4~1_combout  & ((\datapath|R2|data_out [3]))) # (!\datapath|mux5E2|Mux4~1_combout  & (\datapath|R3|data_out [3])))) # (!\datapath|mux5E2|Mux0~0_combout  & 
// (((\datapath|mux5E2|Mux4~1_combout ))))

	.dataa(\datapath|R3|data_out [3]),
	.datab(\datapath|R2|data_out [3]),
	.datac(\datapath|mux5E2|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux4~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux4 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux4~2 (
// Equation(s):
// \datapath|mux5|Mux4~2_combout  = (\datapath|mux5|Mux4~1_combout ) # ((\datapath|mux5E2|Mux4~combout  & (\control|sel_mux5 [1] & !\control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux4~1_combout ),
	.datab(\datapath|mux5E2|Mux4~combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux4~2 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux4~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [3]));

cycloneii_lcell_comb \datapath|mux5E1|Mux4~1 (
// Equation(s):
// \datapath|mux5E1|Mux4~1_combout  = (\datapath|mux5E1|Mux4~0_combout ) # ((\control|sel_5e1 [1] & (\datapath|R2|data_out [3] & !\control|sel_5e1 [0])))

	.dataa(\datapath|mux5E1|Mux4~0_combout ),
	.datab(\control|sel_5e1 [1]),
	.datac(\datapath|R2|data_out [3]),
	.datad(\control|sel_5e1 [0]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux4~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5E1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~1 (
// Equation(s):
// \datapath|compa|Equal0~1_combout  = (\datapath|mux5E2|Mux4~combout  & (\datapath|mux5E1|Mux4~1_combout  & (\datapath|mux5E2|Mux5~combout  $ (!\datapath|mux5E1|Mux5~1_combout )))) # (!\datapath|mux5E2|Mux4~combout  & (!\datapath|mux5E1|Mux4~1_combout  & 
// (\datapath|mux5E2|Mux5~combout  $ (!\datapath|mux5E1|Mux5~1_combout ))))

	.dataa(\datapath|mux5E2|Mux4~combout ),
	.datab(\datapath|mux5E2|Mux5~combout ),
	.datac(\datapath|mux5E1|Mux5~1_combout ),
	.datad(\datapath|mux5E1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~1 .lut_mask = 16'h8241;
defparam \datapath|compa|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux3~2 (
// Equation(s):
// \datapath|mux5|Mux3~2_combout  = (\datapath|mux5|Mux3~1_combout ) # ((\datapath|mux5E2|Mux3~combout  & (\control|sel_mux5 [1] & !\control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux3~1_combout ),
	.datab(\datapath|mux5E2|Mux3~combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux3~2 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux3~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [4]));

cycloneii_lcell_ff \datapath|R1|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux3~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [4]));

cycloneii_lcell_comb \datapath|mux5E2|Mux3~0 (
// Equation(s):
// \datapath|mux5E2|Mux3~0_combout  = (\control|sel_5e2 [0] & (\datapath|R1|data_out [4] & !\control|sel_5e2 [1])) # (!\control|sel_5e2 [0] & ((\control|sel_5e2 [1])))

	.dataa(\control|sel_5e2 [0]),
	.datab(\datapath|R1|data_out [4]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux3~0 .lut_mask = 16'h5858;
defparam \datapath|mux5E2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux3~1 (
// Equation(s):
// \datapath|mux5E2|Mux3~1_combout  = (\control|sel_5e2 [2] & (\datapath|mux5|Mux3~2_combout  & (!\control|sel_5e2 [0] & !\datapath|mux5E2|Mux3~0_combout ))) # (!\control|sel_5e2 [2] & (((\datapath|mux5E2|Mux3~0_combout ))))

	.dataa(\datapath|mux5|Mux3~2_combout ),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [2]),
	.datad(\datapath|mux5E2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux3~1 .lut_mask = 16'h0F20;
defparam \datapath|mux5E2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux3 (
// Equation(s):
// \datapath|mux5E2|Mux3~combout  = (\datapath|mux5E2|Mux0~0_combout  & ((\datapath|mux5E2|Mux3~1_combout  & ((\datapath|R2|data_out [4]))) # (!\datapath|mux5E2|Mux3~1_combout  & (\datapath|R3|data_out [4])))) # (!\datapath|mux5E2|Mux0~0_combout  & 
// (((\datapath|mux5E2|Mux3~1_combout ))))

	.dataa(\datapath|R3|data_out [4]),
	.datab(\datapath|R2|data_out [4]),
	.datac(\datapath|mux5E2|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux3 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux3~1 (
// Equation(s):
// \datapath|mux5E1|Mux3~1_combout  = (\datapath|mux5E1|Mux3~0_combout ) # ((\control|sel_5e1 [1] & (\datapath|R2|data_out [4] & !\control|sel_5e1 [0])))

	.dataa(\datapath|mux5E1|Mux3~0_combout ),
	.datab(\control|sel_5e1 [1]),
	.datac(\datapath|R2|data_out [4]),
	.datad(\control|sel_5e1 [0]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux3~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5E1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R1|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [5]));

cycloneii_lcell_comb \datapath|mux5E2|Mux2~0 (
// Equation(s):
// \datapath|mux5E2|Mux2~0_combout  = (\control|sel_5e2 [0] & (\datapath|R1|data_out [5] & !\control|sel_5e2 [1])) # (!\control|sel_5e2 [0] & ((\control|sel_5e2 [1])))

	.dataa(\control|sel_5e2 [0]),
	.datab(\datapath|R1|data_out [5]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~0 .lut_mask = 16'h5858;
defparam \datapath|mux5E2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux2~1 (
// Equation(s):
// \datapath|mux5E2|Mux2~1_combout  = (\control|sel_5e2 [2] & (\datapath|mux5|Mux2~2_combout  & (!\control|sel_5e2 [0] & !\datapath|mux5E2|Mux2~0_combout ))) # (!\control|sel_5e2 [2] & (((\datapath|mux5E2|Mux2~0_combout ))))

	.dataa(\datapath|mux5|Mux2~2_combout ),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [2]),
	.datad(\datapath|mux5E2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2~1 .lut_mask = 16'h0F20;
defparam \datapath|mux5E2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux2 (
// Equation(s):
// \datapath|mux5E2|Mux2~combout  = (\datapath|mux5E2|Mux0~0_combout  & ((\datapath|mux5E2|Mux2~1_combout  & ((\datapath|R2|data_out [5]))) # (!\datapath|mux5E2|Mux2~1_combout  & (\datapath|R3|data_out [5])))) # (!\datapath|mux5E2|Mux0~0_combout  & 
// (((\datapath|mux5E2|Mux2~1_combout ))))

	.dataa(\datapath|R3|data_out [5]),
	.datab(\datapath|R2|data_out [5]),
	.datac(\datapath|mux5E2|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux2 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux2~2 (
// Equation(s):
// \datapath|mux5|Mux2~2_combout  = (\datapath|mux5|Mux2~1_combout ) # ((\datapath|mux5E2|Mux2~combout  & (\control|sel_mux5 [1] & !\control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux2~1_combout ),
	.datab(\datapath|mux5E2|Mux2~combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux2~2 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [5]));

cycloneii_lcell_comb \datapath|mux5E1|Mux2~1 (
// Equation(s):
// \datapath|mux5E1|Mux2~1_combout  = (\datapath|mux5E1|Mux2~0_combout ) # ((\control|sel_5e1 [1] & (\datapath|R2|data_out [5] & !\control|sel_5e1 [0])))

	.dataa(\datapath|mux5E1|Mux2~0_combout ),
	.datab(\control|sel_5e1 [1]),
	.datac(\datapath|R2|data_out [5]),
	.datad(\control|sel_5e1 [0]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux2~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5E1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~2 (
// Equation(s):
// \datapath|compa|Equal0~2_combout  = (\datapath|mux5E2|Mux2~combout  & (\datapath|mux5E1|Mux2~1_combout  & (\datapath|mux5E2|Mux3~combout  $ (!\datapath|mux5E1|Mux3~1_combout )))) # (!\datapath|mux5E2|Mux2~combout  & (!\datapath|mux5E1|Mux2~1_combout  & 
// (\datapath|mux5E2|Mux3~combout  $ (!\datapath|mux5E1|Mux3~1_combout ))))

	.dataa(\datapath|mux5E2|Mux2~combout ),
	.datab(\datapath|mux5E2|Mux3~combout ),
	.datac(\datapath|mux5E1|Mux3~1_combout ),
	.datad(\datapath|mux5E1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~2 .lut_mask = 16'h8241;
defparam \datapath|compa|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux1~2 (
// Equation(s):
// \datapath|mux5|Mux1~2_combout  = (\datapath|mux5|Mux1~1_combout ) # ((\datapath|mux5E2|Mux1~combout  & (\control|sel_mux5 [1] & !\control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux1~1_combout ),
	.datab(\datapath|mux5E2|Mux1~combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux1~2 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [6]));

cycloneii_lcell_ff \datapath|R1|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [6]));

cycloneii_lcell_comb \datapath|mux5E2|Mux1~0 (
// Equation(s):
// \datapath|mux5E2|Mux1~0_combout  = (\control|sel_5e2 [0] & (\datapath|R1|data_out [6] & !\control|sel_5e2 [1])) # (!\control|sel_5e2 [0] & ((\control|sel_5e2 [1])))

	.dataa(\control|sel_5e2 [0]),
	.datab(\datapath|R1|data_out [6]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux1~0 .lut_mask = 16'h5858;
defparam \datapath|mux5E2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux1~1 (
// Equation(s):
// \datapath|mux5E2|Mux1~1_combout  = (\control|sel_5e2 [2] & (\datapath|mux5|Mux1~2_combout  & (!\control|sel_5e2 [0] & !\datapath|mux5E2|Mux1~0_combout ))) # (!\control|sel_5e2 [2] & (((\datapath|mux5E2|Mux1~0_combout ))))

	.dataa(\datapath|mux5|Mux1~2_combout ),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [2]),
	.datad(\datapath|mux5E2|Mux1~0_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux1~1 .lut_mask = 16'h0F20;
defparam \datapath|mux5E2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux1 (
// Equation(s):
// \datapath|mux5E2|Mux1~combout  = (\datapath|mux5E2|Mux0~0_combout  & ((\datapath|mux5E2|Mux1~1_combout  & ((\datapath|R2|data_out [6]))) # (!\datapath|mux5E2|Mux1~1_combout  & (\datapath|R3|data_out [6])))) # (!\datapath|mux5E2|Mux0~0_combout  & 
// (((\datapath|mux5E2|Mux1~1_combout ))))

	.dataa(\datapath|R3|data_out [6]),
	.datab(\datapath|R2|data_out [6]),
	.datac(\datapath|mux5E2|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux1 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux1~1 (
// Equation(s):
// \datapath|mux5E1|Mux1~1_combout  = (\datapath|mux5E1|Mux1~0_combout ) # ((\control|sel_5e1 [1] & (\datapath|R2|data_out [6] & !\control|sel_5e1 [0])))

	.dataa(\datapath|mux5E1|Mux1~0_combout ),
	.datab(\control|sel_5e1 [1]),
	.datac(\datapath|R2|data_out [6]),
	.datad(\control|sel_5e1 [0]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux1~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5E1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R1|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux0~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [7]));

cycloneii_lcell_comb \datapath|mux5E2|Mux0~1 (
// Equation(s):
// \datapath|mux5E2|Mux0~1_combout  = (\control|sel_5e2 [0] & (\datapath|R1|data_out [7] & !\control|sel_5e2 [1])) # (!\control|sel_5e2 [0] & ((\control|sel_5e2 [1])))

	.dataa(\control|sel_5e2 [0]),
	.datab(\datapath|R1|data_out [7]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0~1 .lut_mask = 16'h5858;
defparam \datapath|mux5E2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux0~2 (
// Equation(s):
// \datapath|mux5E2|Mux0~2_combout  = (\control|sel_5e2 [2] & (\datapath|mux5|Mux0~2_combout  & (!\control|sel_5e2 [0] & !\datapath|mux5E2|Mux0~1_combout ))) # (!\control|sel_5e2 [2] & (((\datapath|mux5E2|Mux0~1_combout ))))

	.dataa(\datapath|mux5|Mux0~2_combout ),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [2]),
	.datad(\datapath|mux5E2|Mux0~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0~2 .lut_mask = 16'h0F20;
defparam \datapath|mux5E2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux0 (
// Equation(s):
// \datapath|mux5E2|Mux0~combout  = (\datapath|mux5E2|Mux0~0_combout  & ((\datapath|mux5E2|Mux0~2_combout  & ((\datapath|R2|data_out [7]))) # (!\datapath|mux5E2|Mux0~2_combout  & (\datapath|R3|data_out [7])))) # (!\datapath|mux5E2|Mux0~0_combout  & 
// (((\datapath|mux5E2|Mux0~2_combout ))))

	.dataa(\datapath|R3|data_out [7]),
	.datab(\datapath|R2|data_out [7]),
	.datac(\datapath|mux5E2|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux0~2_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux0 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux0~2 (
// Equation(s):
// \datapath|mux5|Mux0~2_combout  = (\datapath|mux5|Mux0~1_combout ) # ((\datapath|mux5E2|Mux0~combout  & (\control|sel_mux5 [1] & !\control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux0~1_combout ),
	.datab(\datapath|mux5E2|Mux0~combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux0~2 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux0~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [7]));

cycloneii_lcell_comb \datapath|mux5E1|Mux0~1 (
// Equation(s):
// \datapath|mux5E1|Mux0~1_combout  = (\datapath|mux5E1|Mux0~0_combout ) # ((\datapath|R2|data_out [7] & (\control|sel_5e1 [1] & !\control|sel_5e1 [0])))

	.dataa(\datapath|mux5E1|Mux0~0_combout ),
	.datab(\datapath|R2|data_out [7]),
	.datac(\control|sel_5e1 [1]),
	.datad(\control|sel_5e1 [0]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux0~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5E1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~3 (
// Equation(s):
// \datapath|compa|Equal0~3_combout  = (\datapath|mux5E2|Mux0~combout  & (\datapath|mux5E1|Mux0~1_combout  & (\datapath|mux5E2|Mux1~combout  $ (!\datapath|mux5E1|Mux1~1_combout )))) # (!\datapath|mux5E2|Mux0~combout  & (!\datapath|mux5E1|Mux0~1_combout  & 
// (\datapath|mux5E2|Mux1~combout  $ (!\datapath|mux5E1|Mux1~1_combout ))))

	.dataa(\datapath|mux5E2|Mux0~combout ),
	.datab(\datapath|mux5E2|Mux1~combout ),
	.datac(\datapath|mux5E1|Mux1~1_combout ),
	.datad(\datapath|mux5E1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~3 .lut_mask = 16'h8241;
defparam \datapath|compa|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|Equal0~4 (
// Equation(s):
// \datapath|compa|Equal0~4_combout  = (\datapath|compa|Equal0~0_combout  & (\datapath|compa|Equal0~1_combout  & (\datapath|compa|Equal0~2_combout  & \datapath|compa|Equal0~3_combout )))

	.dataa(\datapath|compa|Equal0~0_combout ),
	.datab(\datapath|compa|Equal0~1_combout ),
	.datac(\datapath|compa|Equal0~2_combout ),
	.datad(\datapath|compa|Equal0~3_combout ),
	.cin(gnd),
	.combout(\datapath|compa|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|Equal0~4 .lut_mask = 16'h8000;
defparam \datapath|compa|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux6~2 (
// Equation(s):
// \datapath|mux5|Mux6~2_combout  = (\datapath|mux5|Mux6~1_combout ) # ((\datapath|mux5E2|Mux6~combout  & (\control|sel_mux5 [1] & !\control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux6~1_combout ),
	.datab(\datapath|mux5E2|Mux6~combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux6~2 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux6~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [1]));

cycloneii_lcell_ff \datapath|R1|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux6~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [1]));

cycloneii_lcell_comb \datapath|mux5E2|Mux6~0 (
// Equation(s):
// \datapath|mux5E2|Mux6~0_combout  = (\control|sel_5e2 [0] & (\datapath|R1|data_out [1] & !\control|sel_5e2 [1])) # (!\control|sel_5e2 [0] & ((\control|sel_5e2 [1])))

	.dataa(\control|sel_5e2 [0]),
	.datab(\datapath|R1|data_out [1]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux6~0 .lut_mask = 16'h5858;
defparam \datapath|mux5E2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux6~1 (
// Equation(s):
// \datapath|mux5E2|Mux6~1_combout  = (\control|sel_5e2 [2] & (\datapath|mux5|Mux6~2_combout  & (!\control|sel_5e2 [0] & !\datapath|mux5E2|Mux6~0_combout ))) # (!\control|sel_5e2 [2] & (((\datapath|mux5E2|Mux6~0_combout ))))

	.dataa(\datapath|mux5|Mux6~2_combout ),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [2]),
	.datad(\datapath|mux5E2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux6~1 .lut_mask = 16'h0F20;
defparam \datapath|mux5E2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux6 (
// Equation(s):
// \datapath|mux5E2|Mux6~combout  = (\datapath|mux5E2|Mux0~0_combout  & ((\datapath|mux5E2|Mux6~1_combout  & ((\datapath|R2|data_out [1]))) # (!\datapath|mux5E2|Mux6~1_combout  & (\datapath|R3|data_out [1])))) # (!\datapath|mux5E2|Mux0~0_combout  & 
// (((\datapath|mux5E2|Mux6~1_combout ))))

	.dataa(\datapath|R3|data_out [1]),
	.datab(\datapath|R2|data_out [1]),
	.datac(\datapath|mux5E2|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux6~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux6 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5|Mux7~2 (
// Equation(s):
// \datapath|mux5|Mux7~2_combout  = (\datapath|mux5|Mux7~1_combout ) # ((\datapath|mux5E2|Mux7~combout  & (\control|sel_mux5 [1] & !\control|sel_mux5 [0])))

	.dataa(\datapath|mux5|Mux7~1_combout ),
	.datab(\datapath|mux5E2|Mux7~combout ),
	.datac(\control|sel_mux5 [1]),
	.datad(\control|sel_mux5 [0]),
	.cin(gnd),
	.combout(\datapath|mux5|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5|Mux7~2 .lut_mask = 16'hAAEA;
defparam \datapath|mux5|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|R2|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R2_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R2|data_out [0]));

cycloneii_lcell_ff \datapath|R1|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|mux5|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|R1_ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|R1|data_out [0]));

cycloneii_lcell_comb \datapath|mux5E2|Mux7~0 (
// Equation(s):
// \datapath|mux5E2|Mux7~0_combout  = (\control|sel_5e2 [0] & (\datapath|R1|data_out [0] & !\control|sel_5e2 [1])) # (!\control|sel_5e2 [0] & ((\control|sel_5e2 [1])))

	.dataa(\control|sel_5e2 [0]),
	.datab(\datapath|R1|data_out [0]),
	.datac(\control|sel_5e2 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~0 .lut_mask = 16'h5858;
defparam \datapath|mux5E2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux7~1 (
// Equation(s):
// \datapath|mux5E2|Mux7~1_combout  = (\control|sel_5e2 [2] & (\datapath|mux5|Mux7~2_combout  & (!\control|sel_5e2 [0] & !\datapath|mux5E2|Mux7~0_combout ))) # (!\control|sel_5e2 [2] & (((\datapath|mux5E2|Mux7~0_combout ))))

	.dataa(\datapath|mux5|Mux7~2_combout ),
	.datab(\control|sel_5e2 [0]),
	.datac(\control|sel_5e2 [2]),
	.datad(\datapath|mux5E2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7~1 .lut_mask = 16'h0F20;
defparam \datapath|mux5E2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E2|Mux7 (
// Equation(s):
// \datapath|mux5E2|Mux7~combout  = (\datapath|mux5E2|Mux0~0_combout  & ((\datapath|mux5E2|Mux7~1_combout  & ((\datapath|R2|data_out [0]))) # (!\datapath|mux5E2|Mux7~1_combout  & (\datapath|R3|data_out [0])))) # (!\datapath|mux5E2|Mux0~0_combout  & 
// (((\datapath|mux5E2|Mux7~1_combout ))))

	.dataa(\datapath|R3|data_out [0]),
	.datab(\datapath|R2|data_out [0]),
	.datac(\datapath|mux5E2|Mux0~0_combout ),
	.datad(\datapath|mux5E2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath|mux5E2|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E2|Mux7 .lut_mask = 16'hCFA0;
defparam \datapath|mux5E2|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~1 (
// Equation(s):
// \datapath|compa|LessThan1~1_cout  = CARRY((!\datapath|mux5E1|Mux7~1_combout  & \datapath|mux5E2|Mux7~combout ))

	.dataa(\datapath|mux5E1|Mux7~1_combout ),
	.datab(\datapath|mux5E2|Mux7~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|compa|LessThan1~1_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~1 .lut_mask = 16'h0044;
defparam \datapath|compa|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~3 (
// Equation(s):
// \datapath|compa|LessThan1~3_cout  = CARRY((\datapath|mux5E1|Mux6~1_combout  & ((!\datapath|compa|LessThan1~1_cout ) # (!\datapath|mux5E2|Mux6~combout ))) # (!\datapath|mux5E1|Mux6~1_combout  & (!\datapath|mux5E2|Mux6~combout  & 
// !\datapath|compa|LessThan1~1_cout )))

	.dataa(\datapath|mux5E1|Mux6~1_combout ),
	.datab(\datapath|mux5E2|Mux6~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~1_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~3_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~3 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~5 (
// Equation(s):
// \datapath|compa|LessThan1~5_cout  = CARRY((\datapath|mux5E1|Mux5~1_combout  & (\datapath|mux5E2|Mux5~combout  & !\datapath|compa|LessThan1~3_cout )) # (!\datapath|mux5E1|Mux5~1_combout  & ((\datapath|mux5E2|Mux5~combout ) # 
// (!\datapath|compa|LessThan1~3_cout ))))

	.dataa(\datapath|mux5E1|Mux5~1_combout ),
	.datab(\datapath|mux5E2|Mux5~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~3_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~5_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~5 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~7 (
// Equation(s):
// \datapath|compa|LessThan1~7_cout  = CARRY((\datapath|mux5E1|Mux4~1_combout  & ((!\datapath|compa|LessThan1~5_cout ) # (!\datapath|mux5E2|Mux4~combout ))) # (!\datapath|mux5E1|Mux4~1_combout  & (!\datapath|mux5E2|Mux4~combout  & 
// !\datapath|compa|LessThan1~5_cout )))

	.dataa(\datapath|mux5E1|Mux4~1_combout ),
	.datab(\datapath|mux5E2|Mux4~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~5_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~7_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~7 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~9 (
// Equation(s):
// \datapath|compa|LessThan1~9_cout  = CARRY((\datapath|mux5E1|Mux3~1_combout  & (\datapath|mux5E2|Mux3~combout  & !\datapath|compa|LessThan1~7_cout )) # (!\datapath|mux5E1|Mux3~1_combout  & ((\datapath|mux5E2|Mux3~combout ) # 
// (!\datapath|compa|LessThan1~7_cout ))))

	.dataa(\datapath|mux5E1|Mux3~1_combout ),
	.datab(\datapath|mux5E2|Mux3~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~7_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~9_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~9 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~11 (
// Equation(s):
// \datapath|compa|LessThan1~11_cout  = CARRY((\datapath|mux5E1|Mux2~1_combout  & ((!\datapath|compa|LessThan1~9_cout ) # (!\datapath|mux5E2|Mux2~combout ))) # (!\datapath|mux5E1|Mux2~1_combout  & (!\datapath|mux5E2|Mux2~combout  & 
// !\datapath|compa|LessThan1~9_cout )))

	.dataa(\datapath|mux5E1|Mux2~1_combout ),
	.datab(\datapath|mux5E2|Mux2~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~9_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~11_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~11 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~13 (
// Equation(s):
// \datapath|compa|LessThan1~13_cout  = CARRY((\datapath|mux5E1|Mux1~1_combout  & (\datapath|mux5E2|Mux1~combout  & !\datapath|compa|LessThan1~11_cout )) # (!\datapath|mux5E1|Mux1~1_combout  & ((\datapath|mux5E2|Mux1~combout ) # 
// (!\datapath|compa|LessThan1~11_cout ))))

	.dataa(\datapath|mux5E1|Mux1~1_combout ),
	.datab(\datapath|mux5E2|Mux1~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~11_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan1~13_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan1~13 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan1~14 (
// Equation(s):
// \datapath|compa|LessThan1~14_combout  = (\datapath|mux5E1|Mux0~1_combout  & (\datapath|mux5E2|Mux0~combout  & \datapath|compa|LessThan1~13_cout )) # (!\datapath|mux5E1|Mux0~1_combout  & ((\datapath|mux5E2|Mux0~combout ) # 
// (\datapath|compa|LessThan1~13_cout )))

	.dataa(\datapath|mux5E1|Mux0~1_combout ),
	.datab(\datapath|mux5E2|Mux0~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan1~13_cout ),
	.combout(\datapath|compa|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|LessThan1~14 .lut_mask = 16'hD4D4;
defparam \datapath|compa|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector15~0 (
// Equation(s):
// \control|Selector15~0_combout  = (\datapath|compa|LessThan0~14_combout  & (\control|pstate.exe_jmph~regout  & (!\datapath|compa|Equal0~4_combout  & !\datapath|compa|LessThan1~14_combout )))

	.dataa(\datapath|compa|LessThan0~14_combout ),
	.datab(\control|pstate.exe_jmph~regout ),
	.datac(\datapath|compa|Equal0~4_combout ),
	.datad(\datapath|compa|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\control|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector15~0 .lut_mask = 16'h0008;
defparam \control|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_jmpl~0 (
// Equation(s):
// \control|state.exe_jmpl~0_combout  = (\datapath|IR|data_out [11] & (\datapath|IR|data_out [12] & \control|state.exe_cjmp~0_combout ))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\datapath|IR|data_out [12]),
	.datac(\control|state.exe_cjmp~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|state.exe_jmpl~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_jmpl~0 .lut_mask = 16'h8080;
defparam \control|state.exe_jmpl~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_jmpl (
	.clk(\clk~combout ),
	.datain(\control|state.exe_jmpl~0_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_jmpl~regout ));

cycloneii_lcell_comb \control|Selector15~1 (
// Equation(s):
// \control|Selector15~1_combout  = (\datapath|compa|Equal0~4_combout  & (((\control|pstate.exe_jmpl~regout  & !\datapath|compa|LessThan1~14_combout )))) # (!\datapath|compa|Equal0~4_combout  & (\control|pstate.exe_cjmp~regout  & 
// ((\datapath|compa|LessThan1~14_combout ))))

	.dataa(\control|pstate.exe_cjmp~regout ),
	.datab(\control|pstate.exe_jmpl~regout ),
	.datac(\datapath|compa|Equal0~4_combout ),
	.datad(\datapath|compa|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\control|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector15~1 .lut_mask = 16'h0AC0;
defparam \control|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux6~1 (
// Equation(s):
// \datapath|mux5E1|Mux6~1_combout  = (\datapath|mux5E1|Mux6~0_combout ) # ((\control|sel_5e1 [1] & (\datapath|R2|data_out [1] & !\control|sel_5e1 [0])))

	.dataa(\datapath|mux5E1|Mux6~0_combout ),
	.datab(\control|sel_5e1 [1]),
	.datac(\datapath|R2|data_out [1]),
	.datad(\control|sel_5e1 [0]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux6~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5E1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|mux5E1|Mux7~1 (
// Equation(s):
// \datapath|mux5E1|Mux7~1_combout  = (\datapath|mux5E1|Mux7~0_combout ) # ((\control|sel_5e1 [1] & (\datapath|R2|data_out [0] & !\control|sel_5e1 [0])))

	.dataa(\datapath|mux5E1|Mux7~0_combout ),
	.datab(\control|sel_5e1 [1]),
	.datac(\datapath|R2|data_out [0]),
	.datad(\control|sel_5e1 [0]),
	.cin(gnd),
	.combout(\datapath|mux5E1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|mux5E1|Mux7~1 .lut_mask = 16'hAAEA;
defparam \datapath|mux5E1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~1 (
// Equation(s):
// \datapath|compa|LessThan0~1_cout  = CARRY((!\datapath|mux5E2|Mux7~combout  & \datapath|mux5E1|Mux7~1_combout ))

	.dataa(\datapath|mux5E2|Mux7~combout ),
	.datab(\datapath|mux5E1|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath|compa|LessThan0~1_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~1 .lut_mask = 16'h0044;
defparam \datapath|compa|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~3 (
// Equation(s):
// \datapath|compa|LessThan0~3_cout  = CARRY((\datapath|mux5E2|Mux6~combout  & ((!\datapath|compa|LessThan0~1_cout ) # (!\datapath|mux5E1|Mux6~1_combout ))) # (!\datapath|mux5E2|Mux6~combout  & (!\datapath|mux5E1|Mux6~1_combout  & 
// !\datapath|compa|LessThan0~1_cout )))

	.dataa(\datapath|mux5E2|Mux6~combout ),
	.datab(\datapath|mux5E1|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~1_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~3_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~3 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~5 (
// Equation(s):
// \datapath|compa|LessThan0~5_cout  = CARRY((\datapath|mux5E2|Mux5~combout  & (\datapath|mux5E1|Mux5~1_combout  & !\datapath|compa|LessThan0~3_cout )) # (!\datapath|mux5E2|Mux5~combout  & ((\datapath|mux5E1|Mux5~1_combout ) # 
// (!\datapath|compa|LessThan0~3_cout ))))

	.dataa(\datapath|mux5E2|Mux5~combout ),
	.datab(\datapath|mux5E1|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~3_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~5_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~5 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~7 (
// Equation(s):
// \datapath|compa|LessThan0~7_cout  = CARRY((\datapath|mux5E2|Mux4~combout  & ((!\datapath|compa|LessThan0~5_cout ) # (!\datapath|mux5E1|Mux4~1_combout ))) # (!\datapath|mux5E2|Mux4~combout  & (!\datapath|mux5E1|Mux4~1_combout  & 
// !\datapath|compa|LessThan0~5_cout )))

	.dataa(\datapath|mux5E2|Mux4~combout ),
	.datab(\datapath|mux5E1|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~5_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~7_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~7 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~9 (
// Equation(s):
// \datapath|compa|LessThan0~9_cout  = CARRY((\datapath|mux5E2|Mux3~combout  & (\datapath|mux5E1|Mux3~1_combout  & !\datapath|compa|LessThan0~7_cout )) # (!\datapath|mux5E2|Mux3~combout  & ((\datapath|mux5E1|Mux3~1_combout ) # 
// (!\datapath|compa|LessThan0~7_cout ))))

	.dataa(\datapath|mux5E2|Mux3~combout ),
	.datab(\datapath|mux5E1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~7_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~9_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~9 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~11 (
// Equation(s):
// \datapath|compa|LessThan0~11_cout  = CARRY((\datapath|mux5E2|Mux2~combout  & ((!\datapath|compa|LessThan0~9_cout ) # (!\datapath|mux5E1|Mux2~1_combout ))) # (!\datapath|mux5E2|Mux2~combout  & (!\datapath|mux5E1|Mux2~1_combout  & 
// !\datapath|compa|LessThan0~9_cout )))

	.dataa(\datapath|mux5E2|Mux2~combout ),
	.datab(\datapath|mux5E1|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~9_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~11_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~11 .lut_mask = 16'h002B;
defparam \datapath|compa|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~13 (
// Equation(s):
// \datapath|compa|LessThan0~13_cout  = CARRY((\datapath|mux5E2|Mux1~combout  & (\datapath|mux5E1|Mux1~1_combout  & !\datapath|compa|LessThan0~11_cout )) # (!\datapath|mux5E2|Mux1~combout  & ((\datapath|mux5E1|Mux1~1_combout ) # 
// (!\datapath|compa|LessThan0~11_cout ))))

	.dataa(\datapath|mux5E2|Mux1~combout ),
	.datab(\datapath|mux5E1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~11_cout ),
	.combout(),
	.cout(\datapath|compa|LessThan0~13_cout ));
// synopsys translate_off
defparam \datapath|compa|LessThan0~13 .lut_mask = 16'h004D;
defparam \datapath|compa|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath|compa|LessThan0~14 (
// Equation(s):
// \datapath|compa|LessThan0~14_combout  = (\datapath|mux5E2|Mux0~combout  & (\datapath|mux5E1|Mux0~1_combout  & \datapath|compa|LessThan0~13_cout )) # (!\datapath|mux5E2|Mux0~combout  & ((\datapath|mux5E1|Mux0~1_combout ) # 
// (\datapath|compa|LessThan0~13_cout )))

	.dataa(\datapath|mux5E2|Mux0~combout ),
	.datab(\datapath|mux5E1|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath|compa|LessThan0~13_cout ),
	.combout(\datapath|compa|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath|compa|LessThan0~14 .lut_mask = 16'hD4D4;
defparam \datapath|compa|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector15~2 (
// Equation(s):
// \control|Selector15~2_combout  = (\control|pstate.exe_goto~regout ) # ((\control|Selector15~0_combout ) # ((\control|Selector15~1_combout  & !\datapath|compa|LessThan0~14_combout )))

	.dataa(\control|pstate.exe_goto~regout ),
	.datab(\control|Selector15~0_combout ),
	.datac(\control|Selector15~1_combout ),
	.datad(\datapath|compa|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\control|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector15~2 .lut_mask = 16'hEEFE;
defparam \control|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|mux2_in1[9] (
// Equation(s):
// \control|mux2_in1 [9] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [10])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [9])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [10]),
	.datac(\control|mux2_in1 [9]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [9]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[9] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|state.exe_cjmp~1 (
// Equation(s):
// \control|state.exe_cjmp~1_combout  = (\datapath|IR|data_out [11] & (\control|state.exe_cjmp~0_combout  & !\datapath|IR|data_out [12]))

	.dataa(\datapath|IR|data_out [11]),
	.datab(\control|state.exe_cjmp~0_combout ),
	.datac(vcc),
	.datad(\datapath|IR|data_out [12]),
	.cin(gnd),
	.combout(\control|state.exe_cjmp~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state.exe_cjmp~1 .lut_mask = 16'h0088;
defparam \control|state.exe_cjmp~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \control|pstate.exe_cjmp (
	.clk(\clk~combout ),
	.datain(\control|state.exe_cjmp~1_combout ),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\control|pstate.exe_cjmp~regout ));

cycloneii_lcell_comb \control|Selector32~1 (
// Equation(s):
// \control|Selector32~1_combout  = (!\control|pstate.exe_jmph~regout  & ((\datapath|compa|LessThan1~14_combout  & (\control|pstate.exe_cjmp~regout  & !\control|pstate.exe_jmpl~regout )) # (!\datapath|compa|LessThan1~14_combout  & 
// (!\control|pstate.exe_cjmp~regout  & \control|pstate.exe_jmpl~regout ))))

	.dataa(\control|pstate.exe_jmph~regout ),
	.datab(\datapath|compa|LessThan1~14_combout ),
	.datac(\control|pstate.exe_cjmp~regout ),
	.datad(\control|pstate.exe_jmpl~regout ),
	.cin(gnd),
	.combout(\control|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~1 .lut_mask = 16'h0140;
defparam \control|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector32~2 (
// Equation(s):
// \control|Selector32~2_combout  = (!\datapath|compa|LessThan0~14_combout  & (\control|Selector32~1_combout  & (\datapath|compa|Equal0~4_combout  $ (!\control|pstate.exe_jmpl~regout ))))

	.dataa(\datapath|compa|LessThan0~14_combout ),
	.datab(\datapath|compa|Equal0~4_combout ),
	.datac(\control|pstate.exe_jmpl~regout ),
	.datad(\control|Selector32~1_combout ),
	.cin(gnd),
	.combout(\control|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~2 .lut_mask = 16'h4100;
defparam \control|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector32~3 (
// Equation(s):
// \control|Selector32~3_combout  = (!\control|pstate.exe_jmpl~regout  & !\control|pstate.exe_cjmp~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\control|pstate.exe_jmpl~regout ),
	.datad(\control|pstate.exe_cjmp~regout ),
	.cin(gnd),
	.combout(\control|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~3 .lut_mask = 16'h000F;
defparam \control|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector32~4 (
// Equation(s):
// \control|Selector32~4_combout  = (\control|Selector32~0_combout ) # ((\control|Selector32~2_combout ) # ((\control|Selector15~0_combout  & \control|Selector32~3_combout )))

	.dataa(\control|Selector32~0_combout ),
	.datab(\control|Selector32~2_combout ),
	.datac(\control|Selector15~0_combout ),
	.datad(\control|Selector32~3_combout ),
	.cin(gnd),
	.combout(\control|Selector32~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector32~4 .lut_mask = 16'hFEEE;
defparam \control|Selector32~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|sel_mux_pc (
// Equation(s):
// \control|sel_mux_pc~combout  = (\control|Selector32~4_combout  & (\control|pstate.fetch~regout )) # (!\control|Selector32~4_combout  & ((\control|sel_mux_pc~combout )))

	.dataa(vcc),
	.datab(\control|pstate.fetch~regout ),
	.datac(\control|sel_mux_pc~combout ),
	.datad(\control|Selector32~4_combout ),
	.cin(gnd),
	.combout(\control|sel_mux_pc~combout ),
	.cout());
// synopsys translate_off
defparam \control|sel_mux_pc .lut_mask = 16'hCCF0;
defparam \control|sel_mux_pc .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[9] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[9]~28_combout ),
	.sdata(\control|mux2_in1 [9]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [9]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[9] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [9]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [9]));

cycloneii_lcell_comb \control|mux2_in1[8] (
// Equation(s):
// \control|mux2_in1 [8] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [9])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [8])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [9]),
	.datac(\control|mux2_in1 [8]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [8]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[8] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[8] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[8]~26_combout ),
	.sdata(\control|mux2_in1 [8]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [8]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[8] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [8]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [8]));

cycloneii_lcell_comb \control|mux2_in1[7] (
// Equation(s):
// \control|mux2_in1 [7] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [8])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [7])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [8]),
	.datac(\control|mux2_in1 [7]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [7]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[7] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[7] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[7]~24_combout ),
	.sdata(\control|mux2_in1 [7]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [7]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[7] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [7]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [7]));

cycloneii_lcell_comb \control|mux2_in1[6] (
// Equation(s):
// \control|mux2_in1 [6] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [7])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [6])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [7]),
	.datac(\control|mux2_in1 [6]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [6]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[6] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[6] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[6]~22_combout ),
	.sdata(\control|mux2_in1 [6]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [6]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[6] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [6]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [6]));

cycloneii_lcell_comb \control|mux2_in1[5] (
// Equation(s):
// \control|mux2_in1 [5] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [6])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [5])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [6]),
	.datac(\control|mux2_in1 [5]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [5]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[5] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[5] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[5]~20_combout ),
	.sdata(\control|mux2_in1 [5]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [5]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[5] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [5]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [5]));

cycloneii_lcell_comb \control|mux2_in1[4] (
// Equation(s):
// \control|mux2_in1 [4] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [5])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [4])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [5]),
	.datac(\control|mux2_in1 [4]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [4]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[4] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[4] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[4]~18_combout ),
	.sdata(\control|mux2_in1 [4]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [4]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[4] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [4]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [4]));

cycloneii_lcell_comb \control|mux2_in1[3] (
// Equation(s):
// \control|mux2_in1 [3] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [4])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [3])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [4]),
	.datac(\control|mux2_in1 [3]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [3]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[3] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[3] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[3]~16_combout ),
	.sdata(\control|mux2_in1 [3]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [3]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[3] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [3]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [3]));

cycloneii_lcell_comb \control|mux2_in1[2] (
// Equation(s):
// \control|mux2_in1 [2] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [3])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [2])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [3]),
	.datac(\control|mux2_in1 [2]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [2]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[2] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[2] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[2]~14_combout ),
	.sdata(\control|mux2_in1 [2]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [2]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[2] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [2]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [2]));

cycloneii_lcell_comb \control|mux2_in1[1] (
// Equation(s):
// \control|mux2_in1 [1] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [2])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [1])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [2]),
	.datac(\control|mux2_in1 [1]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [1]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[1] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[1] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[1]~12_combout ),
	.sdata(\control|mux2_in1 [1]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [1]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[1] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [1]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [1]));

cycloneii_lcell_comb \control|mux2_in1[0] (
// Equation(s):
// \control|mux2_in1 [0] = (\control|Selector15~2_combout  & (\datapath|IR|data_out [1])) # (!\control|Selector15~2_combout  & ((\control|mux2_in1 [0])))

	.dataa(vcc),
	.datab(\datapath|IR|data_out [1]),
	.datac(\control|mux2_in1 [0]),
	.datad(\control|Selector15~2_combout ),
	.cin(gnd),
	.combout(\control|mux2_in1 [0]),
	.cout());
// synopsys translate_off
defparam \control|mux2_in1[0] .lut_mask = 16'hCCF0;
defparam \control|mux2_in1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath|pcounter|addr_tmp[0] (
	.clk(\clk~combout ),
	.datain(\datapath|pcounter|addr_tmp[0]~10_combout ),
	.sdata(\control|mux2_in1 [0]),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(!\control|sel_mux_pc~combout ),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|pcounter|addr_tmp [0]));

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[11] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [11]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [11]));

cycloneii_lcell_comb \control|Selector16~0 (
// Equation(s):
// \control|Selector16~0_combout  = (\datapath|IR|data_out [13] & (!\datapath|IR|data_out [14] & ((\datapath|IR|data_out [11]) # (\datapath|IR|data_out [12]))))

	.dataa(\datapath|IR|data_out [13]),
	.datab(\datapath|IR|data_out [11]),
	.datac(\datapath|IR|data_out [12]),
	.datad(\datapath|IR|data_out [14]),
	.cin(gnd),
	.combout(\control|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector16~0 .lut_mask = 16'h00A8;
defparam \control|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector16~1 (
// Equation(s):
// \control|Selector16~1_combout  = (\datapath|IR|data_out [15] & ((\datapath|IR|data_out [13]) # (\datapath|IR|data_out [14])))

	.dataa(\datapath|IR|data_out [15]),
	.datab(\datapath|IR|data_out [13]),
	.datac(\datapath|IR|data_out [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\control|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector16~1 .lut_mask = 16'hA8A8;
defparam \control|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \control|Selector16~2 (
// Equation(s):
// \control|Selector16~2_combout  = (\control|pstate.decode~regout  & ((\control|Selector16~0_combout ) # ((\control|Selector16~1_combout )))) # (!\control|pstate.decode~regout  & (((!\control|pstate.fetch~regout ))))

	.dataa(\control|pstate.decode~regout ),
	.datab(\control|Selector16~0_combout ),
	.datac(\control|Selector16~1_combout ),
	.datad(\control|pstate.fetch~regout ),
	.cin(gnd),
	.combout(\control|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|Selector16~2 .lut_mask = 16'hA8FD;
defparam \control|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\datapath|pcounter|addr_tmp [9],\datapath|pcounter|addr_tmp [8],\datapath|pcounter|addr_tmp [7],\datapath|pcounter|addr_tmp [6],\datapath|pcounter|addr_tmp [5],\datapath|pcounter|addr_tmp [4],\datapath|pcounter|addr_tmp [3],\datapath|pcounter|addr_tmp [2],\datapath|pcounter|addr_tmp [1],
\datapath|pcounter|addr_tmp [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath|pmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "PRGDATA.mif";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ALTSYNCRAM";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath|IR|data_out[0] (
	.clk(\clk~combout ),
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [0]),
	.sdata(gnd),
	.aclr(\rst~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|Selector16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath|IR|data_out [0]));

cycloneii_io \teste[0]~I (
	.datain(\control|Selector16~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[0]));
// synopsys translate_off
defparam \teste[0]~I .input_async_reset = "none";
defparam \teste[0]~I .input_power_up = "low";
defparam \teste[0]~I .input_register_mode = "none";
defparam \teste[0]~I .input_sync_reset = "none";
defparam \teste[0]~I .oe_async_reset = "none";
defparam \teste[0]~I .oe_power_up = "low";
defparam \teste[0]~I .oe_register_mode = "none";
defparam \teste[0]~I .oe_sync_reset = "none";
defparam \teste[0]~I .operation_mode = "output";
defparam \teste[0]~I .output_async_reset = "none";
defparam \teste[0]~I .output_power_up = "low";
defparam \teste[0]~I .output_register_mode = "none";
defparam \teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[1]~I (
	.datain(\control|Selector16~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[1]));
// synopsys translate_off
defparam \teste[1]~I .input_async_reset = "none";
defparam \teste[1]~I .input_power_up = "low";
defparam \teste[1]~I .input_register_mode = "none";
defparam \teste[1]~I .input_sync_reset = "none";
defparam \teste[1]~I .oe_async_reset = "none";
defparam \teste[1]~I .oe_power_up = "low";
defparam \teste[1]~I .oe_register_mode = "none";
defparam \teste[1]~I .oe_sync_reset = "none";
defparam \teste[1]~I .operation_mode = "output";
defparam \teste[1]~I .output_async_reset = "none";
defparam \teste[1]~I .output_power_up = "low";
defparam \teste[1]~I .output_register_mode = "none";
defparam \teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[2]~I (
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[2]));
// synopsys translate_off
defparam \teste[2]~I .input_async_reset = "none";
defparam \teste[2]~I .input_power_up = "low";
defparam \teste[2]~I .input_register_mode = "none";
defparam \teste[2]~I .input_sync_reset = "none";
defparam \teste[2]~I .oe_async_reset = "none";
defparam \teste[2]~I .oe_power_up = "low";
defparam \teste[2]~I .oe_register_mode = "none";
defparam \teste[2]~I .oe_sync_reset = "none";
defparam \teste[2]~I .operation_mode = "output";
defparam \teste[2]~I .output_async_reset = "none";
defparam \teste[2]~I .output_power_up = "low";
defparam \teste[2]~I .output_register_mode = "none";
defparam \teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[3]~I (
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[3]));
// synopsys translate_off
defparam \teste[3]~I .input_async_reset = "none";
defparam \teste[3]~I .input_power_up = "low";
defparam \teste[3]~I .input_register_mode = "none";
defparam \teste[3]~I .input_sync_reset = "none";
defparam \teste[3]~I .oe_async_reset = "none";
defparam \teste[3]~I .oe_power_up = "low";
defparam \teste[3]~I .oe_register_mode = "none";
defparam \teste[3]~I .oe_sync_reset = "none";
defparam \teste[3]~I .operation_mode = "output";
defparam \teste[3]~I .output_async_reset = "none";
defparam \teste[3]~I .output_power_up = "low";
defparam \teste[3]~I .output_register_mode = "none";
defparam \teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[4]~I (
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[4]));
// synopsys translate_off
defparam \teste[4]~I .input_async_reset = "none";
defparam \teste[4]~I .input_power_up = "low";
defparam \teste[4]~I .input_register_mode = "none";
defparam \teste[4]~I .input_sync_reset = "none";
defparam \teste[4]~I .oe_async_reset = "none";
defparam \teste[4]~I .oe_power_up = "low";
defparam \teste[4]~I .oe_register_mode = "none";
defparam \teste[4]~I .oe_sync_reset = "none";
defparam \teste[4]~I .operation_mode = "output";
defparam \teste[4]~I .output_async_reset = "none";
defparam \teste[4]~I .output_power_up = "low";
defparam \teste[4]~I .output_register_mode = "none";
defparam \teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[5]~I (
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[5]));
// synopsys translate_off
defparam \teste[5]~I .input_async_reset = "none";
defparam \teste[5]~I .input_power_up = "low";
defparam \teste[5]~I .input_register_mode = "none";
defparam \teste[5]~I .input_sync_reset = "none";
defparam \teste[5]~I .oe_async_reset = "none";
defparam \teste[5]~I .oe_power_up = "low";
defparam \teste[5]~I .oe_register_mode = "none";
defparam \teste[5]~I .oe_sync_reset = "none";
defparam \teste[5]~I .operation_mode = "output";
defparam \teste[5]~I .output_async_reset = "none";
defparam \teste[5]~I .output_power_up = "low";
defparam \teste[5]~I .output_register_mode = "none";
defparam \teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[6]~I (
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[6]));
// synopsys translate_off
defparam \teste[6]~I .input_async_reset = "none";
defparam \teste[6]~I .input_power_up = "low";
defparam \teste[6]~I .input_register_mode = "none";
defparam \teste[6]~I .input_sync_reset = "none";
defparam \teste[6]~I .oe_async_reset = "none";
defparam \teste[6]~I .oe_power_up = "low";
defparam \teste[6]~I .oe_register_mode = "none";
defparam \teste[6]~I .oe_sync_reset = "none";
defparam \teste[6]~I .operation_mode = "output";
defparam \teste[6]~I .output_async_reset = "none";
defparam \teste[6]~I .output_power_up = "low";
defparam \teste[6]~I .output_register_mode = "none";
defparam \teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste[7]~I (
	.datain(\datapath|pmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste[7]));
// synopsys translate_off
defparam \teste[7]~I .input_async_reset = "none";
defparam \teste[7]~I .input_power_up = "low";
defparam \teste[7]~I .input_register_mode = "none";
defparam \teste[7]~I .input_sync_reset = "none";
defparam \teste[7]~I .oe_async_reset = "none";
defparam \teste[7]~I .oe_power_up = "low";
defparam \teste[7]~I .oe_register_mode = "none";
defparam \teste[7]~I .oe_sync_reset = "none";
defparam \teste[7]~I .operation_mode = "output";
defparam \teste[7]~I .output_async_reset = "none";
defparam \teste[7]~I .output_power_up = "low";
defparam \teste[7]~I .output_register_mode = "none";
defparam \teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[0]~I (
	.datain(\datapath|IR|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[0]));
// synopsys translate_off
defparam \teste2[0]~I .input_async_reset = "none";
defparam \teste2[0]~I .input_power_up = "low";
defparam \teste2[0]~I .input_register_mode = "none";
defparam \teste2[0]~I .input_sync_reset = "none";
defparam \teste2[0]~I .oe_async_reset = "none";
defparam \teste2[0]~I .oe_power_up = "low";
defparam \teste2[0]~I .oe_register_mode = "none";
defparam \teste2[0]~I .oe_sync_reset = "none";
defparam \teste2[0]~I .operation_mode = "output";
defparam \teste2[0]~I .output_async_reset = "none";
defparam \teste2[0]~I .output_power_up = "low";
defparam \teste2[0]~I .output_register_mode = "none";
defparam \teste2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[1]~I (
	.datain(\datapath|IR|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[1]));
// synopsys translate_off
defparam \teste2[1]~I .input_async_reset = "none";
defparam \teste2[1]~I .input_power_up = "low";
defparam \teste2[1]~I .input_register_mode = "none";
defparam \teste2[1]~I .input_sync_reset = "none";
defparam \teste2[1]~I .oe_async_reset = "none";
defparam \teste2[1]~I .oe_power_up = "low";
defparam \teste2[1]~I .oe_register_mode = "none";
defparam \teste2[1]~I .oe_sync_reset = "none";
defparam \teste2[1]~I .operation_mode = "output";
defparam \teste2[1]~I .output_async_reset = "none";
defparam \teste2[1]~I .output_power_up = "low";
defparam \teste2[1]~I .output_register_mode = "none";
defparam \teste2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[2]~I (
	.datain(\datapath|IR|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[2]));
// synopsys translate_off
defparam \teste2[2]~I .input_async_reset = "none";
defparam \teste2[2]~I .input_power_up = "low";
defparam \teste2[2]~I .input_register_mode = "none";
defparam \teste2[2]~I .input_sync_reset = "none";
defparam \teste2[2]~I .oe_async_reset = "none";
defparam \teste2[2]~I .oe_power_up = "low";
defparam \teste2[2]~I .oe_register_mode = "none";
defparam \teste2[2]~I .oe_sync_reset = "none";
defparam \teste2[2]~I .operation_mode = "output";
defparam \teste2[2]~I .output_async_reset = "none";
defparam \teste2[2]~I .output_power_up = "low";
defparam \teste2[2]~I .output_register_mode = "none";
defparam \teste2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[3]~I (
	.datain(\datapath|IR|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[3]));
// synopsys translate_off
defparam \teste2[3]~I .input_async_reset = "none";
defparam \teste2[3]~I .input_power_up = "low";
defparam \teste2[3]~I .input_register_mode = "none";
defparam \teste2[3]~I .input_sync_reset = "none";
defparam \teste2[3]~I .oe_async_reset = "none";
defparam \teste2[3]~I .oe_power_up = "low";
defparam \teste2[3]~I .oe_register_mode = "none";
defparam \teste2[3]~I .oe_sync_reset = "none";
defparam \teste2[3]~I .operation_mode = "output";
defparam \teste2[3]~I .output_async_reset = "none";
defparam \teste2[3]~I .output_power_up = "low";
defparam \teste2[3]~I .output_register_mode = "none";
defparam \teste2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[4]~I (
	.datain(\datapath|IR|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[4]));
// synopsys translate_off
defparam \teste2[4]~I .input_async_reset = "none";
defparam \teste2[4]~I .input_power_up = "low";
defparam \teste2[4]~I .input_register_mode = "none";
defparam \teste2[4]~I .input_sync_reset = "none";
defparam \teste2[4]~I .oe_async_reset = "none";
defparam \teste2[4]~I .oe_power_up = "low";
defparam \teste2[4]~I .oe_register_mode = "none";
defparam \teste2[4]~I .oe_sync_reset = "none";
defparam \teste2[4]~I .operation_mode = "output";
defparam \teste2[4]~I .output_async_reset = "none";
defparam \teste2[4]~I .output_power_up = "low";
defparam \teste2[4]~I .output_register_mode = "none";
defparam \teste2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[5]~I (
	.datain(\datapath|IR|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[5]));
// synopsys translate_off
defparam \teste2[5]~I .input_async_reset = "none";
defparam \teste2[5]~I .input_power_up = "low";
defparam \teste2[5]~I .input_register_mode = "none";
defparam \teste2[5]~I .input_sync_reset = "none";
defparam \teste2[5]~I .oe_async_reset = "none";
defparam \teste2[5]~I .oe_power_up = "low";
defparam \teste2[5]~I .oe_register_mode = "none";
defparam \teste2[5]~I .oe_sync_reset = "none";
defparam \teste2[5]~I .operation_mode = "output";
defparam \teste2[5]~I .output_async_reset = "none";
defparam \teste2[5]~I .output_power_up = "low";
defparam \teste2[5]~I .output_register_mode = "none";
defparam \teste2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[6]~I (
	.datain(\datapath|IR|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[6]));
// synopsys translate_off
defparam \teste2[6]~I .input_async_reset = "none";
defparam \teste2[6]~I .input_power_up = "low";
defparam \teste2[6]~I .input_register_mode = "none";
defparam \teste2[6]~I .input_sync_reset = "none";
defparam \teste2[6]~I .oe_async_reset = "none";
defparam \teste2[6]~I .oe_power_up = "low";
defparam \teste2[6]~I .oe_register_mode = "none";
defparam \teste2[6]~I .oe_sync_reset = "none";
defparam \teste2[6]~I .operation_mode = "output";
defparam \teste2[6]~I .output_async_reset = "none";
defparam \teste2[6]~I .output_power_up = "low";
defparam \teste2[6]~I .output_register_mode = "none";
defparam \teste2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[7]~I (
	.datain(\datapath|IR|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[7]));
// synopsys translate_off
defparam \teste2[7]~I .input_async_reset = "none";
defparam \teste2[7]~I .input_power_up = "low";
defparam \teste2[7]~I .input_register_mode = "none";
defparam \teste2[7]~I .input_sync_reset = "none";
defparam \teste2[7]~I .oe_async_reset = "none";
defparam \teste2[7]~I .oe_power_up = "low";
defparam \teste2[7]~I .oe_register_mode = "none";
defparam \teste2[7]~I .oe_sync_reset = "none";
defparam \teste2[7]~I .operation_mode = "output";
defparam \teste2[7]~I .output_async_reset = "none";
defparam \teste2[7]~I .output_power_up = "low";
defparam \teste2[7]~I .output_register_mode = "none";
defparam \teste2[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[8]~I (
	.datain(\datapath|IR|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[8]));
// synopsys translate_off
defparam \teste2[8]~I .input_async_reset = "none";
defparam \teste2[8]~I .input_power_up = "low";
defparam \teste2[8]~I .input_register_mode = "none";
defparam \teste2[8]~I .input_sync_reset = "none";
defparam \teste2[8]~I .oe_async_reset = "none";
defparam \teste2[8]~I .oe_power_up = "low";
defparam \teste2[8]~I .oe_register_mode = "none";
defparam \teste2[8]~I .oe_sync_reset = "none";
defparam \teste2[8]~I .operation_mode = "output";
defparam \teste2[8]~I .output_async_reset = "none";
defparam \teste2[8]~I .output_power_up = "low";
defparam \teste2[8]~I .output_register_mode = "none";
defparam \teste2[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[9]~I (
	.datain(\datapath|IR|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[9]));
// synopsys translate_off
defparam \teste2[9]~I .input_async_reset = "none";
defparam \teste2[9]~I .input_power_up = "low";
defparam \teste2[9]~I .input_register_mode = "none";
defparam \teste2[9]~I .input_sync_reset = "none";
defparam \teste2[9]~I .oe_async_reset = "none";
defparam \teste2[9]~I .oe_power_up = "low";
defparam \teste2[9]~I .oe_register_mode = "none";
defparam \teste2[9]~I .oe_sync_reset = "none";
defparam \teste2[9]~I .operation_mode = "output";
defparam \teste2[9]~I .output_async_reset = "none";
defparam \teste2[9]~I .output_power_up = "low";
defparam \teste2[9]~I .output_register_mode = "none";
defparam \teste2[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[10]~I (
	.datain(\datapath|IR|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[10]));
// synopsys translate_off
defparam \teste2[10]~I .input_async_reset = "none";
defparam \teste2[10]~I .input_power_up = "low";
defparam \teste2[10]~I .input_register_mode = "none";
defparam \teste2[10]~I .input_sync_reset = "none";
defparam \teste2[10]~I .oe_async_reset = "none";
defparam \teste2[10]~I .oe_power_up = "low";
defparam \teste2[10]~I .oe_register_mode = "none";
defparam \teste2[10]~I .oe_sync_reset = "none";
defparam \teste2[10]~I .operation_mode = "output";
defparam \teste2[10]~I .output_async_reset = "none";
defparam \teste2[10]~I .output_power_up = "low";
defparam \teste2[10]~I .output_register_mode = "none";
defparam \teste2[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[11]~I (
	.datain(\datapath|IR|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[11]));
// synopsys translate_off
defparam \teste2[11]~I .input_async_reset = "none";
defparam \teste2[11]~I .input_power_up = "low";
defparam \teste2[11]~I .input_register_mode = "none";
defparam \teste2[11]~I .input_sync_reset = "none";
defparam \teste2[11]~I .oe_async_reset = "none";
defparam \teste2[11]~I .oe_power_up = "low";
defparam \teste2[11]~I .oe_register_mode = "none";
defparam \teste2[11]~I .oe_sync_reset = "none";
defparam \teste2[11]~I .operation_mode = "output";
defparam \teste2[11]~I .output_async_reset = "none";
defparam \teste2[11]~I .output_power_up = "low";
defparam \teste2[11]~I .output_register_mode = "none";
defparam \teste2[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[12]~I (
	.datain(\datapath|IR|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[12]));
// synopsys translate_off
defparam \teste2[12]~I .input_async_reset = "none";
defparam \teste2[12]~I .input_power_up = "low";
defparam \teste2[12]~I .input_register_mode = "none";
defparam \teste2[12]~I .input_sync_reset = "none";
defparam \teste2[12]~I .oe_async_reset = "none";
defparam \teste2[12]~I .oe_power_up = "low";
defparam \teste2[12]~I .oe_register_mode = "none";
defparam \teste2[12]~I .oe_sync_reset = "none";
defparam \teste2[12]~I .operation_mode = "output";
defparam \teste2[12]~I .output_async_reset = "none";
defparam \teste2[12]~I .output_power_up = "low";
defparam \teste2[12]~I .output_register_mode = "none";
defparam \teste2[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[13]~I (
	.datain(\datapath|IR|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[13]));
// synopsys translate_off
defparam \teste2[13]~I .input_async_reset = "none";
defparam \teste2[13]~I .input_power_up = "low";
defparam \teste2[13]~I .input_register_mode = "none";
defparam \teste2[13]~I .input_sync_reset = "none";
defparam \teste2[13]~I .oe_async_reset = "none";
defparam \teste2[13]~I .oe_power_up = "low";
defparam \teste2[13]~I .oe_register_mode = "none";
defparam \teste2[13]~I .oe_sync_reset = "none";
defparam \teste2[13]~I .operation_mode = "output";
defparam \teste2[13]~I .output_async_reset = "none";
defparam \teste2[13]~I .output_power_up = "low";
defparam \teste2[13]~I .output_register_mode = "none";
defparam \teste2[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[14]~I (
	.datain(\datapath|IR|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[14]));
// synopsys translate_off
defparam \teste2[14]~I .input_async_reset = "none";
defparam \teste2[14]~I .input_power_up = "low";
defparam \teste2[14]~I .input_register_mode = "none";
defparam \teste2[14]~I .input_sync_reset = "none";
defparam \teste2[14]~I .oe_async_reset = "none";
defparam \teste2[14]~I .oe_power_up = "low";
defparam \teste2[14]~I .oe_register_mode = "none";
defparam \teste2[14]~I .oe_sync_reset = "none";
defparam \teste2[14]~I .operation_mode = "output";
defparam \teste2[14]~I .output_async_reset = "none";
defparam \teste2[14]~I .output_power_up = "low";
defparam \teste2[14]~I .output_register_mode = "none";
defparam \teste2[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \teste2[15]~I (
	.datain(\datapath|IR|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(teste2[15]));
// synopsys translate_off
defparam \teste2[15]~I .input_async_reset = "none";
defparam \teste2[15]~I .input_power_up = "low";
defparam \teste2[15]~I .input_register_mode = "none";
defparam \teste2[15]~I .input_sync_reset = "none";
defparam \teste2[15]~I .oe_async_reset = "none";
defparam \teste2[15]~I .oe_power_up = "low";
defparam \teste2[15]~I .oe_register_mode = "none";
defparam \teste2[15]~I .oe_sync_reset = "none";
defparam \teste2[15]~I .operation_mode = "output";
defparam \teste2[15]~I .output_async_reset = "none";
defparam \teste2[15]~I .output_power_up = "low";
defparam \teste2[15]~I .output_register_mode = "none";
defparam \teste2[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[0]));
// synopsys translate_off
defparam \pinin[0]~I .input_async_reset = "none";
defparam \pinin[0]~I .input_power_up = "low";
defparam \pinin[0]~I .input_register_mode = "none";
defparam \pinin[0]~I .input_sync_reset = "none";
defparam \pinin[0]~I .oe_async_reset = "none";
defparam \pinin[0]~I .oe_power_up = "low";
defparam \pinin[0]~I .oe_register_mode = "none";
defparam \pinin[0]~I .oe_sync_reset = "none";
defparam \pinin[0]~I .operation_mode = "input";
defparam \pinin[0]~I .output_async_reset = "none";
defparam \pinin[0]~I .output_power_up = "low";
defparam \pinin[0]~I .output_register_mode = "none";
defparam \pinin[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[1]));
// synopsys translate_off
defparam \pinin[1]~I .input_async_reset = "none";
defparam \pinin[1]~I .input_power_up = "low";
defparam \pinin[1]~I .input_register_mode = "none";
defparam \pinin[1]~I .input_sync_reset = "none";
defparam \pinin[1]~I .oe_async_reset = "none";
defparam \pinin[1]~I .oe_power_up = "low";
defparam \pinin[1]~I .oe_register_mode = "none";
defparam \pinin[1]~I .oe_sync_reset = "none";
defparam \pinin[1]~I .operation_mode = "input";
defparam \pinin[1]~I .output_async_reset = "none";
defparam \pinin[1]~I .output_power_up = "low";
defparam \pinin[1]~I .output_register_mode = "none";
defparam \pinin[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[2]));
// synopsys translate_off
defparam \pinin[2]~I .input_async_reset = "none";
defparam \pinin[2]~I .input_power_up = "low";
defparam \pinin[2]~I .input_register_mode = "none";
defparam \pinin[2]~I .input_sync_reset = "none";
defparam \pinin[2]~I .oe_async_reset = "none";
defparam \pinin[2]~I .oe_power_up = "low";
defparam \pinin[2]~I .oe_register_mode = "none";
defparam \pinin[2]~I .oe_sync_reset = "none";
defparam \pinin[2]~I .operation_mode = "input";
defparam \pinin[2]~I .output_async_reset = "none";
defparam \pinin[2]~I .output_power_up = "low";
defparam \pinin[2]~I .output_register_mode = "none";
defparam \pinin[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[3]));
// synopsys translate_off
defparam \pinin[3]~I .input_async_reset = "none";
defparam \pinin[3]~I .input_power_up = "low";
defparam \pinin[3]~I .input_register_mode = "none";
defparam \pinin[3]~I .input_sync_reset = "none";
defparam \pinin[3]~I .oe_async_reset = "none";
defparam \pinin[3]~I .oe_power_up = "low";
defparam \pinin[3]~I .oe_register_mode = "none";
defparam \pinin[3]~I .oe_sync_reset = "none";
defparam \pinin[3]~I .operation_mode = "input";
defparam \pinin[3]~I .output_async_reset = "none";
defparam \pinin[3]~I .output_power_up = "low";
defparam \pinin[3]~I .output_register_mode = "none";
defparam \pinin[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[4]));
// synopsys translate_off
defparam \pinin[4]~I .input_async_reset = "none";
defparam \pinin[4]~I .input_power_up = "low";
defparam \pinin[4]~I .input_register_mode = "none";
defparam \pinin[4]~I .input_sync_reset = "none";
defparam \pinin[4]~I .oe_async_reset = "none";
defparam \pinin[4]~I .oe_power_up = "low";
defparam \pinin[4]~I .oe_register_mode = "none";
defparam \pinin[4]~I .oe_sync_reset = "none";
defparam \pinin[4]~I .operation_mode = "input";
defparam \pinin[4]~I .output_async_reset = "none";
defparam \pinin[4]~I .output_power_up = "low";
defparam \pinin[4]~I .output_register_mode = "none";
defparam \pinin[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[5]));
// synopsys translate_off
defparam \pinin[5]~I .input_async_reset = "none";
defparam \pinin[5]~I .input_power_up = "low";
defparam \pinin[5]~I .input_register_mode = "none";
defparam \pinin[5]~I .input_sync_reset = "none";
defparam \pinin[5]~I .oe_async_reset = "none";
defparam \pinin[5]~I .oe_power_up = "low";
defparam \pinin[5]~I .oe_register_mode = "none";
defparam \pinin[5]~I .oe_sync_reset = "none";
defparam \pinin[5]~I .operation_mode = "input";
defparam \pinin[5]~I .output_async_reset = "none";
defparam \pinin[5]~I .output_power_up = "low";
defparam \pinin[5]~I .output_register_mode = "none";
defparam \pinin[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[6]));
// synopsys translate_off
defparam \pinin[6]~I .input_async_reset = "none";
defparam \pinin[6]~I .input_power_up = "low";
defparam \pinin[6]~I .input_register_mode = "none";
defparam \pinin[6]~I .input_sync_reset = "none";
defparam \pinin[6]~I .oe_async_reset = "none";
defparam \pinin[6]~I .oe_power_up = "low";
defparam \pinin[6]~I .oe_register_mode = "none";
defparam \pinin[6]~I .oe_sync_reset = "none";
defparam \pinin[6]~I .operation_mode = "input";
defparam \pinin[6]~I .output_async_reset = "none";
defparam \pinin[6]~I .output_power_up = "low";
defparam \pinin[6]~I .output_register_mode = "none";
defparam \pinin[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinin[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinin[7]));
// synopsys translate_off
defparam \pinin[7]~I .input_async_reset = "none";
defparam \pinin[7]~I .input_power_up = "low";
defparam \pinin[7]~I .input_register_mode = "none";
defparam \pinin[7]~I .input_sync_reset = "none";
defparam \pinin[7]~I .oe_async_reset = "none";
defparam \pinin[7]~I .oe_power_up = "low";
defparam \pinin[7]~I .oe_register_mode = "none";
defparam \pinin[7]~I .oe_sync_reset = "none";
defparam \pinin[7]~I .operation_mode = "input";
defparam \pinin[7]~I .output_async_reset = "none";
defparam \pinin[7]~I .output_power_up = "low";
defparam \pinin[7]~I .output_register_mode = "none";
defparam \pinin[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[0]));
// synopsys translate_off
defparam \pinout[0]~I .input_async_reset = "none";
defparam \pinout[0]~I .input_power_up = "low";
defparam \pinout[0]~I .input_register_mode = "none";
defparam \pinout[0]~I .input_sync_reset = "none";
defparam \pinout[0]~I .oe_async_reset = "none";
defparam \pinout[0]~I .oe_power_up = "low";
defparam \pinout[0]~I .oe_register_mode = "none";
defparam \pinout[0]~I .oe_sync_reset = "none";
defparam \pinout[0]~I .operation_mode = "output";
defparam \pinout[0]~I .output_async_reset = "none";
defparam \pinout[0]~I .output_power_up = "low";
defparam \pinout[0]~I .output_register_mode = "none";
defparam \pinout[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[1]));
// synopsys translate_off
defparam \pinout[1]~I .input_async_reset = "none";
defparam \pinout[1]~I .input_power_up = "low";
defparam \pinout[1]~I .input_register_mode = "none";
defparam \pinout[1]~I .input_sync_reset = "none";
defparam \pinout[1]~I .oe_async_reset = "none";
defparam \pinout[1]~I .oe_power_up = "low";
defparam \pinout[1]~I .oe_register_mode = "none";
defparam \pinout[1]~I .oe_sync_reset = "none";
defparam \pinout[1]~I .operation_mode = "output";
defparam \pinout[1]~I .output_async_reset = "none";
defparam \pinout[1]~I .output_power_up = "low";
defparam \pinout[1]~I .output_register_mode = "none";
defparam \pinout[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[2]));
// synopsys translate_off
defparam \pinout[2]~I .input_async_reset = "none";
defparam \pinout[2]~I .input_power_up = "low";
defparam \pinout[2]~I .input_register_mode = "none";
defparam \pinout[2]~I .input_sync_reset = "none";
defparam \pinout[2]~I .oe_async_reset = "none";
defparam \pinout[2]~I .oe_power_up = "low";
defparam \pinout[2]~I .oe_register_mode = "none";
defparam \pinout[2]~I .oe_sync_reset = "none";
defparam \pinout[2]~I .operation_mode = "output";
defparam \pinout[2]~I .output_async_reset = "none";
defparam \pinout[2]~I .output_power_up = "low";
defparam \pinout[2]~I .output_register_mode = "none";
defparam \pinout[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[3]));
// synopsys translate_off
defparam \pinout[3]~I .input_async_reset = "none";
defparam \pinout[3]~I .input_power_up = "low";
defparam \pinout[3]~I .input_register_mode = "none";
defparam \pinout[3]~I .input_sync_reset = "none";
defparam \pinout[3]~I .oe_async_reset = "none";
defparam \pinout[3]~I .oe_power_up = "low";
defparam \pinout[3]~I .oe_register_mode = "none";
defparam \pinout[3]~I .oe_sync_reset = "none";
defparam \pinout[3]~I .operation_mode = "output";
defparam \pinout[3]~I .output_async_reset = "none";
defparam \pinout[3]~I .output_power_up = "low";
defparam \pinout[3]~I .output_register_mode = "none";
defparam \pinout[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[4]));
// synopsys translate_off
defparam \pinout[4]~I .input_async_reset = "none";
defparam \pinout[4]~I .input_power_up = "low";
defparam \pinout[4]~I .input_register_mode = "none";
defparam \pinout[4]~I .input_sync_reset = "none";
defparam \pinout[4]~I .oe_async_reset = "none";
defparam \pinout[4]~I .oe_power_up = "low";
defparam \pinout[4]~I .oe_register_mode = "none";
defparam \pinout[4]~I .oe_sync_reset = "none";
defparam \pinout[4]~I .operation_mode = "output";
defparam \pinout[4]~I .output_async_reset = "none";
defparam \pinout[4]~I .output_power_up = "low";
defparam \pinout[4]~I .output_register_mode = "none";
defparam \pinout[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[5]));
// synopsys translate_off
defparam \pinout[5]~I .input_async_reset = "none";
defparam \pinout[5]~I .input_power_up = "low";
defparam \pinout[5]~I .input_register_mode = "none";
defparam \pinout[5]~I .input_sync_reset = "none";
defparam \pinout[5]~I .oe_async_reset = "none";
defparam \pinout[5]~I .oe_power_up = "low";
defparam \pinout[5]~I .oe_register_mode = "none";
defparam \pinout[5]~I .oe_sync_reset = "none";
defparam \pinout[5]~I .operation_mode = "output";
defparam \pinout[5]~I .output_async_reset = "none";
defparam \pinout[5]~I .output_power_up = "low";
defparam \pinout[5]~I .output_register_mode = "none";
defparam \pinout[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[6]));
// synopsys translate_off
defparam \pinout[6]~I .input_async_reset = "none";
defparam \pinout[6]~I .input_power_up = "low";
defparam \pinout[6]~I .input_register_mode = "none";
defparam \pinout[6]~I .input_sync_reset = "none";
defparam \pinout[6]~I .oe_async_reset = "none";
defparam \pinout[6]~I .oe_power_up = "low";
defparam \pinout[6]~I .oe_register_mode = "none";
defparam \pinout[6]~I .oe_sync_reset = "none";
defparam \pinout[6]~I .operation_mode = "output";
defparam \pinout[6]~I .output_async_reset = "none";
defparam \pinout[6]~I .output_power_up = "low";
defparam \pinout[6]~I .output_register_mode = "none";
defparam \pinout[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pinout[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pinout[7]));
// synopsys translate_off
defparam \pinout[7]~I .input_async_reset = "none";
defparam \pinout[7]~I .input_power_up = "low";
defparam \pinout[7]~I .input_register_mode = "none";
defparam \pinout[7]~I .input_sync_reset = "none";
defparam \pinout[7]~I .oe_async_reset = "none";
defparam \pinout[7]~I .oe_power_up = "low";
defparam \pinout[7]~I .oe_register_mode = "none";
defparam \pinout[7]~I .oe_sync_reset = "none";
defparam \pinout[7]~I .operation_mode = "output";
defparam \pinout[7]~I .output_async_reset = "none";
defparam \pinout[7]~I .output_power_up = "low";
defparam \pinout[7]~I .output_register_mode = "none";
defparam \pinout[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
