
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:28]
	Parameter N1_PERIODS bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable_fast' declared at 'V:/DE1/toplevel/toplevel.srcs/sources_1/new/clock_enable_f.vhd:8' bound to instance 'fast' of component 'clock_enable_fast' [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:84]
INFO: [Synth 8-638] synthesizing module 'clock_enable_fast' [V:/DE1/toplevel/toplevel.srcs/sources_1/new/clock_enable_f.vhd:21]
	Parameter PERIOD bound to: 200000 - type: integer 
WARNING: [Synth 8-3819] Generic 'n1_periods' not present in instantiated entity will be ignored [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:84]
INFO: [Synth 8-256] done synthesizing module 'clock_enable_fast' (1#1) [V:/DE1/toplevel/toplevel.srcs/sources_1/new/clock_enable_f.vhd:21]
	Parameter N2_PERIODS bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable_slow' declared at 'V:/DE1/Counter/Counter.srcs/sources_1/new/clock_enable.vhd:8' bound to instance 'slow' of component 'clock_enable_slow' [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:94]
INFO: [Synth 8-638] synthesizing module 'clock_enable_slow' [V:/DE1/Counter/Counter.srcs/sources_1/new/clock_enable.vhd:21]
	Parameter PERIOD bound to: 2000000 - type: integer 
WARNING: [Synth 8-3819] Generic 'n2_periods' not present in instantiated entity will be ignored [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:94]
INFO: [Synth 8-256] done synthesizing module 'clock_enable_slow' (2#1) [V:/DE1/Counter/Counter.srcs/sources_1/new/clock_enable.vhd:21]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'simple_counter' declared at 'V:/DE1/Counter/Counter.srcs/sources_1/new/simple_counter.vhd:34' bound to instance 'count' of component 'simple_counter' [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:104]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [V:/DE1/Counter/Counter.srcs/sources_1/new/simple_counter.vhd:46]
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3819] Generic 'n_bits' not present in instantiated entity will be ignored [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:104]
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (3#1) [V:/DE1/Counter/Counter.srcs/sources_1/new/simple_counter.vhd:46]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:5' bound to instance 'pwm1' of component 'PWM_controller' [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:115]
INFO: [Synth 8-638] synthesizing module 'PWM_controller' [V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'PWM_controller' (4#1) [V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:20]
INFO: [Synth 8-3491] module 'PWM_controller' declared at 'V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:5' bound to instance 'pwm2' of component 'PWM_controller' [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:129]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [V:/DE1/toplevel/toplevel.srcs/sources_1/new/toplevel.v:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [V:/DE1/toplevel/toplevel.srcs/constrs_1/new/top_level_pwm.xdc]
Finished Parsing XDC File [V:/DE1/toplevel/toplevel.srcs/constrs_1/new/top_level_pwm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [V:/DE1/toplevel/toplevel.srcs/constrs_1/new/top_level_pwm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 999.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.422 ; gain = 5.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\pwm1/pos_reg[4] ) from module (top_level) as it is equivalent to (\pwm2/pos_reg[4] ) and driving same net [V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:46]
INFO: [Synth 8-4765] Removing register instance (\pwm1/pos_reg[3] ) from module (top_level) as it is equivalent to (\pwm2/pos_reg[3] ) and driving same net [V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:46]
INFO: [Synth 8-4765] Removing register instance (\pwm1/pos_reg[2] ) from module (top_level) as it is equivalent to (\pwm2/pos_reg[2] ) and driving same net [V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:46]
INFO: [Synth 8-4765] Removing register instance (\pwm1/pos_reg[1] ) from module (top_level) as it is equivalent to (\pwm2/pos_reg[1] ) and driving same net [V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:46]
INFO: [Synth 8-4765] Removing register instance (\pwm1/pos_reg[0] ) from module (top_level) as it is equivalent to (\pwm2/pos_reg[0] ) and driving same net [V:/DE1/toplevel/toplevel.srcs/sources_1/new/PWM_controller.vhd:46]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.617 ; gain = 15.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.617 ; gain = 15.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.617 ; gain = 15.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.617 ; gain = 15.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.617 ; gain = 15.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.617 ; gain = 15.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.617 ; gain = 15.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     6|
|4     |LUT2   |     4|
|5     |LUT3   |    13|
|6     |LUT4   |    34|
|7     |LUT5   |    16|
|8     |LUT6   |    25|
|9     |FDRE   |    66|
|10    |FDSE   |     6|
|11    |IBUF   |     8|
|12    |OBUF   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.617 ; gain = 15.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.617 ; gain = 15.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1014.617 ; gain = 15.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1022.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1027.645 ; gain = 28.473
INFO: [Common 17-1381] The checkpoint 'V:/DE1/toplevel/toplevel.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 10:27:47 2024...
