<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KVM: arch/arm64/kvm/hyp/nvhe/tlb.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">KVM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_67a9e021ce8db5d46236c6154ee454bc.html">arm64</a></li><li class="navelem"><a class="el" href="dir_42f87ef63ac4150166bf7887f68288e2.html">kvm</a></li><li class="navelem"><a class="el" href="dir_478c73b493f5da08054e18cfdaadae60.html">hyp</a></li><li class="navelem"><a class="el" href="dir_8c5482a8acebf1af3f04411f5a7a76ca.html">nvhe</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tlb.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="nvhe_2tlb_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// SPDX-License-Identifier: GPL-2.0-only</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2015 - ARM Ltd</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Author: Marc Zyngier &lt;marc.zyngier@arm.com&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;asm/kvm_hyp.h&gt;</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;asm/kvm_mmu.h&gt;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;asm/tlbflush.h&gt;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="mem__protect_8h.html">nvhe/mem_protect.h</a>&gt;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="structtlb__inv__context.html">   13</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structtlb__inv__context.html">tlb_inv_context</a> {</div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structtlb__inv__context.html#a7433fc90e6861c52dcf8dada180d7009">   14</a></span>&#160;    u64     <a class="code" href="structtlb__inv__context.html#a7433fc90e6861c52dcf8dada180d7009">tcr</a>;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;};</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="nvhe_2tlb_8c.html#ac4dc226b1ecb9bca38c3096eb27c4c1d">   17</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="nvhe_2tlb_8c.html#ac4dc226b1ecb9bca38c3096eb27c4c1d">__tlb_switch_to_guest</a>(<span class="keyword">struct</span> kvm_s2_mmu *mmu,</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;                  <span class="keyword">struct</span> <a class="code" href="structtlb__inv__context.html">tlb_inv_context</a> *cxt,</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;                  <span class="keywordtype">bool</span> nsh)</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;{</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">     * We have two requirements:</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">     * - ensure that the page table updates are visible to all</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">     *   CPUs, for which a dsb(DOMAIN-st) is what we need, DOMAIN</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">     *   being either ish or nsh, depending on the invalidation</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">     *   type.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">     * - complete any speculative page table walk started before</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">     *   we trapped to EL2 so that we can mess with the MM</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">     *   registers out of context, for which dsb(nsh) is enough</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">     * The composition of these two barriers is a dsb(DOMAIN), and</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">     * the &#39;nsh&#39; parameter tracks the distinction between</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">     * Inner-Shareable and Non-Shareable, as specified by the</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">     * callers.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keywordflow">if</span> (nsh)</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        dsb(nsh);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        dsb(ish);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordflow">if</span> (cpus_have_final_cap(ARM64_WORKAROUND_SPECULATIVE_AT)) {</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        u64 val;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <span class="comment">/*</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">         * For CPUs that are affected by ARM 1319367, we need to</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">         * avoid a host Stage-1 walk while we have the guest&#39;s</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">         * VMID set in the VTTBR in order to invalidate TLBs.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">         * We&#39;re guaranteed that the S1 MMU is enabled, so we can</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">         * simply set the EPD bits to avoid any further TLB fill.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">         */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        val = cxt-&gt;<a class="code" href="structtlb__inv__context.html#a7433fc90e6861c52dcf8dada180d7009">tcr</a> = read_sysreg_el1(SYS_TCR);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        val |= TCR_EPD1_MASK | TCR_EPD0_MASK;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        write_sysreg_el1(val, SYS_TCR);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        isb();</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    }</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">     * __load_stage2() includes an ISB only when the AT</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">     * workaround is applied. Take care of the opposite condition,</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">     * ensuring that we always have an ISB, but not two ISBs back</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">     * to back.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    __load_stage2(mmu, kern_hyp_va(mmu-&gt;arch));</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keyword">asm</span>(ALTERNATIVE(<span class="stringliteral">&quot;isb&quot;</span>, <span class="stringliteral">&quot;nop&quot;</span>, ARM64_WORKAROUND_SPECULATIVE_AT));</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="nvhe_2tlb_8c.html#afffa64d5f9de2ef7a026837a2b9a0629">   69</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="nvhe_2tlb_8c.html#afffa64d5f9de2ef7a026837a2b9a0629">__tlb_switch_to_host</a>(<span class="keyword">struct</span> <a class="code" href="structtlb__inv__context.html">tlb_inv_context</a> *cxt)</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="mem__protect_8h.html#a30e07c8d8daaddaecfb787562883f88d">__load_host_stage2</a>();</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">if</span> (cpus_have_final_cap(ARM64_WORKAROUND_SPECULATIVE_AT)) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="comment">/* Ensure write of the host VMID */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        isb();</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="comment">/* Restore the host&#39;s TCR_EL1 */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        write_sysreg_el1(cxt-&gt;<a class="code" href="structtlb__inv__context.html#a7433fc90e6861c52dcf8dada180d7009">tcr</a>, SYS_TCR);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    }</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="nvhe_2tlb_8c.html#ac33897c1b083e65f90d0a3a9d355fc52">   81</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="nvhe_2tlb_8c.html#ac33897c1b083e65f90d0a3a9d355fc52">__kvm_tlb_flush_vmid_ipa</a>(<span class="keyword">struct</span> kvm_s2_mmu *mmu,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                  phys_addr_t ipa, <span class="keywordtype">int</span> level)</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keyword">struct </span><a class="code" href="structtlb__inv__context.html">tlb_inv_context</a> cxt;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">/* Switch to requested VMID */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#ac4dc226b1ecb9bca38c3096eb27c4c1d">__tlb_switch_to_guest</a>(<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>, &amp;cxt, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">     * We could do so much better if we had the VA as well.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">     * Instead, we invalidate Stage-2 for this IPA, and the</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">     * whole of Stage-1. Weep...</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    ipa &gt;&gt;= 12;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    __tlbi_level(ipas2e1is, ipa, level);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">     * We have to ensure completion of the invalidation at Stage-2,</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">     * since a table walk on another CPU could refill a TLB with a</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">     * complete (S1 + S2) walk based on the old Stage-2 mapping if</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">     * the Stage-1 invalidation happened first.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    dsb(ish);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    __tlbi(vmalle1is);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    dsb(ish);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    isb();</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#afffa64d5f9de2ef7a026837a2b9a0629">__tlb_switch_to_host</a>(&amp;cxt);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="nvhe_2tlb_8c.html#a6636768a2e5b23cf4191bc03cea18d09">  111</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="nvhe_2tlb_8c.html#a6636768a2e5b23cf4191bc03cea18d09">__kvm_tlb_flush_vmid_ipa_nsh</a>(<span class="keyword">struct</span> kvm_s2_mmu *<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                  phys_addr_t ipa, <span class="keywordtype">int</span> level)</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keyword">struct </span><a class="code" href="structtlb__inv__context.html">tlb_inv_context</a> cxt;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">/* Switch to requested VMID */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#ac4dc226b1ecb9bca38c3096eb27c4c1d">__tlb_switch_to_guest</a>(<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>, &amp;cxt, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">     * We could do so much better if we had the VA as well.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">     * Instead, we invalidate Stage-2 for this IPA, and the</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">     * whole of Stage-1. Weep...</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    ipa &gt;&gt;= 12;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    __tlbi_level(ipas2e1, ipa, level);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">     * We have to ensure completion of the invalidation at Stage-2,</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">     * since a table walk on another CPU could refill a TLB with a</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">     * complete (S1 + S2) walk based on the old Stage-2 mapping if</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">     * the Stage-1 invalidation happened first.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    dsb(nsh);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    __tlbi(vmalle1);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    dsb(nsh);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    isb();</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#afffa64d5f9de2ef7a026837a2b9a0629">__tlb_switch_to_host</a>(&amp;cxt);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="nvhe_2tlb_8c.html#a1d684bdb35a20ebab1ec86d6868322f4">  141</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="nvhe_2tlb_8c.html#a1d684bdb35a20ebab1ec86d6868322f4">__kvm_tlb_flush_vmid_range</a>(<span class="keyword">struct</span> kvm_s2_mmu *<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                phys_addr_t start, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> pages)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keyword">struct </span><a class="code" href="structtlb__inv__context.html">tlb_inv_context</a> cxt;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> stride;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">     * Since the range of addresses may not be mapped at</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">     * the same level, assume the worst case as PAGE_SIZE</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    stride = PAGE_SIZE;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    start = round_down(start, stride);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">/* Switch to requested VMID */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#ac4dc226b1ecb9bca38c3096eb27c4c1d">__tlb_switch_to_guest</a>(<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>, &amp;cxt, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    __flush_s2_tlb_range_op(ipas2e1is, start, pages, stride,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                TLBI_TTL_UNKNOWN);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    dsb(ish);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    __tlbi(vmalle1is);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    dsb(ish);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    isb();</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#afffa64d5f9de2ef7a026837a2b9a0629">__tlb_switch_to_host</a>(&amp;cxt);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="nvhe_2tlb_8c.html#acd12cf2005a2acf1ce92ff165096726a">  168</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="nvhe_2tlb_8c.html#acd12cf2005a2acf1ce92ff165096726a">__kvm_tlb_flush_vmid</a>(<span class="keyword">struct</span> kvm_s2_mmu *<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>)</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keyword">struct </span><a class="code" href="structtlb__inv__context.html">tlb_inv_context</a> cxt;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">/* Switch to requested VMID */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#ac4dc226b1ecb9bca38c3096eb27c4c1d">__tlb_switch_to_guest</a>(<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>, &amp;cxt, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    __tlbi(vmalls12e1is);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    dsb(ish);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    isb();</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#afffa64d5f9de2ef7a026837a2b9a0629">__tlb_switch_to_host</a>(&amp;cxt);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="nvhe_2tlb_8c.html#ae52fe3c4f97b5b56e65233015785a6ec">  182</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="nvhe_2tlb_8c.html#ae52fe3c4f97b5b56e65233015785a6ec">__kvm_flush_cpu_context</a>(<span class="keyword">struct</span> kvm_s2_mmu *<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>)</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keyword">struct </span><a class="code" href="structtlb__inv__context.html">tlb_inv_context</a> cxt;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">/* Switch to requested VMID */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#ac4dc226b1ecb9bca38c3096eb27c4c1d">__tlb_switch_to_guest</a>(<a class="code" href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">mmu</a>, &amp;cxt, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    __tlbi(vmalle1);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ic iallu&quot;</span>);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    dsb(nsh);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    isb();</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="nvhe_2tlb_8c.html#afffa64d5f9de2ef7a026837a2b9a0629">__tlb_switch_to_host</a>(&amp;cxt);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="nvhe_2tlb_8c.html#aedf76ba409fb6ffff4165e961382631e">  197</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="nvhe_2tlb_8c.html#aedf76ba409fb6ffff4165e961382631e">__kvm_flush_vm_context</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">/* Same remark as in __tlb_switch_to_guest() */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    dsb(ish);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    __tlbi(alle1is);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    dsb(ish);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div>
<div class="ttc" id="amem__protect_8h_html"><div class="ttname"><a href="mem__protect_8h.html">mem_protect.h</a></div></div>
<div class="ttc" id="amem__protect_8h_html_a30e07c8d8daaddaecfb787562883f88d"><div class="ttname"><a href="mem__protect_8h.html#a30e07c8d8daaddaecfb787562883f88d">__load_host_stage2</a></div><div class="ttdeci">static __always_inline void __load_host_stage2(void)</div><div class="ttdef"><b>Definition:</b> <a href="mem__protect_8h_source.html#l00086">mem_protect.h:86</a></div></div>
<div class="ttc" id="anvhe_2tlb_8c_html_a1d684bdb35a20ebab1ec86d6868322f4"><div class="ttname"><a href="nvhe_2tlb_8c.html#a1d684bdb35a20ebab1ec86d6868322f4">__kvm_tlb_flush_vmid_range</a></div><div class="ttdeci">void __kvm_tlb_flush_vmid_range(struct kvm_s2_mmu *mmu, phys_addr_t start, unsigned long pages)</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00141">tlb.c:141</a></div></div>
<div class="ttc" id="anvhe_2tlb_8c_html_a6636768a2e5b23cf4191bc03cea18d09"><div class="ttname"><a href="nvhe_2tlb_8c.html#a6636768a2e5b23cf4191bc03cea18d09">__kvm_tlb_flush_vmid_ipa_nsh</a></div><div class="ttdeci">void __kvm_tlb_flush_vmid_ipa_nsh(struct kvm_s2_mmu *mmu, phys_addr_t ipa, int level)</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00111">tlb.c:111</a></div></div>
<div class="ttc" id="anvhe_2tlb_8c_html_ac33897c1b083e65f90d0a3a9d355fc52"><div class="ttname"><a href="nvhe_2tlb_8c.html#ac33897c1b083e65f90d0a3a9d355fc52">__kvm_tlb_flush_vmid_ipa</a></div><div class="ttdeci">void __kvm_tlb_flush_vmid_ipa(struct kvm_s2_mmu *mmu, phys_addr_t ipa, int level)</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00081">tlb.c:81</a></div></div>
<div class="ttc" id="anvhe_2tlb_8c_html_ac4dc226b1ecb9bca38c3096eb27c4c1d"><div class="ttname"><a href="nvhe_2tlb_8c.html#ac4dc226b1ecb9bca38c3096eb27c4c1d">__tlb_switch_to_guest</a></div><div class="ttdeci">static void __tlb_switch_to_guest(struct kvm_s2_mmu *mmu, struct tlb_inv_context *cxt, bool nsh)</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00017">tlb.c:17</a></div></div>
<div class="ttc" id="anvhe_2tlb_8c_html_acd12cf2005a2acf1ce92ff165096726a"><div class="ttname"><a href="nvhe_2tlb_8c.html#acd12cf2005a2acf1ce92ff165096726a">__kvm_tlb_flush_vmid</a></div><div class="ttdeci">void __kvm_tlb_flush_vmid(struct kvm_s2_mmu *mmu)</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00168">tlb.c:168</a></div></div>
<div class="ttc" id="anvhe_2tlb_8c_html_ae52fe3c4f97b5b56e65233015785a6ec"><div class="ttname"><a href="nvhe_2tlb_8c.html#ae52fe3c4f97b5b56e65233015785a6ec">__kvm_flush_cpu_context</a></div><div class="ttdeci">void __kvm_flush_cpu_context(struct kvm_s2_mmu *mmu)</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00182">tlb.c:182</a></div></div>
<div class="ttc" id="anvhe_2tlb_8c_html_aedf76ba409fb6ffff4165e961382631e"><div class="ttname"><a href="nvhe_2tlb_8c.html#aedf76ba409fb6ffff4165e961382631e">__kvm_flush_vm_context</a></div><div class="ttdeci">void __kvm_flush_vm_context(void)</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00197">tlb.c:197</a></div></div>
<div class="ttc" id="anvhe_2tlb_8c_html_afffa64d5f9de2ef7a026837a2b9a0629"><div class="ttname"><a href="nvhe_2tlb_8c.html#afffa64d5f9de2ef7a026837a2b9a0629">__tlb_switch_to_host</a></div><div class="ttdeci">static void __tlb_switch_to_host(struct tlb_inv_context *cxt)</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00069">tlb.c:69</a></div></div>
<div class="ttc" id="astructtlb__inv__context_html"><div class="ttname"><a href="structtlb__inv__context.html">tlb_inv_context</a></div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00013">tlb.c:13</a></div></div>
<div class="ttc" id="astructtlb__inv__context_html_a7433fc90e6861c52dcf8dada180d7009"><div class="ttname"><a href="structtlb__inv__context.html#a7433fc90e6861c52dcf8dada180d7009">tlb_inv_context::tcr</a></div><div class="ttdeci">u64 tcr</div><div class="ttdef"><b>Definition:</b> <a href="nvhe_2tlb_8c_source.html#l00014">tlb.c:14</a></div></div>
<div class="ttc" id="astructtlb__inv__context_html_ac22fadde098e9896257c763c76dad65f"><div class="ttname"><a href="structtlb__inv__context.html#ac22fadde098e9896257c763c76dad65f">tlb_inv_context::mmu</a></div><div class="ttdeci">struct kvm_s2_mmu * mmu</div><div class="ttdef"><b>Definition:</b> <a href="vhe_2tlb_8c_source.html#l00014">tlb.c:14</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
