// Seed: 585468622
module module_0 (
    input supply1 id_0,
    output tri1 id_1
);
  logic id_3;
  wire  id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_4 = 32'd49
) (
    output tri0 _id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    input wand _id_4[id_0 : {  -1  , "" }],
    input supply0 id_5,
    output supply1 id_6,
    output tri1 id_7,
    output tri0 id_8
);
  wire id_10[1 : id_4];
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
