library verilog;
use verilog.vl_types.all;
entity sign_Ext is
    port(
        EXTop           : in     vl_logic_vector(1 downto 0);
        imm16           : in     vl_logic_vector(15 downto 0);
        extout          : out    vl_logic_vector(31 downto 0)
    );
end sign_Ext;
