// Seed: 1999851152
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    output supply0 id_5
);
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6
    , id_16,
    input wire id_7,
    input uwire id_8,
    output wor id_9,
    output wor id_10,
    input tri1 id_11,
    output tri1 id_12,
    output wand id_13,
    input uwire id_14
);
  wire id_17 = id_17;
  module_0(
      id_0, id_11, id_3, id_5, id_4, id_13
  );
  wire id_18;
endmodule
