Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  1 14:23:30 2021
| Host         : P2-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_control_sets_placed.rpt
| Design       : test
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |             128 |           32 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |              12 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+----------------------+------------------+----------------+--------------+
|  VGA/clk25     |                           | reset_IBUF           |                4 |             10 |         2.50 |
|  VGA/clk25     | VGA/Display/vPos          | reset_IBUF           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | VGA/Display/vPos_reg[9]_1 | VGA/Display/colorOut |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG |                           |                      |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG |                           | counter1             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                           | counter2             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                           | counter4             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                           | counter3             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | score                     |                      |                8 |             32 |         4.00 |
+----------------+---------------------------+----------------------+------------------+----------------+--------------+


