#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000aace10 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000c7d090_0 .var "Reset", 0 0;
v0000000000c7ddb0_0 .var "clk", 0 0;
S_0000000000aacfa0 .scope module, "PPU" "main" 2 9, 3 7 0, S_0000000000aace10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
v0000000000c79080_0 .net "A_O", 31 0, L_0000000000c7c690;  1 drivers
v0000000000c796c0_0 .var "Address", 31 0;
v0000000000c794e0_0 .net "C", 0 0, v0000000000c7a200_0;  1 drivers
v0000000000c7a0c0_0 .net "C_U_out", 6 0, L_0000000000c7c9b0;  1 drivers
v0000000000c7a840_0 .net "DO", 31 0, v0000000000c68f70_0;  1 drivers
v0000000000c7a340_0 .net "DO_CU", 31 0, v0000000000c61b70_0;  1 drivers
v0000000000c78fe0_0 .net "Data_RAM_Out", 31 0, v0000000000c669f0_0;  1 drivers
v0000000000c79ee0_0 .net "EX_ALU_OP", 3 0, v0000000000bc3f40_0;  1 drivers
v0000000000c7aca0_0 .net "EX_Bit11_0", 31 0, v0000000000bc4620_0;  1 drivers
v0000000000c7ad40_0 .net "EX_Bit15_12", 3 0, v0000000000bc5b60_0;  1 drivers
v0000000000c791c0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000c02850;  1 drivers
v0000000000c79da0_0 .net "EX_RF_Enable", 0 0, v0000000000bc4800_0;  1 drivers
v0000000000c79e40_0 .net "EX_Shift_imm", 0 0, v0000000000bc4c60_0;  1 drivers
v0000000000c78a40_0 .net "EX_addresing_modes", 7 0, v0000000000bc4080_0;  1 drivers
v0000000000c79a80_0 .net "EX_load_instr", 0 0, v0000000000bc52a0_0;  1 drivers
v0000000000c7a700_0 .net "EX_mem_read_write", 0 0, v0000000000bc43a0_0;  1 drivers
v0000000000c79580_0 .net "EX_mem_size", 0 0, v0000000000bc4d00_0;  1 drivers
v0000000000c7a7a0_0 .net "ID_B_instr", 0 0, L_0000000000c022a0;  1 drivers
v0000000000c78900_0 .net "ID_Bit11_0", 11 0, v0000000000c631f0_0;  1 drivers
v0000000000c78680_0 .net "ID_Bit15_12", 3 0, v0000000000c630b0_0;  1 drivers
v0000000000c78720_0 .net "ID_Bit19_16", 3 0, v0000000000c63330_0;  1 drivers
v0000000000c79620_0 .net "ID_Bit23_0", 23 0, v0000000000c61cb0_0;  1 drivers
v0000000000c799e0_0 .net "ID_Bit31_28", 3 0, v0000000000c626b0_0;  1 drivers
v0000000000c79260_0 .net "ID_Bit3_0", 3 0, v0000000000c622f0_0;  1 drivers
v0000000000c7a8e0_0 .net "ID_CU", 6 0, L_0000000000c02000;  1 drivers
o0000000000c11ef8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c79300_0 .net "ID_addresing_modes", 7 0, o0000000000c11ef8;  0 drivers
v0000000000c78e00_0 .net "ID_mem_read_write", 0 0, L_0000000000c021c0;  1 drivers
o0000000000c11f58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c79760_0 .net "ID_mem_size", 0 0, o0000000000c11f58;  0 drivers
o0000000000c124c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c7a980_0 .net "IF_ID_Load", 0 0, o0000000000c124c8;  0 drivers
v0000000000c79940_0 .net "IF_ID_load", 0 0, v0000000000c65690_0;  1 drivers
v0000000000c7aa20_0 .net "MEM_A_O", 31 0, v0000000000bcae90_0;  1 drivers
v0000000000c79d00_0 .net "MEM_Bit15_12", 3 0, v0000000000bcc010_0;  1 drivers
v0000000000c7aac0_0 .net "MEM_MUX3", 31 0, v0000000000bcaf30_0;  1 drivers
v0000000000c7ab60_0 .net "MEM_RF_Enable", 0 0, v0000000000bcbed0_0;  1 drivers
o0000000000c14688 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c787c0_0 .net "MEM_load", 0 0, o0000000000c14688;  0 drivers
v0000000000c78860_0 .net "MEM_load_instr", 0 0, v0000000000bcb070_0;  1 drivers
v0000000000c793a0_0 .net "MEM_mem_read_write", 0 0, v0000000000bcb110_0;  1 drivers
v0000000000c78ea0_0 .net "MEM_mem_size", 0 0, v0000000000bcb250_0;  1 drivers
v0000000000c789a0_0 .net "MUX1_signal", 1 0, v0000000000c65af0_0;  1 drivers
v0000000000c78ae0_0 .net "MUX2_signal", 1 0, v0000000000c65b90_0;  1 drivers
v0000000000c78b80_0 .net "MUX3_signal", 1 0, v0000000000c65730_0;  1 drivers
v0000000000c78c20_0 .net "MUXControlUnit_signal", 0 0, v0000000000c66950_0;  1 drivers
v0000000000c78cc0_0 .net "M_O", 31 0, L_0000000000c017b0;  1 drivers
v0000000000c78d60_0 .net "Next_PC", 31 0, v0000000000c62250_0;  1 drivers
v0000000000c78f40_0 .net "PA", 31 0, v0000000000c6eab0_0;  1 drivers
v0000000000c7bec0_0 .net "PB", 31 0, v0000000000c6ef10_0;  1 drivers
v0000000000c7b2e0_0 .net "PC4", 31 0, L_0000000000c7d1d0;  1 drivers
v0000000000c7ade0_0 .net "PCI", 31 0, L_0000000000c01c10;  1 drivers
v0000000000c7ae80_0 .net "PCIN", 31 0, L_0000000000c01ac0;  1 drivers
v0000000000c7bd80_0 .net "PCO", 31 0, L_0000000000c01270;  1 drivers
v0000000000c7c0a0_0 .net "PC_RF_ld", 0 0, v0000000000c664f0_0;  1 drivers
v0000000000c7c140_0 .net "PCin", 31 0, L_0000000000c01f90;  1 drivers
v0000000000c7b9c0_0 .net "PD", 31 0, v0000000000c6e790_0;  1 drivers
v0000000000c7bf60_0 .net "PW", 31 0, L_0000000000c01dd0;  1 drivers
o0000000000c16158 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c7c1e0_0 .net "RFLd", 0 0, o0000000000c16158;  0 drivers
v0000000000c7be20_0 .net "Reset", 0 0, v0000000000c7d090_0;  1 drivers
L_0000000000c805a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c7b740_0 .net "S", 0 0, L_0000000000c805a8;  1 drivers
o0000000000c168d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c7b060_0 .net "SD", 3 0, o0000000000c168d8;  0 drivers
v0000000000c7c000_0 .net "SEx4_out", 31 0, L_0000000000c00da0;  1 drivers
v0000000000c7b7e0_0 .net "SSE_out", 31 0, v0000000000c7a480_0;  1 drivers
o0000000000c13c68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c7c280_0 .net "Size", 0 0, o0000000000c13c68;  0 drivers
v0000000000c7c320_0 .net "TA", 31 0, L_0000000000c7ce10;  1 drivers
v0000000000c7c3c0_0 .net "WB_A_O", 31 0, v0000000000c61ad0_0;  1 drivers
v0000000000c7c460_0 .net "WB_Bit15_12", 3 0, v0000000000c61c10_0;  1 drivers
o0000000000c160f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c7b380_0 .net "WB_Bit15_12_out", 3 0, o0000000000c160f8;  0 drivers
v0000000000c7af20_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c61850_0;  1 drivers
v0000000000c7afc0_0 .net "WB_RF_Enable", 0 0, v0000000000c62f70_0;  1 drivers
v0000000000c7b100_0 .net "WB_load_instr", 0 0, v0000000000c627f0_0;  1 drivers
v0000000000c7bba0_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000c7b600_0 .net "asserted", 0 0, L_0000000000c01c80;  1 drivers
v0000000000c7b1a0_0 .net "cc_alu_1", 3 0, L_0000000000c7e2b0;  1 drivers
v0000000000c7b240_0 .net "cc_alu_2", 3 0, L_0000000000c7ccd0;  1 drivers
v0000000000c7b920_0 .net "cc_main_alu_out", 3 0, L_0000000000c7e5d0;  1 drivers
v0000000000c7b420_0 .net "cc_out", 3 0, v0000000000c61d50_0;  1 drivers
v0000000000c7b4c0_0 .net "choose_ta_r_nop", 0 0, v0000000000bca710_0;  1 drivers
v0000000000c7bc40_0 .net "clk", 0 0, v0000000000c7ddb0_0;  1 drivers
v0000000000c7b560_0 .var/i "code", 31 0;
v0000000000c7b6a0_0 .var "data", 31 0;
v0000000000c7ba60_0 .var/i "file", 31 0;
v0000000000c7b880_0 .net "mux_out_1", 31 0, L_0000000000c02770;  1 drivers
v0000000000c7bb00_0 .net "mux_out_1_A", 31 0, v0000000000bac4c0_0;  1 drivers
v0000000000c7bce0_0 .net "mux_out_2", 31 0, L_0000000000c014a0;  1 drivers
v0000000000c7de50_0 .net "mux_out_2_B", 31 0, v0000000000c62cf0_0;  1 drivers
v0000000000c7d310_0 .net "mux_out_3", 31 0, L_0000000000c01890;  1 drivers
v0000000000c7cc30_0 .net "mux_out_3_C", 31 0, v0000000000c61e90_0;  1 drivers
S_0000000000aad130 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 3 451, 3 831 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000c01c80 .functor BUFZ 1, v0000000000bcba70_0, C4<0>, C4<0>, C4<0>;
v0000000000bca490_0 .net "asserted", 0 0, L_0000000000c01c80;  alias, 1 drivers
v0000000000bcba70_0 .var "assrt", 0 0;
v0000000000bcbbb0_0 .var/i "c", 31 0;
v0000000000bcbe30_0 .net "cc_in", 3 0, v0000000000c61d50_0;  alias, 1 drivers
v0000000000bcb570_0 .net "clk", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000bcacb0_0 .net "instr_condition", 3 0, v0000000000c626b0_0;  alias, 1 drivers
v0000000000bcbc50_0 .var/i "n", 31 0;
v0000000000bcbcf0_0 .var/i "v", 31 0;
v0000000000bcb1b0_0 .var/i "z", 31 0;
E_0000000000bdff60 .event posedge, v0000000000bcb570_0;
S_0000000000aa72c0 .scope module, "Condition_Handler" "Condition_Handler" 3 463, 3 988 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000bcadf0_0 .net "asserted", 0 0, L_0000000000c01c80;  alias, 1 drivers
v0000000000bca670_0 .net "b_instr", 0 0, L_0000000000c022a0;  alias, 1 drivers
v0000000000bca710_0 .var "choose_ta_r_nop", 0 0;
E_0000000000be15e0 .event edge, v0000000000bca490_0, v0000000000bca670_0;
S_0000000000aa7450 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 3 477, 3 1105 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000bca7b0_0 .net "A_O", 31 0, L_0000000000c7c690;  alias, 1 drivers
v0000000000bca850_0 .net "EX_Bit15_12", 3 0, v0000000000bc5b60_0;  alias, 1 drivers
v0000000000bcb2f0_0 .net "EX_RF_instr", 0 0, v0000000000bc4800_0;  alias, 1 drivers
v0000000000bcb750_0 .net "EX_load_instr", 0 0, v0000000000bc52a0_0;  alias, 1 drivers
v0000000000bcab70_0 .net "EX_mem_read_write", 0 0, v0000000000bc43a0_0;  alias, 1 drivers
v0000000000bcaad0_0 .net "EX_mem_size", 0 0, v0000000000bc4d00_0;  alias, 1 drivers
v0000000000bcae90_0 .var "MEM_A_O", 31 0;
v0000000000bcc010_0 .var "MEM_Bit15_12", 3 0;
v0000000000bcaf30_0 .var "MEM_MUX3", 31 0;
v0000000000bcbed0_0 .var "MEM_RF_Enable", 0 0;
v0000000000bcb070_0 .var "MEM_load_instr", 0 0;
v0000000000bcb110_0 .var "MEM_mem_read_write", 0 0;
v0000000000bcb250_0 .var "MEM_mem_size", 0 0;
v0000000000bcb430_0 .net "cc_main_alu_out", 3 0, L_0000000000c7e5d0;  alias, 1 drivers
v0000000000bcb4d0_0 .net "clk", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000bcb610_0 .net "mux_out_3_C", 31 0, v0000000000c61e90_0;  alias, 1 drivers
E_0000000000be0fe0 .event edge, v0000000000bcb570_0;
S_0000000000aa75e0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 3 359, 3 1063 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000bc3f40_0 .var "EX_ALU_OP", 3 0;
v0000000000bc4620_0 .var "EX_Bit11_0", 31 0;
v0000000000bc5b60_0 .var "EX_Bit15_12", 3 0;
v0000000000bc4800_0 .var "EX_RF_instr", 0 0;
v0000000000bc4c60_0 .var "EX_Shift_imm", 0 0;
v0000000000bc4080_0 .var "EX_addresing_modes", 7 0;
v0000000000bc52a0_0 .var "EX_load_instr", 0 0;
v0000000000bc43a0_0 .var "EX_mem_read_write", 0 0;
v0000000000bc4d00_0 .var "EX_mem_size", 0 0;
v0000000000bc4940_0 .net "ID_Bit11_0", 11 0, v0000000000c631f0_0;  alias, 1 drivers
v0000000000bc57a0_0 .net "ID_Bit15_12", 3 0, v0000000000c630b0_0;  alias, 1 drivers
v0000000000bc4e40_0 .net "ID_CU", 6 0, L_0000000000c7c9b0;  alias, 1 drivers
v0000000000bc50c0_0 .net "ID_addresing_modes", 7 0, o0000000000c11ef8;  alias, 0 drivers
v0000000000bc5520_0 .net "ID_mem_read_write", 0 0, L_0000000000c021c0;  alias, 1 drivers
v0000000000bc5700_0 .net "ID_mem_size", 0 0, o0000000000c11f58;  alias, 0 drivers
v0000000000b17d90_0 .net "clk", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000b17ed0_0 .net "mux_out_1", 31 0, L_0000000000c02770;  alias, 1 drivers
v0000000000bac4c0_0 .var "mux_out_1_A", 31 0;
v0000000000c63290_0 .net "mux_out_2", 31 0, L_0000000000c014a0;  alias, 1 drivers
v0000000000c62cf0_0 .var "mux_out_2_B", 31 0;
v0000000000c62070_0 .net "mux_out_3", 31 0, L_0000000000c01890;  alias, 1 drivers
v0000000000c61e90_0 .var "mux_out_3_C", 31 0;
S_0000000000ae6450 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 3 166, 3 1001 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000c62d90_0 .net "DataOut", 31 0, v0000000000c68f70_0;  alias, 1 drivers
v0000000000c62e30_0 .net "Hazard_Unit_Ld", 0 0, o0000000000c124c8;  alias, 0 drivers
v0000000000c631f0_0 .var "ID_Bit11_0", 11 0;
v0000000000c630b0_0 .var "ID_Bit15_12", 3 0;
v0000000000c63330_0 .var "ID_Bit19_16", 3 0;
v0000000000c61cb0_0 .var "ID_Bit23_0", 23 0;
v0000000000c61b70_0 .var "ID_Bit31_0", 31 0;
v0000000000c626b0_0 .var "ID_Bit31_28", 3 0;
v0000000000c622f0_0 .var "ID_Bit3_0", 3 0;
v0000000000c62250_0 .var "ID_Next_PC", 31 0;
v0000000000c62930_0 .net "PC4", 31 0, L_0000000000c7d1d0;  alias, 1 drivers
v0000000000c633d0_0 .net "Reset", 0 0, v0000000000c7d090_0;  alias, 1 drivers
v0000000000c618f0_0 .net "asserted", 0 0, L_0000000000c01c80;  alias, 1 drivers
v0000000000c62750_0 .net "clk", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c61f30_0 .net "nop", 0 0, v0000000000bca710_0;  alias, 1 drivers
S_0000000000b014f0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 3 532, 3 1129 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000c62c50_0 .net "MEM_RF_Enable", 0 0, v0000000000bcbed0_0;  alias, 1 drivers
v0000000000c62ed0_0 .net "MEM_load_instr", 0 0, v0000000000bcb070_0;  alias, 1 drivers
v0000000000c62f70_0 .var "WB_RF_Enable", 0 0;
v0000000000c627f0_0 .var "WB_load_instr", 0 0;
v0000000000c61530_0 .net "alu_out", 31 0, v0000000000bcae90_0;  alias, 1 drivers
v0000000000c63010_0 .net "bit15_12", 3 0, v0000000000bcc010_0;  alias, 1 drivers
v0000000000c617b0_0 .net "clk", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c615d0_0 .net "data_r_out", 31 0, v0000000000c669f0_0;  alias, 1 drivers
v0000000000c61ad0_0 .var "wb_alu_out", 31 0;
v0000000000c61c10_0 .var "wb_bit15_12", 3 0;
v0000000000c61850_0 .var "wb_data_r_out", 31 0;
S_0000000000b01680 .scope module, "Status_register" "Status_register" 3 191, 3 789 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c61670_0 .net "S", 0 0, L_0000000000c805a8;  alias, 1 drivers
v0000000000c62b10_0 .net "cc_in", 3 0, L_0000000000c7e5d0;  alias, 1 drivers
v0000000000c61d50_0 .var "cc_out", 3 0;
v0000000000c63150_0 .net "clk", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
S_0000000000b01810 .scope module, "alu_1" "alu" 3 130, 4 4 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c62610_0 .net "A", 31 0, L_0000000000c01270;  alias, 1 drivers
v0000000000c62bb0_0 .net "Alu_Out", 3 0, L_0000000000c7e2b0;  alias, 1 drivers
L_0000000000c805f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c61710_0 .net "B", 31 0, L_0000000000c805f0;  1 drivers
L_0000000000c80680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c61df0_0 .net "Cin", 0 0, L_0000000000c80680;  1 drivers
L_0000000000c80638 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c61fd0_0 .net "OPS", 3 0, L_0000000000c80638;  1 drivers
v0000000000c629d0_0 .var "OPS_result", 32 0;
v0000000000c61990_0 .net "S", 31 0, L_0000000000c7d1d0;  alias, 1 drivers
v0000000000c62890_0 .net *"_ivl_11", 0 0, L_0000000000c7def0;  1 drivers
v0000000000c62110_0 .net *"_ivl_16", 0 0, L_0000000000c7cd70;  1 drivers
v0000000000c62430_0 .net *"_ivl_3", 0 0, L_0000000000c7dd10;  1 drivers
v0000000000c61a30_0 .net *"_ivl_7", 0 0, L_0000000000c7e030;  1 drivers
v0000000000c621b0_0 .var/i "ol", 31 0;
v0000000000c62390_0 .var/i "tc", 31 0;
v0000000000c624d0_0 .var/i "tn", 31 0;
v0000000000c62570_0 .var/i "tv", 31 0;
v0000000000c62a70_0 .var/i "tz", 31 0;
E_0000000000be0e60/0 .event edge, v0000000000c61fd0_0, v0000000000c62610_0, v0000000000c61710_0, v0000000000c61df0_0;
E_0000000000be0e60/1 .event edge, v0000000000c629d0_0, v0000000000c621b0_0;
E_0000000000be0e60 .event/or E_0000000000be0e60/0, E_0000000000be0e60/1;
L_0000000000c7dd10 .part v0000000000c624d0_0, 0, 1;
L_0000000000c7e030 .part v0000000000c62a70_0, 0, 1;
L_0000000000c7def0 .part v0000000000c62390_0, 0, 1;
L_0000000000c7e2b0 .concat8 [ 1 1 1 1], L_0000000000c7cd70, L_0000000000c7def0, L_0000000000c7e030, L_0000000000c7dd10;
L_0000000000c7cd70 .part v0000000000c62570_0, 0, 1;
L_0000000000c7d1d0 .part v0000000000c629d0_0, 0, 32;
S_0000000000a9fda0 .scope module, "alu_2" "alu" 3 216, 4 4 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c639a0_0 .net "A", 31 0, L_0000000000c00da0;  alias, 1 drivers
v0000000000c64620_0 .net "Alu_Out", 3 0, L_0000000000c7ccd0;  alias, 1 drivers
v0000000000c64800_0 .net "B", 31 0, v0000000000c62250_0;  alias, 1 drivers
L_0000000000c80758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c64760_0 .net "Cin", 0 0, L_0000000000c80758;  1 drivers
L_0000000000c80710 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c65340_0 .net "OPS", 3 0, L_0000000000c80710;  1 drivers
v0000000000c65020_0 .var "OPS_result", 32 0;
v0000000000c64e40_0 .net "S", 31 0, L_0000000000c7ce10;  alias, 1 drivers
v0000000000c64bc0_0 .net *"_ivl_11", 0 0, L_0000000000c7d270;  1 drivers
v0000000000c648a0_0 .net *"_ivl_16", 0 0, L_0000000000c7dc70;  1 drivers
v0000000000c63f40_0 .net *"_ivl_3", 0 0, L_0000000000c7d590;  1 drivers
v0000000000c653e0_0 .net *"_ivl_7", 0 0, L_0000000000c7c870;  1 drivers
v0000000000c64ee0_0 .var/i "ol", 31 0;
v0000000000c63680_0 .var/i "tc", 31 0;
v0000000000c63fe0_0 .var/i "tn", 31 0;
v0000000000c63540_0 .var/i "tv", 31 0;
v0000000000c64440_0 .var/i "tz", 31 0;
E_0000000000be0be0/0 .event edge, v0000000000c65340_0, v0000000000c639a0_0, v0000000000c62250_0, v0000000000c64760_0;
E_0000000000be0be0/1 .event edge, v0000000000c65020_0, v0000000000c64ee0_0;
E_0000000000be0be0 .event/or E_0000000000be0be0/0, E_0000000000be0be0/1;
L_0000000000c7d590 .part v0000000000c63fe0_0, 0, 1;
L_0000000000c7c870 .part v0000000000c64440_0, 0, 1;
L_0000000000c7d270 .part v0000000000c63680_0, 0, 1;
L_0000000000c7ccd0 .concat8 [ 1 1 1 1], L_0000000000c7dc70, L_0000000000c7d270, L_0000000000c7c870, L_0000000000c7d590;
L_0000000000c7dc70 .part v0000000000c63540_0, 0, 1;
L_0000000000c7ce10 .part v0000000000c65020_0, 0, 32;
S_0000000000a9ff30 .scope module, "alu_main" "alu" 3 406, 4 4 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c64a80_0 .net "A", 31 0, v0000000000bac4c0_0;  alias, 1 drivers
v0000000000c64d00_0 .net "Alu_Out", 3 0, L_0000000000c7e5d0;  alias, 1 drivers
v0000000000c64940_0 .net "B", 31 0, L_0000000000c02850;  alias, 1 drivers
v0000000000c63c20_0 .net "Cin", 0 0, v0000000000c7a200_0;  alias, 1 drivers
v0000000000c64b20_0 .net "OPS", 3 0, v0000000000bc3f40_0;  alias, 1 drivers
v0000000000c63720_0 .var "OPS_result", 32 0;
v0000000000c635e0_0 .net "S", 31 0, L_0000000000c7c690;  alias, 1 drivers
v0000000000c646c0_0 .net *"_ivl_11", 0 0, L_0000000000c7e850;  1 drivers
v0000000000c64080_0 .net *"_ivl_16", 0 0, L_0000000000c7e170;  1 drivers
v0000000000c64260_0 .net *"_ivl_3", 0 0, L_0000000000c7d450;  1 drivers
v0000000000c64c60_0 .net *"_ivl_7", 0 0, L_0000000000c7d4f0;  1 drivers
v0000000000c652a0_0 .var/i "ol", 31 0;
v0000000000c649e0_0 .var/i "tc", 31 0;
v0000000000c637c0_0 .var/i "tn", 31 0;
v0000000000c63860_0 .var/i "tv", 31 0;
v0000000000c650c0_0 .var/i "tz", 31 0;
E_0000000000be0ee0/0 .event edge, v0000000000bc3f40_0, v0000000000bac4c0_0, v0000000000c64940_0, v0000000000c63c20_0;
E_0000000000be0ee0/1 .event edge, v0000000000c63720_0, v0000000000c652a0_0;
E_0000000000be0ee0 .event/or E_0000000000be0ee0/0, E_0000000000be0ee0/1;
L_0000000000c7d450 .part v0000000000c637c0_0, 0, 1;
L_0000000000c7d4f0 .part v0000000000c650c0_0, 0, 1;
L_0000000000c7e850 .part v0000000000c649e0_0, 0, 1;
L_0000000000c7e5d0 .concat8 [ 1 1 1 1], L_0000000000c7e170, L_0000000000c7e850, L_0000000000c7d4f0, L_0000000000c7d450;
L_0000000000c7e170 .part v0000000000c63860_0, 0, 1;
L_0000000000c7c690 .part v0000000000c63720_0, 0, 32;
S_0000000000aa00c0 .scope module, "control_unit1" "control_unit" 3 318, 3 630 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "asserted";
    .port_info 6 /INPUT 32 "A";
L_0000000000c022a0 .functor BUFZ 1, v0000000000c63b80_0, C4<0>, C4<0>, C4<0>;
L_0000000000c021c0 .functor BUFZ 1, v0000000000c644e0_0, C4<0>, C4<0>, C4<0>;
v0000000000c643a0_0 .net "A", 31 0, v0000000000c61b70_0;  alias, 1 drivers
v0000000000c63cc0_0 .net "C_U_out", 6 0, L_0000000000c7c9b0;  alias, 1 drivers
v0000000000c65200_0 .net "ID_B_instr", 0 0, L_0000000000c022a0;  alias, 1 drivers
v0000000000c64f80_0 .net "MemReadWrite", 0 0, L_0000000000c021c0;  alias, 1 drivers
v0000000000c64120_0 .net "Reset", 0 0, v0000000000c7d090_0;  alias, 1 drivers
v0000000000c63900_0 .net *"_ivl_11", 0 0, v0000000000c64300_0;  1 drivers
v0000000000c641c0_0 .net *"_ivl_18", 3 0, v0000000000c64da0_0;  1 drivers
v0000000000c63a40_0 .net *"_ivl_3", 0 0, v0000000000c66810_0;  1 drivers
v0000000000c63d60_0 .net *"_ivl_7", 0 0, v0000000000c66090_0;  1 drivers
v0000000000c64da0_0 .var "alu_op", 3 0;
v0000000000c65160_0 .net "asserted", 0 0, L_0000000000c01c80;  alias, 1 drivers
v0000000000c63ae0_0 .var "b_bl", 0 0;
v0000000000c63b80_0 .var "b_instr", 0 0;
v0000000000c63e00_0 .net "clk", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c63ea0_0 .var "instr", 2 0;
v0000000000c64300_0 .var "l_instr", 0 0;
v0000000000c644e0_0 .var "m_rw", 0 0;
v0000000000c64580_0 .var "r_sr_off", 0 0;
v0000000000c66090_0 .var "rf_instr", 0 0;
v0000000000c66810_0 .var "s_imm", 0 0;
v0000000000c65550_0 .var "u", 0 0;
E_0000000000be1760/0 .event edge, v0000000000c633d0_0, v0000000000c61b70_0, v0000000000c63ea0_0, v0000000000c64300_0;
E_0000000000be1760/1 .event edge, v0000000000c65550_0, v0000000000bca490_0, v0000000000c63ae0_0;
E_0000000000be1760 .event/or E_0000000000be1760/0, E_0000000000be1760/1;
L_0000000000c7c9b0 .concat8 [ 1 1 4 1], v0000000000c66090_0, v0000000000c64300_0, v0000000000c64da0_0, v0000000000c66810_0;
S_0000000000ad4660 .scope module, "data_ram" "data_ram256x8" 3 504, 3 1181 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c67350_0 .net "Address", 31 0, v0000000000bcae90_0;  alias, 1 drivers
v0000000000c65d70_0 .net "DataIn", 31 0, v0000000000bcaf30_0;  alias, 1 drivers
v0000000000c669f0_0 .var "DataOut", 31 0;
v0000000000c66bd0 .array "Mem", 255 0, 7 0;
v0000000000c66590_0 .net "ReadWrite", 0 0, v0000000000bcb110_0;  alias, 1 drivers
v0000000000c66c70_0 .net "Size", 0 0, o0000000000c13c68;  alias, 0 drivers
E_0000000000be11e0/0 .event edge, v0000000000c66c70_0, v0000000000bcaf30_0, v0000000000bcae90_0, v0000000000bcb110_0;
E_0000000000be11e0/1 .event edge, v0000000000c615d0_0;
E_0000000000be11e0 .event/or E_0000000000be11e0/0, E_0000000000be11e0/1;
S_0000000000ad47f0 .scope module, "h_u" "hazard_unit" 3 575, 3 1322 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000c661d0_0 .net "EX_Bit15_12", 3 0, v0000000000bc5b60_0;  alias, 1 drivers
v0000000000c66d10_0 .net "EX_RF_Enable", 0 0, v0000000000bc4800_0;  alias, 1 drivers
v0000000000c65870_0 .net "EX_load_instr", 0 0, v0000000000bc52a0_0;  alias, 1 drivers
v0000000000c65cd0_0 .net "ID_Bit19_16", 3 0, v0000000000c63330_0;  alias, 1 drivers
v0000000000c655f0_0 .net "ID_Bit3_0", 3 0, v0000000000c622f0_0;  alias, 1 drivers
v0000000000c65690_0 .var "IF_ID_load", 0 0;
v0000000000c672b0_0 .net "MEM_Bit15_12", 3 0, v0000000000bcc010_0;  alias, 1 drivers
v0000000000c673f0_0 .net "MEM_RF_Enable", 0 0, v0000000000bcbed0_0;  alias, 1 drivers
v0000000000c65af0_0 .var "MUX1_signal", 1 0;
v0000000000c65b90_0 .var "MUX2_signal", 1 0;
v0000000000c65730_0 .var "MUX3_signal", 1 0;
v0000000000c66950_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c664f0_0 .var "PC_RF_load", 0 0;
v0000000000c65910_0 .net "WB_Bit15_12", 3 0, v0000000000c61c10_0;  alias, 1 drivers
v0000000000c65e10_0 .net "WB_RF_Enable", 0 0, v0000000000c62f70_0;  alias, 1 drivers
v0000000000c66270_0 .net "clk", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
E_0000000000be0ea0/0 .event edge, v0000000000bcb750_0, v0000000000c63330_0, v0000000000bca850_0, v0000000000c622f0_0;
E_0000000000be0ea0/1 .event edge, v0000000000bcb2f0_0, v0000000000bcbed0_0, v0000000000bcc010_0, v0000000000c62f70_0;
E_0000000000be0ea0/2 .event edge, v0000000000c61c10_0;
E_0000000000be0ea0 .event/or E_0000000000be0ea0/0, E_0000000000be0ea0/1, E_0000000000be0ea0/2;
S_0000000000ad4980 .scope module, "mux_2x1_ID" "mux_2x1_ID" 3 332, 3 1246 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000c02000 .functor BUFZ 7, v0000000000c67170_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000c66770_0 .net "C_U", 6 0, L_0000000000c7c9b0;  alias, 1 drivers
v0000000000c66a90_0 .net "HF_U", 0 0, v0000000000c66950_0;  alias, 1 drivers
v0000000000c66310_0 .net "MUX_Out", 6 0, L_0000000000c02000;  alias, 1 drivers
v0000000000c67170_0 .var "salida", 6 0;
E_0000000000be1260 .event edge, v0000000000c66950_0, v0000000000bc4e40_0;
S_0000000000b105e0 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 3 146, 3 1269 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c01ac0 .functor BUFZ 32, v0000000000c67210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c66ef0_0 .net "A", 31 0, L_0000000000c01c10;  alias, 1 drivers
L_0000000000c806c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000c663b0_0 .net "B", 31 0, L_0000000000c806c8;  1 drivers
v0000000000c657d0_0 .net "MUX_Out", 31 0, L_0000000000c01ac0;  alias, 1 drivers
v0000000000c67210_0 .var "salida", 31 0;
v0000000000c65c30_0 .net "sig", 0 0, v0000000000c7d090_0;  alias, 1 drivers
E_0000000000be1420 .event edge, v0000000000c633d0_0, v0000000000c66ef0_0, v0000000000c663b0_0;
S_0000000000c67880 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 3 144, 3 1269 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c01c10 .functor BUFZ 32, v0000000000c66db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c65ff0_0 .net "A", 31 0, L_0000000000c7d1d0;  alias, 1 drivers
v0000000000c66450_0 .net "B", 31 0, L_0000000000c7ce10;  alias, 1 drivers
v0000000000c66b30_0 .net "MUX_Out", 31 0, L_0000000000c01c10;  alias, 1 drivers
v0000000000c66db0_0 .var "salida", 31 0;
v0000000000c659b0_0 .net "sig", 0 0, v0000000000bca710_0;  alias, 1 drivers
E_0000000000be28a0 .event edge, v0000000000bca710_0, v0000000000c62930_0, v0000000000c64e40_0;
S_0000000000c67ba0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 3 436, 3 1269 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c02850 .functor BUFZ 32, v0000000000c65eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c66630_0 .net "A", 31 0, v0000000000c62cf0_0;  alias, 1 drivers
v0000000000c666d0_0 .net "B", 31 0, v0000000000c7a480_0;  alias, 1 drivers
v0000000000c65a50_0 .net "MUX_Out", 31 0, L_0000000000c02850;  alias, 1 drivers
v0000000000c65eb0_0 .var "salida", 31 0;
v0000000000c668b0_0 .net "sig", 0 0, v0000000000bc4c60_0;  alias, 1 drivers
E_0000000000be2220 .event edge, v0000000000bc4c60_0, v0000000000c62cf0_0, v0000000000c666d0_0;
S_0000000000c681e0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 3 518, 3 1269 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c017b0 .functor BUFZ 32, v0000000000c67030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c66e50_0 .net "A", 31 0, v0000000000c669f0_0;  alias, 1 drivers
v0000000000c66130_0 .net "B", 31 0, v0000000000bcae90_0;  alias, 1 drivers
v0000000000c66f90_0 .net "MUX_Out", 31 0, L_0000000000c017b0;  alias, 1 drivers
v0000000000c67030_0 .var "salida", 31 0;
v0000000000c65f50_0 .net "sig", 0 0, o0000000000c14688;  alias, 0 drivers
E_0000000000be25a0 .event edge, v0000000000c65f50_0, v0000000000c615d0_0, v0000000000bcae90_0;
S_0000000000c67a10 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 3 555, 3 1269 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c01dd0 .functor BUFZ 32, v0000000000c68cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c670d0_0 .net "A", 31 0, v0000000000c61850_0;  alias, 1 drivers
v0000000000c68610_0 .net "B", 31 0, v0000000000c61ad0_0;  alias, 1 drivers
v0000000000c68e30_0 .net "MUX_Out", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c68cf0_0 .var "salida", 31 0;
v0000000000c68930_0 .net "sig", 0 0, v0000000000c627f0_0;  alias, 1 drivers
E_0000000000be28e0 .event edge, v0000000000c627f0_0, v0000000000c61850_0, v0000000000c61ad0_0;
S_0000000000c68050 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 3 229, 3 1269 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c01f90 .functor BUFZ 32, v0000000000c68d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6a370_0 .net "A", 31 0, L_0000000000c7d1d0;  alias, 1 drivers
v0000000000c68890_0 .net "B", 31 0, L_0000000000c7ce10;  alias, 1 drivers
v0000000000c69e70_0 .net "MUX_Out", 31 0, L_0000000000c01f90;  alias, 1 drivers
v0000000000c68d90_0 .var "salida", 31 0;
v0000000000c69a10_0 .net "sig", 0 0, v0000000000bca710_0;  alias, 1 drivers
S_0000000000c68370 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 3 272, 3 1221 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c02770 .functor BUFZ 32, v0000000000c69ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c69830_0 .net "A_O", 31 0, L_0000000000c7c690;  alias, 1 drivers
v0000000000c6a410_0 .net "HF_U", 1 0, v0000000000c65af0_0;  alias, 1 drivers
v0000000000c68570_0 .net "MUX_Out", 31 0, L_0000000000c02770;  alias, 1 drivers
v0000000000c698d0_0 .net "M_O", 31 0, L_0000000000c017b0;  alias, 1 drivers
v0000000000c686b0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c68ed0_0 .net "X", 31 0, v0000000000c6eab0_0;  alias, 1 drivers
v0000000000c69ab0_0 .var "salida", 31 0;
E_0000000000be23a0/0 .event edge, v0000000000c65af0_0, v0000000000c68ed0_0, v0000000000bca7b0_0, v0000000000c66f90_0;
E_0000000000be23a0/1 .event edge, v0000000000c68e30_0;
E_0000000000be23a0 .event/or E_0000000000be23a0/0, E_0000000000be23a0/1;
S_0000000000c67d30 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 3 287, 3 1221 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c014a0 .functor BUFZ 32, v0000000000c69f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c69d30_0 .net "A_O", 31 0, L_0000000000c7c690;  alias, 1 drivers
v0000000000c68c50_0 .net "HF_U", 1 0, v0000000000c65b90_0;  alias, 1 drivers
v0000000000c69290_0 .net "MUX_Out", 31 0, L_0000000000c014a0;  alias, 1 drivers
v0000000000c68a70_0 .net "M_O", 31 0, L_0000000000c017b0;  alias, 1 drivers
v0000000000c68b10_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c69dd0_0 .net "X", 31 0, v0000000000c6ef10_0;  alias, 1 drivers
v0000000000c69f10_0 .var "salida", 31 0;
E_0000000000be22a0/0 .event edge, v0000000000c65b90_0, v0000000000c69dd0_0, v0000000000bca7b0_0, v0000000000c66f90_0;
E_0000000000be22a0/1 .event edge, v0000000000c68e30_0;
E_0000000000be22a0 .event/or E_0000000000be22a0/0, E_0000000000be22a0/1;
S_0000000000c67ec0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 3 301, 3 1221 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c01890 .functor BUFZ 32, v0000000000c687f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c68bb0_0 .net "A_O", 31 0, L_0000000000c7c690;  alias, 1 drivers
v0000000000c68750_0 .net "HF_U", 1 0, v0000000000c65730_0;  alias, 1 drivers
v0000000000c69b50_0 .net "MUX_Out", 31 0, L_0000000000c01890;  alias, 1 drivers
v0000000000c69fb0_0 .net "M_O", 31 0, L_0000000000c017b0;  alias, 1 drivers
v0000000000c693d0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6a050_0 .net "X", 31 0, v0000000000c6e790_0;  alias, 1 drivers
v0000000000c687f0_0 .var "salida", 31 0;
E_0000000000be1e20/0 .event edge, v0000000000c65730_0, v0000000000c6a050_0, v0000000000bca7b0_0, v0000000000c66f90_0;
E_0000000000be1e20/1 .event edge, v0000000000c68e30_0;
E_0000000000be1e20 .event/or E_0000000000be1e20/0, E_0000000000be1e20/1;
S_0000000000c67560 .scope module, "ram1" "inst_ram256x8" 3 81, 3 1149 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000c689d0_0 .net "Address", 31 0, L_0000000000c01270;  alias, 1 drivers
v0000000000c68f70_0 .var "DataOut", 31 0;
v0000000000c69010 .array "Mem", 255 0, 7 0;
v0000000000c69470_0 .net "Reset", 0 0, v0000000000c7d090_0;  alias, 1 drivers
E_0000000000be1de0 .event edge, v0000000000c633d0_0, v0000000000c62610_0, v0000000000c62d90_0;
S_0000000000c676f0 .scope module, "register_file_1" "register_file" 3 249, 5 6 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000c01270 .functor BUFZ 32, v0000000000c6d850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6fc30_0 .net "C", 3 0, o0000000000c160f8;  alias, 0 drivers
v0000000000c71170_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c71350_0 .net "E", 15 0, v0000000000c6ff50_0;  1 drivers
v0000000000c71990_0 .net "HZPCld", 0 0, v0000000000c664f0_0;  alias, 1 drivers
v0000000000c71a30_0 .net "MO", 31 0, v0000000000c6f050_0;  1 drivers
v0000000000c71210_0 .net "PA", 31 0, v0000000000c6eab0_0;  alias, 1 drivers
v0000000000c71710_0 .net "PB", 31 0, v0000000000c6ef10_0;  alias, 1 drivers
v0000000000c71c10_0 .net "PCin", 31 0, L_0000000000c01ac0;  alias, 1 drivers
v0000000000c722f0_0 .net "PCout", 31 0, L_0000000000c01270;  alias, 1 drivers
v0000000000c71ad0_0 .net "PD", 31 0, v0000000000c6e790_0;  alias, 1 drivers
v0000000000c712b0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c71df0_0 .net "Q0", 31 0, v0000000000c6a0f0_0;  1 drivers
v0000000000c72390_0 .net "Q1", 31 0, v0000000000c69150_0;  1 drivers
v0000000000c70db0_0 .net "Q10", 31 0, v0000000000c69650_0;  1 drivers
v0000000000c71670_0 .net "Q11", 31 0, v0000000000c69c90_0;  1 drivers
v0000000000c72430_0 .net "Q12", 31 0, v0000000000c6dcb0_0;  1 drivers
v0000000000c71f30_0 .net "Q13", 31 0, v0000000000c6d5d0_0;  1 drivers
v0000000000c71fd0_0 .net "Q14", 31 0, v0000000000c6d8f0_0;  1 drivers
v0000000000c721b0_0 .net "Q15", 31 0, v0000000000c6d850_0;  1 drivers
v0000000000c71b70_0 .net "Q2", 31 0, v0000000000c6df30_0;  1 drivers
v0000000000c70e50_0 .net "Q3", 31 0, v0000000000c6de90_0;  1 drivers
v0000000000c72070_0 .net "Q4", 31 0, v0000000000c6cc70_0;  1 drivers
v0000000000c71030_0 .net "Q5", 31 0, v0000000000c6e250_0;  1 drivers
v0000000000c717b0_0 .net "Q6", 31 0, v0000000000c6dfd0_0;  1 drivers
v0000000000c71cb0_0 .net "Q7", 31 0, v0000000000c6d030_0;  1 drivers
v0000000000c713f0_0 .net "Q8", 31 0, v0000000000c6c8b0_0;  1 drivers
v0000000000c70ef0_0 .net "Q9", 31 0, v0000000000c6d0d0_0;  1 drivers
o0000000000c16d58 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c72110_0 .net "R15MO", 1 0, o0000000000c16d58;  0 drivers
v0000000000c710d0_0 .net "RFLd", 0 0, o0000000000c16158;  alias, 0 drivers
v0000000000c70f90_0 .net "RST", 0 0, v0000000000c7d090_0;  alias, 1 drivers
v0000000000c71d50_0 .net "SA", 3 0, v0000000000c63330_0;  alias, 1 drivers
v0000000000c71850_0 .net "SB", 3 0, v0000000000c622f0_0;  alias, 1 drivers
v0000000000c71e90_0 .net "SD", 3 0, o0000000000c168d8;  alias, 0 drivers
L_0000000000c7caf0 .part v0000000000c6ff50_0, 15, 1;
L_0000000000c7e210 .part v0000000000c6ff50_0, 0, 1;
L_0000000000c7e350 .part v0000000000c6ff50_0, 1, 1;
L_0000000000c7e3f0 .part v0000000000c6ff50_0, 2, 1;
L_0000000000c7e990 .part v0000000000c6ff50_0, 3, 1;
L_0000000000c7df90 .part v0000000000c6ff50_0, 4, 1;
L_0000000000c7cb90 .part v0000000000c6ff50_0, 5, 1;
L_0000000000c7e490 .part v0000000000c6ff50_0, 6, 1;
L_0000000000c7e0d0 .part v0000000000c6ff50_0, 7, 1;
L_0000000000c7d3b0 .part v0000000000c6ff50_0, 8, 1;
L_0000000000c7c910 .part v0000000000c6ff50_0, 9, 1;
L_0000000000c7ed50 .part v0000000000c6ff50_0, 10, 1;
L_0000000000c7e530 .part v0000000000c6ff50_0, 11, 1;
L_0000000000c7ceb0 .part v0000000000c6ff50_0, 12, 1;
L_0000000000c7db30 .part v0000000000c6ff50_0, 13, 1;
L_0000000000c7d130 .part v0000000000c6ff50_0, 14, 1;
S_0000000000c6b520 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c690b0_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c69790_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6a0f0_0 .var "Q", 31 0;
v0000000000c691f0_0 .net "RFLd", 0 0, L_0000000000c7e210;  1 drivers
S_0000000000c6b840 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6a190_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c69510_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c69150_0 .var "Q", 31 0;
v0000000000c69bf0_0 .net "RFLd", 0 0, L_0000000000c7e350;  1 drivers
S_0000000000c6b9d0 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c69330_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c695b0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c69650_0 .var "Q", 31 0;
v0000000000c696f0_0 .net "RFLd", 0 0, L_0000000000c7ed50;  1 drivers
S_0000000000c6be80 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c69970_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6a230_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c69c90_0 .var "Q", 31 0;
v0000000000c6a2d0_0 .net "RFLd", 0 0, L_0000000000c7e530;  1 drivers
S_0000000000c6ad50 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6d710_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6d530_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6dcb0_0 .var "Q", 31 0;
v0000000000c6c630_0 .net "RFLd", 0 0, L_0000000000c7ceb0;  1 drivers
S_0000000000c6b6b0 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6c950_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6d670_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6d5d0_0 .var "Q", 31 0;
v0000000000c6da30_0 .net "RFLd", 0 0, L_0000000000c7db30;  1 drivers
S_0000000000c6c010 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6db70_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6dc10_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6d8f0_0 .var "Q", 31 0;
v0000000000c6cf90_0 .net "RFLd", 0 0, L_0000000000c7d130;  1 drivers
S_0000000000c6a580 .scope module, "R15" "PCregister" 5 52, 5 176 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c6d7b0_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6e1b0_0 .net "HZPCld", 0 0, v0000000000c664f0_0;  alias, 1 drivers
v0000000000c6e390_0 .net "MOin", 31 0, v0000000000c6f050_0;  alias, 1 drivers
v0000000000c6d850_0 .var "Q", 31 0;
v0000000000c6c590_0 .net "RST", 0 0, v0000000000c7d090_0;  alias, 1 drivers
E_0000000000be23e0 .event edge, v0000000000c664f0_0, v0000000000c633d0_0, v0000000000bcb570_0;
S_0000000000c6a710 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6d490_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6cb30_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6df30_0 .var "Q", 31 0;
v0000000000c6d990_0 .net "RFLd", 0 0, L_0000000000c7e3f0;  1 drivers
S_0000000000c6a8a0 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6d3f0_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6c9f0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6de90_0 .var "Q", 31 0;
v0000000000c6cef0_0 .net "RFLd", 0 0, L_0000000000c7e990;  1 drivers
S_0000000000c6bcf0 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6c6d0_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6cbd0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6cc70_0 .var "Q", 31 0;
v0000000000c6cd10_0 .net "RFLd", 0 0, L_0000000000c7df90;  1 drivers
S_0000000000c6c1a0 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6dad0_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6cdb0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6e250_0 .var "Q", 31 0;
v0000000000c6c770_0 .net "RFLd", 0 0, L_0000000000c7cb90;  1 drivers
S_0000000000c6c330 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6dd50_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6ddf0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6dfd0_0 .var "Q", 31 0;
v0000000000c6e070_0 .net "RFLd", 0 0, L_0000000000c7e490;  1 drivers
S_0000000000c6aa30 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6e110_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6ce50_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6d030_0 .var "Q", 31 0;
v0000000000c6e2f0_0 .net "RFLd", 0 0, L_0000000000c7e0d0;  1 drivers
S_0000000000c6abc0 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6e430_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6c810_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6c8b0_0 .var "Q", 31 0;
v0000000000c6ca90_0 .net "RFLd", 0 0, L_0000000000c7d3b0;  1 drivers
S_0000000000c6aee0 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6d210_0 .net "CLK", 0 0, v0000000000c7ddb0_0;  alias, 1 drivers
v0000000000c6d2b0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6d0d0_0 .var "Q", 31 0;
v0000000000c6d170_0 .net "RFLd", 0 0, L_0000000000c7c910;  1 drivers
S_0000000000c6b070 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c6d350_0 .net "C", 3 0, o0000000000c160f8;  alias, 0 drivers
v0000000000c6ff50_0 .var "E", 15 0;
v0000000000c70450_0 .net "Ld", 0 0, o0000000000c16158;  alias, 0 drivers
E_0000000000be1aa0 .event edge, v0000000000c70450_0, v0000000000c6d350_0;
S_0000000000c6b200 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c6ec90_0 .net "I0", 31 0, v0000000000c6a0f0_0;  alias, 1 drivers
v0000000000c6f410_0 .net "I1", 31 0, v0000000000c69150_0;  alias, 1 drivers
v0000000000c6ea10_0 .net "I10", 31 0, v0000000000c69650_0;  alias, 1 drivers
v0000000000c6f9b0_0 .net "I11", 31 0, v0000000000c69c90_0;  alias, 1 drivers
v0000000000c701d0_0 .net "I12", 31 0, v0000000000c6dcb0_0;  alias, 1 drivers
v0000000000c6f550_0 .net "I13", 31 0, v0000000000c6d5d0_0;  alias, 1 drivers
v0000000000c703b0_0 .net "I14", 31 0, v0000000000c6d8f0_0;  alias, 1 drivers
v0000000000c70950_0 .net "I15", 31 0, v0000000000c6d850_0;  alias, 1 drivers
v0000000000c6fff0_0 .net "I2", 31 0, v0000000000c6df30_0;  alias, 1 drivers
v0000000000c70130_0 .net "I3", 31 0, v0000000000c6de90_0;  alias, 1 drivers
v0000000000c704f0_0 .net "I4", 31 0, v0000000000c6cc70_0;  alias, 1 drivers
v0000000000c6feb0_0 .net "I5", 31 0, v0000000000c6e250_0;  alias, 1 drivers
v0000000000c6f370_0 .net "I6", 31 0, v0000000000c6dfd0_0;  alias, 1 drivers
v0000000000c6e8d0_0 .net "I7", 31 0, v0000000000c6d030_0;  alias, 1 drivers
v0000000000c70d10_0 .net "I8", 31 0, v0000000000c6c8b0_0;  alias, 1 drivers
v0000000000c70270_0 .net "I9", 31 0, v0000000000c6d0d0_0;  alias, 1 drivers
v0000000000c6eab0_0 .var "P", 31 0;
v0000000000c6eb50_0 .net "S", 3 0, v0000000000c63330_0;  alias, 1 drivers
E_0000000000be2560/0 .event edge, v0000000000c6d850_0, v0000000000c6d8f0_0, v0000000000c6d5d0_0, v0000000000c6dcb0_0;
E_0000000000be2560/1 .event edge, v0000000000c69c90_0, v0000000000c69650_0, v0000000000c6d0d0_0, v0000000000c6c8b0_0;
E_0000000000be2560/2 .event edge, v0000000000c6d030_0, v0000000000c6dfd0_0, v0000000000c6e250_0, v0000000000c6cc70_0;
E_0000000000be2560/3 .event edge, v0000000000c6de90_0, v0000000000c6df30_0, v0000000000c69150_0, v0000000000c6a0f0_0;
E_0000000000be2560/4 .event edge, v0000000000c63330_0;
E_0000000000be2560 .event/or E_0000000000be2560/0, E_0000000000be2560/1, E_0000000000be2560/2, E_0000000000be2560/3, E_0000000000be2560/4;
S_0000000000c6b390 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c6e970_0 .net "I0", 31 0, v0000000000c6a0f0_0;  alias, 1 drivers
v0000000000c6edd0_0 .net "I1", 31 0, v0000000000c69150_0;  alias, 1 drivers
v0000000000c6f5f0_0 .net "I10", 31 0, v0000000000c69650_0;  alias, 1 drivers
v0000000000c6e650_0 .net "I11", 31 0, v0000000000c69c90_0;  alias, 1 drivers
v0000000000c6fcd0_0 .net "I12", 31 0, v0000000000c6dcb0_0;  alias, 1 drivers
v0000000000c70090_0 .net "I13", 31 0, v0000000000c6d5d0_0;  alias, 1 drivers
v0000000000c70590_0 .net "I14", 31 0, v0000000000c6d8f0_0;  alias, 1 drivers
v0000000000c6f910_0 .net "I15", 31 0, v0000000000c6d850_0;  alias, 1 drivers
v0000000000c6ed30_0 .net "I2", 31 0, v0000000000c6df30_0;  alias, 1 drivers
v0000000000c6f4b0_0 .net "I3", 31 0, v0000000000c6de90_0;  alias, 1 drivers
v0000000000c70630_0 .net "I4", 31 0, v0000000000c6cc70_0;  alias, 1 drivers
v0000000000c70b30_0 .net "I5", 31 0, v0000000000c6e250_0;  alias, 1 drivers
v0000000000c706d0_0 .net "I6", 31 0, v0000000000c6dfd0_0;  alias, 1 drivers
v0000000000c6e5b0_0 .net "I7", 31 0, v0000000000c6d030_0;  alias, 1 drivers
v0000000000c70770_0 .net "I8", 31 0, v0000000000c6c8b0_0;  alias, 1 drivers
v0000000000c70310_0 .net "I9", 31 0, v0000000000c6d0d0_0;  alias, 1 drivers
v0000000000c6ef10_0 .var "P", 31 0;
v0000000000c6faf0_0 .net "S", 3 0, v0000000000c622f0_0;  alias, 1 drivers
E_0000000000be29a0/0 .event edge, v0000000000c6d850_0, v0000000000c6d8f0_0, v0000000000c6d5d0_0, v0000000000c6dcb0_0;
E_0000000000be29a0/1 .event edge, v0000000000c69c90_0, v0000000000c69650_0, v0000000000c6d0d0_0, v0000000000c6c8b0_0;
E_0000000000be29a0/2 .event edge, v0000000000c6d030_0, v0000000000c6dfd0_0, v0000000000c6e250_0, v0000000000c6cc70_0;
E_0000000000be29a0/3 .event edge, v0000000000c6de90_0, v0000000000c6df30_0, v0000000000c69150_0, v0000000000c6a0f0_0;
E_0000000000be29a0/4 .event edge, v0000000000c622f0_0;
E_0000000000be29a0 .event/or E_0000000000be29a0/0, E_0000000000be29a0/1, E_0000000000be29a0/2, E_0000000000be29a0/3, E_0000000000be29a0/4;
S_0000000000c6bb60 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c708b0_0 .net "I0", 31 0, v0000000000c6a0f0_0;  alias, 1 drivers
v0000000000c6e830_0 .net "I1", 31 0, v0000000000c69150_0;  alias, 1 drivers
v0000000000c6f690_0 .net "I10", 31 0, v0000000000c69650_0;  alias, 1 drivers
v0000000000c6efb0_0 .net "I11", 31 0, v0000000000c69c90_0;  alias, 1 drivers
v0000000000c709f0_0 .net "I12", 31 0, v0000000000c6dcb0_0;  alias, 1 drivers
v0000000000c70a90_0 .net "I13", 31 0, v0000000000c6d5d0_0;  alias, 1 drivers
v0000000000c6f0f0_0 .net "I14", 31 0, v0000000000c6d8f0_0;  alias, 1 drivers
v0000000000c70bd0_0 .net "I15", 31 0, v0000000000c6d850_0;  alias, 1 drivers
v0000000000c6f190_0 .net "I2", 31 0, v0000000000c6df30_0;  alias, 1 drivers
v0000000000c6ebf0_0 .net "I3", 31 0, v0000000000c6de90_0;  alias, 1 drivers
v0000000000c6fb90_0 .net "I4", 31 0, v0000000000c6cc70_0;  alias, 1 drivers
v0000000000c6f230_0 .net "I5", 31 0, v0000000000c6e250_0;  alias, 1 drivers
v0000000000c6fd70_0 .net "I6", 31 0, v0000000000c6dfd0_0;  alias, 1 drivers
v0000000000c70c70_0 .net "I7", 31 0, v0000000000c6d030_0;  alias, 1 drivers
v0000000000c6fe10_0 .net "I8", 31 0, v0000000000c6c8b0_0;  alias, 1 drivers
v0000000000c6e6f0_0 .net "I9", 31 0, v0000000000c6d0d0_0;  alias, 1 drivers
v0000000000c6e790_0 .var "P", 31 0;
v0000000000c6f2d0_0 .net "S", 3 0, o0000000000c168d8;  alias, 0 drivers
E_0000000000be2160/0 .event edge, v0000000000c6d850_0, v0000000000c6d8f0_0, v0000000000c6d5d0_0, v0000000000c6dcb0_0;
E_0000000000be2160/1 .event edge, v0000000000c69c90_0, v0000000000c69650_0, v0000000000c6d0d0_0, v0000000000c6c8b0_0;
E_0000000000be2160/2 .event edge, v0000000000c6d030_0, v0000000000c6dfd0_0, v0000000000c6e250_0, v0000000000c6cc70_0;
E_0000000000be2160/3 .event edge, v0000000000c6de90_0, v0000000000c6df30_0, v0000000000c69150_0, v0000000000c6a0f0_0;
E_0000000000be2160/4 .event edge, v0000000000c6f2d0_0;
E_0000000000be2160 .event/or E_0000000000be2160/0, E_0000000000be2160/1, E_0000000000be2160/2, E_0000000000be2160/3, E_0000000000be2160/4;
S_0000000000c72740 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000c676f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c6f050_0 .var "MO", 31 0;
v0000000000c6f730_0 .net "PC", 31 0, L_0000000000c01ac0;  alias, 1 drivers
v0000000000c6f7d0_0 .net "PW", 31 0, L_0000000000c01dd0;  alias, 1 drivers
v0000000000c6fa50_0 .net "PWLd", 0 0, L_0000000000c7caf0;  1 drivers
E_0000000000be2320 .event edge, v0000000000c6fa50_0, v0000000000c657d0_0, v0000000000c68e30_0;
S_0000000000c72d80 .scope module, "se" "SExtender" 3 205, 3 1289 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000c00da0 .functor BUFZ 32, v0000000000c715d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c71490_0 .var/i "i", 31 0;
v0000000000c71530_0 .net "in", 23 0, v0000000000c61cb0_0;  alias, 1 drivers
v0000000000c718f0_0 .var "in1", 31 0;
v0000000000c72250_0 .net/s "out1", 31 0, L_0000000000c00da0;  alias, 1 drivers
v0000000000c715d0_0 .var/s "result", 31 0;
v0000000000c798a0_0 .var/s "shift_result", 31 0;
v0000000000c7a160_0 .var/s "temp_reg", 31 0;
v0000000000c785e0_0 .var/s "twoscomp", 31 0;
E_0000000000be2360/0 .event edge, v0000000000c61cb0_0, v0000000000c718f0_0, v0000000000c785e0_0, v0000000000c7a160_0;
E_0000000000be2360/1 .event edge, v0000000000c798a0_0;
E_0000000000be2360 .event/or E_0000000000be2360/0, E_0000000000be2360/1;
S_0000000000c73a00 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 3 420, 6 1 0, S_0000000000aacfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c79b20_0 .net "A", 31 0, v0000000000c62cf0_0;  alias, 1 drivers
v0000000000c7a660_0 .net "B", 31 0, v0000000000bc4620_0;  alias, 1 drivers
v0000000000c7a200_0 .var "C", 0 0;
v0000000000c7a2a0_0 .var "by_imm_shift", 1 0;
v0000000000c7a3e0_0 .var/i "i", 31 0;
v0000000000c7ac00_0 .var/i "num_of_rot", 31 0;
v0000000000c79800_0 .var "relleno", 0 0;
v0000000000c79f80_0 .var "rm", 31 0;
v0000000000c79440_0 .var "rm1", 31 0;
v0000000000c79c60_0 .var "shift", 1 0;
v0000000000c7a480_0 .var "shift_result", 31 0;
v0000000000c7a520_0 .var "shifter_op", 2 0;
v0000000000c7a020_0 .var "tc", 0 0;
v0000000000c7a5c0_0 .var "temp_reg", 31 0;
v0000000000c79120_0 .var "temp_reg1", 31 0;
v0000000000c79bc0_0 .var "temp_reg2", 31 0;
E_0000000000be24e0/0 .event edge, v0000000000bc4620_0, v0000000000c7a520_0, v0000000000c62cf0_0, v0000000000c63c20_0;
E_0000000000be24e0/1 .event edge, v0000000000c7a2a0_0, v0000000000c7ac00_0, v0000000000c7a5c0_0, v0000000000c7a020_0;
E_0000000000be24e0/2 .event edge, v0000000000c79800_0, v0000000000c79c60_0, v0000000000c79120_0, v0000000000c79f80_0;
E_0000000000be24e0/3 .event edge, v0000000000c79bc0_0, v0000000000c79440_0;
E_0000000000be24e0 .event/or E_0000000000be24e0/0, E_0000000000be24e0/1, E_0000000000be24e0/2, E_0000000000be24e0/3;
    .scope S_0000000000c67560;
T_0 ;
    %wait E_0000000000be1de0;
    %load/vec4 v0000000000c69470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68f70_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000c689d0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000c689d0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c69010, 4;
    %load/vec4 v0000000000c689d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c69010, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c689d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c69010, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c689d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c69010, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c68f70_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000c689d0_0;
    %load/vec4a v0000000000c69010, 4;
    %pad/u 32;
    %store/vec4 v0000000000c68f70_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000b01810;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c624d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c621b0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000b01810;
T_2 ;
    %wait E_0000000000be0e60;
    %load/vec4 v0000000000c61fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c621b0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c621b0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c621b0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c61df0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c61df0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c621b0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c61df0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c621b0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c62610_0;
    %pad/u 33;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c61710_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c629d0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c629d0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000c62a70_0, 0, 32;
    %load/vec4 v0000000000c629d0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000c624d0_0, 0, 32;
    %load/vec4 v0000000000c629d0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c62390_0, 0, 32;
    %load/vec4 v0000000000c621b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c62610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c61710_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c629d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c61710_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c621b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000c61710_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c62610_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c629d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c62610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000c621b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c62610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c61710_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000c62610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c629d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c62570_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000c67880;
T_3 ;
    %wait E_0000000000be28a0;
    %load/vec4 v0000000000c659b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000c65ff0_0;
    %store/vec4 v0000000000c66db0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000c66450_0;
    %store/vec4 v0000000000c66db0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000b105e0;
T_4 ;
    %wait E_0000000000be1420;
    %load/vec4 v0000000000c65c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000c66ef0_0;
    %store/vec4 v0000000000c67210_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000c663b0_0;
    %store/vec4 v0000000000c67210_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000ae6450;
T_5 ;
    %wait E_0000000000be0fe0;
    %load/vec4 v0000000000c633d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c61b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c62250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c622f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c626b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c63330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c630b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c61cb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000c631f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000c62d90_0;
    %assign/vec4 v0000000000c61b70_0, 0;
    %load/vec4 v0000000000c62930_0;
    %assign/vec4 v0000000000c62250_0, 0;
    %load/vec4 v0000000000c62d90_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c622f0_0, 0;
    %load/vec4 v0000000000c62d90_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c626b0_0, 0;
    %load/vec4 v0000000000c62d90_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c63330_0, 0;
    %load/vec4 v0000000000c62d90_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c630b0_0, 0;
    %load/vec4 v0000000000c62d90_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c61cb0_0, 0;
    %load/vec4 v0000000000c62d90_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000c631f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000b01680;
T_6 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c61670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c61d50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c62b10_0;
    %assign/vec4 v0000000000c61d50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000c72d80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c71490_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000c72d80;
T_8 ;
    %wait E_0000000000be2360;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c71530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c718f0_0, 0, 32;
    %load/vec4 v0000000000c718f0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c785e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c71490_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000c71490_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000c785e0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c7a160_0, 0, 32;
    %load/vec4 v0000000000c71490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c71490_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000c7a160_0;
    %store/vec4 v0000000000c798a0_0, 0, 32;
    %load/vec4 v0000000000c798a0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c715d0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a9fda0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c64440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c64ee0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000a9fda0;
T_10 ;
    %wait E_0000000000be0be0;
    %load/vec4 v0000000000c65340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c64ee0_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c64ee0_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c64ee0_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c64760_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c64760_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c64ee0_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c64760_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c64ee0_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000c639a0_0;
    %pad/u 33;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000c64800_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c65020_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c65020_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000c64440_0, 0, 32;
    %load/vec4 v0000000000c65020_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000c63fe0_0, 0, 32;
    %load/vec4 v0000000000c65020_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c63680_0, 0, 32;
    %load/vec4 v0000000000c64ee0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000c639a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c64800_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000c65020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c64800_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000c64ee0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000c64800_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c639a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000c65020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c639a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000c64ee0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000c639a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c64800_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000c639a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c65020_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63540_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000c68050;
T_11 ;
    %wait E_0000000000be28a0;
    %load/vec4 v0000000000c69a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000c6a370_0;
    %store/vec4 v0000000000c68d90_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000c68890_0;
    %store/vec4 v0000000000c68d90_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000c6b070;
T_12 ;
    %wait E_0000000000be1aa0;
    %load/vec4 v0000000000c70450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000c6d350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c6ff50_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c6b200;
T_13 ;
    %wait E_0000000000be2560;
    %load/vec4 v0000000000c6eb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c6ec90_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c6f410_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c6fff0_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c70130_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c704f0_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c6feb0_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c6f370_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c6e8d0_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c70d10_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c70270_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c6ea10_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c6f9b0_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c701d0_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c6f550_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c703b0_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c70950_0;
    %assign/vec4 v0000000000c6eab0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c6b390;
T_14 ;
    %wait E_0000000000be29a0;
    %load/vec4 v0000000000c6faf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c6e970_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c6edd0_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c6ed30_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c6f4b0_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c70630_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c70b30_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c706d0_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c6e5b0_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c70770_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c70310_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c6f5f0_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c6e650_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c6fcd0_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c70090_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c70590_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c6f910_0;
    %assign/vec4 v0000000000c6ef10_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c6bb60;
T_15 ;
    %wait E_0000000000be2160;
    %load/vec4 v0000000000c6f2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c708b0_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c6e830_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c6f190_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c6ebf0_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c6fb90_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c6f230_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c6fd70_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c70c70_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c6fe10_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c6e6f0_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c6f690_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c6efb0_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c709f0_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c70a90_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c6f0f0_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c70bd0_0;
    %assign/vec4 v0000000000c6e790_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c72740;
T_16 ;
    %wait E_0000000000be2320;
    %load/vec4 v0000000000c6fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000c6f7d0_0;
    %assign/vec4 v0000000000c6f050_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000c6f730_0;
    %assign/vec4 v0000000000c6f050_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c6b520;
T_17 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c691f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c69790_0;
    %assign/vec4 v0000000000c6a0f0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000c6b840;
T_18 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c69bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000c69510_0;
    %assign/vec4 v0000000000c69150_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c6a710;
T_19 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000c6cb30_0;
    %assign/vec4 v0000000000c6df30_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c6a8a0;
T_20 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000c6c9f0_0;
    %assign/vec4 v0000000000c6de90_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c6bcf0;
T_21 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000c6cbd0_0;
    %assign/vec4 v0000000000c6cc70_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c6c1a0;
T_22 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000c6cdb0_0;
    %assign/vec4 v0000000000c6e250_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c6c330;
T_23 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000c6ddf0_0;
    %assign/vec4 v0000000000c6dfd0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c6aa30;
T_24 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000c6ce50_0;
    %assign/vec4 v0000000000c6d030_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c6abc0;
T_25 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000c6c810_0;
    %assign/vec4 v0000000000c6c8b0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c6aee0;
T_26 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000c6d2b0_0;
    %assign/vec4 v0000000000c6d0d0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c6b9d0;
T_27 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c696f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000c695b0_0;
    %assign/vec4 v0000000000c69650_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c6be80;
T_28 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000c6a230_0;
    %assign/vec4 v0000000000c69c90_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c6ad50;
T_29 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000c6d530_0;
    %assign/vec4 v0000000000c6dcb0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c6b6b0;
T_30 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000c6d670_0;
    %assign/vec4 v0000000000c6d5d0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c6c010;
T_31 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000c6cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000c6dc10_0;
    %assign/vec4 v0000000000c6d8f0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c6a580;
T_32 ;
    %wait E_0000000000be23e0;
    %load/vec4 v0000000000c6e1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000c6c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c6d850_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000000c6e390_0;
    %assign/vec4 v0000000000c6d850_0, 0;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000c68370;
T_33 ;
    %wait E_0000000000be23a0;
    %load/vec4 v0000000000c6a410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000c68ed0_0;
    %store/vec4 v0000000000c69ab0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000c69830_0;
    %store/vec4 v0000000000c69ab0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000c698d0_0;
    %store/vec4 v0000000000c69ab0_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000c686b0_0;
    %store/vec4 v0000000000c69ab0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000c67d30;
T_34 ;
    %wait E_0000000000be22a0;
    %load/vec4 v0000000000c68c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c69dd0_0;
    %store/vec4 v0000000000c69f10_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c69d30_0;
    %store/vec4 v0000000000c69f10_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c68a70_0;
    %store/vec4 v0000000000c69f10_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c68b10_0;
    %store/vec4 v0000000000c69f10_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000c67ec0;
T_35 ;
    %wait E_0000000000be1e20;
    %load/vec4 v0000000000c68750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c6a050_0;
    %store/vec4 v0000000000c687f0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c68bb0_0;
    %store/vec4 v0000000000c687f0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c69fb0_0;
    %store/vec4 v0000000000c687f0_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c693d0_0;
    %store/vec4 v0000000000c687f0_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000aa00c0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c63b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000aa00c0;
T_37 ;
    %wait E_0000000000be1760;
    %load/vec4 v0000000000c64120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c643a0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c63b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c64da0_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c63ea0_0, 0, 3;
    %load/vec4 v0000000000c63ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c63b80_0, 0, 1;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c64da0_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c63b80_0, 0, 1;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c64da0_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c65550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c63b80_0, 0, 1;
    %load/vec4 v0000000000c64300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000c65550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c64da0_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c64da0_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c65550_0, 0, 1;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %load/vec4 v0000000000c65550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c64da0_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c64da0_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000c64300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64580_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c64580_0, 0, 1;
T_37.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c63b80_0, 0, 1;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c63b80_0, 0, 1;
    %load/vec4 v0000000000c65160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c64da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %load/vec4 v0000000000c643a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c63ae0_0, 0, 1;
    %load/vec4 v0000000000c63ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c64da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
    %jmp T_37.21;
T_37.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64300_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c64da0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c644e0_0, 0, 1;
T_37.21 ;
T_37.19 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000ad4980;
T_38 ;
    %wait E_0000000000be1260;
    %load/vec4 v0000000000c66a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000c67170_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000c66770_0;
    %store/vec4 v0000000000c67170_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000aa75e0;
T_39 ;
    %wait E_0000000000be0fe0;
    %load/vec4 v0000000000bc4e40_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000bc4c60_0, 0;
    %load/vec4 v0000000000bc4e40_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000bc3f40_0, 0;
    %load/vec4 v0000000000bc4e40_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000bc52a0_0, 0;
    %load/vec4 v0000000000bc4e40_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000bc4800_0, 0;
    %load/vec4 v0000000000bc5700_0;
    %assign/vec4 v0000000000bc4d00_0, 0;
    %load/vec4 v0000000000bc5520_0;
    %assign/vec4 v0000000000bc43a0_0, 0;
    %load/vec4 v0000000000b17ed0_0;
    %assign/vec4 v0000000000bac4c0_0, 0;
    %load/vec4 v0000000000c63290_0;
    %assign/vec4 v0000000000c62cf0_0, 0;
    %load/vec4 v0000000000c62070_0;
    %assign/vec4 v0000000000c61e90_0, 0;
    %load/vec4 v0000000000bc57a0_0;
    %assign/vec4 v0000000000bc5b60_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bc4940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000bc4620_0, 0;
    %load/vec4 v0000000000bc50c0_0;
    %assign/vec4 v0000000000bc4080_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000a9ff30;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c637c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c650c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c649e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c652a0_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000a9ff30;
T_41 ;
    %wait E_0000000000be0ee0;
    %load/vec4 v0000000000c64b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c652a0_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c652a0_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c652a0_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c63c20_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c63c20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c652a0_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c63c20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c652a0_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000c64a80_0;
    %pad/u 33;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000c64940_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c63720_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c63720_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000c650c0_0, 0, 32;
    %load/vec4 v0000000000c63720_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000c637c0_0, 0, 32;
    %load/vec4 v0000000000c63720_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c649e0_0, 0, 32;
    %load/vec4 v0000000000c652a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000c64a80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c64940_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000c63720_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c64940_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000c652a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000c64940_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c64a80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000c63720_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c64a80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000c652a0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000c64a80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c64940_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000c64a80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c63720_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c63860_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c73a00;
T_42 ;
    %wait E_0000000000be24e0;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c7a520_0, 0, 3;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c7a2a0_0, 0, 2;
    %load/vec4 v0000000000c7a520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000c79b20_0;
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c7ac00_0, 0, 32;
    %load/vec4 v0000000000c7a200_0;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %load/vec4 v0000000000c7a2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000c7a020_0;
    %store/vec4 v0000000000c7a200_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000c7a020_0;
    %store/vec4 v0000000000c7a200_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000c79b20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c79800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %load/vec4 v0000000000c79800_0;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000c7a020_0;
    %store/vec4 v0000000000c7a200_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000c7a020_0;
    %store/vec4 v0000000000c7a200_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c7ac00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c79c60_0, 0, 2;
    %load/vec4 v0000000000c79c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000c7a020_0;
    %store/vec4 v0000000000c7a200_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000c7ac00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000c7a020_0;
    %store/vec4 v0000000000c7a200_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000c7ac00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000c79b20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c79800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %load/vec4 v0000000000c79800_0;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000c7a020_0;
    %store/vec4 v0000000000c7a200_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000c7ac00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000c7a3e0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c79120_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000c79120_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c7a660_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000c7a3e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c79f80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79bc0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000c79bc0_0;
    %store/vec4 v0000000000c79440_0, 0, 32;
    %load/vec4 v0000000000c7a020_0;
    %load/vec4 v0000000000c79440_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000c7a3e0_0;
    %load/vec4 v0000000000c7ac00_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c7a020_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c7a5c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7a5c0_0, 0, 32;
    %load/vec4 v0000000000c7a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a3e0_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000c7a020_0;
    %store/vec4 v0000000000c7a200_0, 0, 1;
    %load/vec4 v0000000000c7a5c0_0;
    %store/vec4 v0000000000c7a480_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000c67ba0;
T_43 ;
    %wait E_0000000000be2220;
    %load/vec4 v0000000000c668b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000c66630_0;
    %store/vec4 v0000000000c65eb0_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000c666d0_0;
    %store/vec4 v0000000000c65eb0_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000aad130;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcbc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcb1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcbbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcbcf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bcba70_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0000000000aad130;
T_45 ;
    %wait E_0000000000bdff60;
    %load/vec4 v0000000000bcbe30_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000bcbc50_0, 0;
    %load/vec4 v0000000000bcbe30_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000bcb1b0_0, 0;
    %load/vec4 v0000000000bcbe30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000bcbbb0_0, 0;
    %load/vec4 v0000000000bcbe30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000bcbcf0_0, 0;
    %load/vec4 v0000000000bcacb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000bcb1b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000bcb1b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000bcbbb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000bcbbb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000bcbc50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000bcbc50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000bcbcf0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000bcbcf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000bcbbb0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcb1b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000bcbbb0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bcb1b0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000bcbcf0_0;
    %load/vec4 v0000000000bcbc50_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000bcbcf0_0;
    %load/vec4 v0000000000bcbc50_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000bcb1b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bcbc50_0;
    %load/vec4 v0000000000bcbcf0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000bcb1b0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bcbc50_0;
    %load/vec4 v0000000000bcbcf0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcba70_0, 0;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000aa72c0;
T_46 ;
    %wait E_0000000000be15e0;
    %load/vec4 v0000000000bcadf0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bca670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bca710_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bca710_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000aa7450;
T_47 ;
    %wait E_0000000000be0fe0;
    %load/vec4 v0000000000bca7b0_0;
    %assign/vec4 v0000000000bcae90_0, 0;
    %load/vec4 v0000000000bcb610_0;
    %assign/vec4 v0000000000bcaf30_0, 0;
    %load/vec4 v0000000000bca850_0;
    %assign/vec4 v0000000000bcc010_0, 0;
    %load/vec4 v0000000000bcb750_0;
    %assign/vec4 v0000000000bcb070_0, 0;
    %load/vec4 v0000000000bcb2f0_0;
    %assign/vec4 v0000000000bcbed0_0, 0;
    %load/vec4 v0000000000bcab70_0;
    %assign/vec4 v0000000000bcb110_0, 0;
    %load/vec4 v0000000000bcaad0_0;
    %assign/vec4 v0000000000bcb250_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000ad4660;
T_48 ;
    %wait E_0000000000be11e0;
    %load/vec4 v0000000000c66c70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000c66590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000c65d70_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c67350_0;
    %store/vec4a v0000000000c66bd0, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000c67350_0;
    %load/vec4a v0000000000c66bd0, 4;
    %pad/u 32;
    %store/vec4 v0000000000c669f0_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000c66590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000c65d70_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c67350_0;
    %store/vec4a v0000000000c66bd0, 4, 0;
    %load/vec4 v0000000000c65d70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c67350_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c66bd0, 4, 0;
    %load/vec4 v0000000000c65d70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c67350_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c66bd0, 4, 0;
    %load/vec4 v0000000000c65d70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c67350_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c66bd0, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000c67350_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c66bd0, 4;
    %load/vec4 v0000000000c67350_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c66bd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c67350_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c66bd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c67350_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c66bd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c669f0_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000c681e0;
T_49 ;
    %wait E_0000000000be25a0;
    %load/vec4 v0000000000c65f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c66e50_0;
    %store/vec4 v0000000000c67030_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c66130_0;
    %store/vec4 v0000000000c67030_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000b014f0;
T_50 ;
    %wait E_0000000000be0fe0;
    %load/vec4 v0000000000c61530_0;
    %assign/vec4 v0000000000c61ad0_0, 0;
    %load/vec4 v0000000000c615d0_0;
    %assign/vec4 v0000000000c61850_0, 0;
    %load/vec4 v0000000000c63010_0;
    %assign/vec4 v0000000000c61c10_0, 0;
    %load/vec4 v0000000000c62ed0_0;
    %assign/vec4 v0000000000c627f0_0, 0;
    %load/vec4 v0000000000c62c50_0;
    %assign/vec4 v0000000000c62f70_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000c67a10;
T_51 ;
    %wait E_0000000000be28e0;
    %load/vec4 v0000000000c68930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000c670d0_0;
    %store/vec4 v0000000000c68cf0_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000c68610_0;
    %store/vec4 v0000000000c68cf0_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000ad47f0;
T_52 ;
    %wait E_0000000000be0ea0;
    %load/vec4 v0000000000c65870_0;
    %load/vec4 v0000000000c65cd0_0;
    %load/vec4 v0000000000c661d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c655f0_0;
    %load/vec4 v0000000000c661d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c65690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c664f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66950_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c65690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c664f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66950_0, 0, 1;
T_52.1 ;
    %load/vec4 v0000000000c66d10_0;
    %load/vec4 v0000000000c65cd0_0;
    %load/vec4 v0000000000c661d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c655f0_0;
    %load/vec4 v0000000000c661d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c65af0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c65b90_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c65730_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000c673f0_0;
    %load/vec4 v0000000000c65cd0_0;
    %load/vec4 v0000000000c672b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c655f0_0;
    %load/vec4 v0000000000c672b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c65af0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c65b90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c65730_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000c65e10_0;
    %load/vec4 v0000000000c65cd0_0;
    %load/vec4 v0000000000c65910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c655f0_0;
    %load/vec4 v0000000000c65910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c65af0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c65b90_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c65730_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c65af0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c65b90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c65730_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000aacfa0;
T_53 ;
    %vpi_func 3 85 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c7ba60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c796c0_0, 0, 32;
T_53.0 ;
    %vpi_func 3 87 "$feof" 32, v0000000000c7ba60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 3 88 "$fscanf" 32, v0000000000c7ba60_0, "%b", v0000000000c7b6a0_0 {0 0 0};
    %store/vec4 v0000000000c7b560_0, 0, 32;
    %load/vec4 v0000000000c7b6a0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c796c0_0;
    %store/vec4a v0000000000c69010, 4, 0;
    %load/vec4 v0000000000c796c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c796c0_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 3 93 "$fclose", v0000000000c7ba60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7bba0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c7bba0_0;
    %store/vec4 v0000000000c796c0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000aacfa0;
T_54 ;
    %vpi_call 3 101 "$display", "\012\012                  ------------------ID State-------------------          ------------------EX State------------------       --------MEM State------     ------WB State------       -------Instruction-------      --Time--" {0 0 0};
    %vpi_call 3 102 "$display", "         PC    B_instr | shift_imm |   alu  | load | R F | mem_r_w         shift_imm | alu  | load | R F | mem_r_w            load | R F | mem_r_w           load | R F          " {0 0 0};
    %vpi_call 3 103 "$monitor", "%d         %b   |     %b     |  %b  |  %b   |  %b  |  %b                    %b  | %b |   %b  |  %b  | %b                     %b |  %b  | %b                    %b |  %b           %b%d", v0000000000c7bd80_0, v0000000000c7a7a0_0, &PV<v0000000000c7a0c0_0, 6, 1>, &PV<v0000000000c7a0c0_0, 2, 4>, &PV<v0000000000c7a0c0_0, 1, 1>, &PV<v0000000000c7a0c0_0, 0, 1>, v0000000000c78e00_0, v0000000000c79e40_0, v0000000000c79ee0_0, v0000000000c79a80_0, v0000000000c79da0_0, v0000000000c7a700_0, v0000000000c78860_0, v0000000000c7ab60_0, v0000000000c793a0_0, v0000000000c7b100_0, v0000000000c7afc0_0, v0000000000c7a340_0, $time {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000aace10;
T_55 ;
    %delay 22, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000000000aace10;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ddb0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_56.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.1, 5;
    %jmp/1 T_56.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000c7ddb0_0;
    %inv;
    %store/vec4 v0000000000c7ddb0_0, 0, 1;
    %jmp T_56.0;
T_56.1 ;
    %pop/vec4 1;
    %end;
    .thread T_56;
    .scope S_0000000000aace10;
T_57 ;
    %fork t_1, S_0000000000aace10;
    %fork t_2, S_0000000000aace10;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7d090_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7d090_0, 0, 1;
    %end;
    .scope S_0000000000aace10;
t_0 ;
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU2.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
