INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/agc_clock/agc_clock.ip_user_files/bd/zynq_ps/ip/zynq_ps_processing_system7_0_0/sim/zynq_ps_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_ps_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/agc_clock/agc_clock.ip_user_files/bd/zynq_ps/sim/zynq_ps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/agc_clock/agc_clock.srcs/sources_1/ip/prop_clock_divisor/prop_clock_divisor_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prop_clock_divisor_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/agc_clock/agc_clock.srcs/sources_1/ip/prop_clock_divisor/prop_clock_divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prop_clock_divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/agc_clock/agc_clock.srcs/sources_1/new/agc_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agc_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/agc_clock/agc_clock.srcs/sources_1/new/agc_clock_divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agc_clock_divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/agc_clock/agc_clock.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zynq_ps_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rzinkstok/agc_clock/agc_clock.srcs/sim_1/new/agc_clock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module agc_clock_tb
