var searchData=
[
  ['i2c1_5firqn',['I2C1_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398',1,'stm32l073xx.h']]],
  ['i2c2_5firqn',['I2C2_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d',1,'stm32l073xx.h']]],
  ['i2c3_5firqn',['I2C3_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5faddrie',['I2C_CR1_ADDRIE',['../group__Peripheral__Registers__Bits__Definition.html#ga275e85befdb3d7ea7b5eb402cec574ec',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5faddrie_5fmsk',['I2C_CR1_ADDRIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2d2a3ad8001084b45c7726712ac4c04f',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5falerten',['I2C_CR1_ALERTEN',['../group__Peripheral__Registers__Bits__Definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5falerten_5fmsk',['I2C_CR1_ALERTEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab1eef9b3f7abfe45a6bce7c952710b99',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fanfoff',['I2C_CR1_ANFOFF',['../group__Peripheral__Registers__Bits__Definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fanfoff_5fmsk',['I2C_CR1_ANFOFF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3920a53ac328fa582e56a3a77dda7ba9',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fdnf',['I2C_CR1_DNF',['../group__Peripheral__Registers__Bits__Definition.html#gae2ee714428013b4a48aba608f6922bd6',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fdnf_5fmsk',['I2C_CR1_DNF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5ferrie',['I2C_CR1_ERRIE',['../group__Peripheral__Registers__Bits__Definition.html#ga75e971012a02f9dad47a1629c6f5d956',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5ferrie_5fmsk',['I2C_CR1_ERRIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fgcen',['I2C_CR1_GCEN',['../group__Peripheral__Registers__Bits__Definition.html#gac28d4f433e501e727c91097dccc4616c',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fgcen_5fmsk',['I2C_CR1_GCEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga722b2ce13c7159d6786a7bd62dc80162',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fnackie',['I2C_CR1_NACKIE',['../group__Peripheral__Registers__Bits__Definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fnackie_5fmsk',['I2C_CR1_NACKIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7c87dc49b7dcec3e54113291c39591f4',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fnostretch',['I2C_CR1_NOSTRETCH',['../group__Peripheral__Registers__Bits__Definition.html#ga197aaca79f64e832af3a0a0864c2a08c',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fnostretch_5fmsk',['I2C_CR1_NOSTRETCH_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1e4eb2525f0444cc6320f96cc6c01804',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fpe',['I2C_CR1_PE',['../group__Peripheral__Registers__Bits__Definition.html#ga953b0d38414808db79da116842ed3262',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fpe_5fmsk',['I2C_CR1_PE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga641d1563a97f92a4c5e20dcdd0756986',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fpecen',['I2C_CR1_PECEN',['../group__Peripheral__Registers__Bits__Definition.html#ga393649f17391feae45fa0db955b3fdf5',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fpecen_5fmsk',['I2C_CR1_PECEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaecc632e3f7c22f90dcea5882d164c6e4',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5frxdmaen',['I2C_CR1_RXDMAEN',['../group__Peripheral__Registers__Bits__Definition.html#ga85a60efaeebfb879bec280f46beb30ea',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5frxdmaen_5fmsk',['I2C_CR1_RXDMAEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga51c8825e168710277ef0edfc6714e6d4',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5frxie',['I2C_CR1_RXIE',['../group__Peripheral__Registers__Bits__Definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5frxie_5fmsk',['I2C_CR1_RXIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga29839b4ea437d36c7d928c676c6d8c32',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fsbc',['I2C_CR1_SBC',['../group__Peripheral__Registers__Bits__Definition.html#ga973b09b232a3f758409353fd6ed765a2',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fsbc_5fmsk',['I2C_CR1_SBC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fsmbden',['I2C_CR1_SMBDEN',['../group__Peripheral__Registers__Bits__Definition.html#ga656e66b079528ed6d5c282010e51a263',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fsmbden_5fmsk',['I2C_CR1_SMBDEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fsmbhen',['I2C_CR1_SMBHEN',['../group__Peripheral__Registers__Bits__Definition.html#gaca44767df3368d7f0a9a17c20c55d27b',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fsmbhen_5fmsk',['I2C_CR1_SMBHEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafdfb79fbb8e0020837f662dda4b4af9c',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fstopie',['I2C_CR1_STOPIE',['../group__Peripheral__Registers__Bits__Definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fstopie_5fmsk',['I2C_CR1_STOPIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae20f8d61a4a63bce76bc4519d6550cb3',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5ftcie',['I2C_CR1_TCIE',['../group__Peripheral__Registers__Bits__Definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5ftcie_5fmsk',['I2C_CR1_TCIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafcf6fa01b4238634c18595d6dbf6177b',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5ftxdmaen',['I2C_CR1_TXDMAEN',['../group__Peripheral__Registers__Bits__Definition.html#ga1da363db8ccde4108cf707cf86170650',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5ftxdmaen_5fmsk',['I2C_CR1_TXDMAEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5ftxie',['I2C_CR1_TXIE',['../group__Peripheral__Registers__Bits__Definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5ftxie_5fmsk',['I2C_CR1_TXIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gacd4f19017be50f03d539b01840544e74',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fwupen',['I2C_CR1_WUPEN',['../group__Peripheral__Registers__Bits__Definition.html#ga75a226d059143573fab07f866853ce75',1,'stm32l073xx.h']]],
  ['i2c_5fcr1_5fwupen_5fmsk',['I2C_CR1_WUPEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fadd10',['I2C_CR2_ADD10',['../group__Peripheral__Registers__Bits__Definition.html#ga5454de5709c0e68a0068f9f5d39e5674',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fadd10_5fmsk',['I2C_CR2_ADD10_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga91a2dc032b0850b2f5d874d39101af57',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fautoend',['I2C_CR2_AUTOEND',['../group__Peripheral__Registers__Bits__Definition.html#gabcf789c74e217ec8967bcabc156a6c54',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fautoend_5fmsk',['I2C_CR2_AUTOEND_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga79097be4d77200f9e41e345a03e88c57',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fhead10r',['I2C_CR2_HEAD10R',['../group__Peripheral__Registers__Bits__Definition.html#ga2de0f12e6fb297c2c29bee5504e54377',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fhead10r_5fmsk',['I2C_CR2_HEAD10R_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga804de50ff64b0bcc02f40424acfbc7db',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fnack',['I2C_CR2_NACK',['../group__Peripheral__Registers__Bits__Definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fnack_5fmsk',['I2C_CR2_NACK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gace1c42b5631b8c6f79d7c8ae849867f1',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fnbytes',['I2C_CR2_NBYTES',['../group__Peripheral__Registers__Bits__Definition.html#ga23a58895a897ccc34a8cbbe36b412b69',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fnbytes_5fmsk',['I2C_CR2_NBYTES_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0444674df6d55acb07278798e4eafafc',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fpecbyte',['I2C_CR2_PECBYTE',['../group__Peripheral__Registers__Bits__Definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fpecbyte_5fmsk',['I2C_CR2_PECBYTE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga67940fdd66f6396cf117e6e907835fb3',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5frd_5fwrn',['I2C_CR2_RD_WRN',['../group__Peripheral__Registers__Bits__Definition.html#ga268ec714bbe4a75ea098c0e230a87697',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5frd_5fwrn_5fmsk',['I2C_CR2_RD_WRN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga888e78b43e53510c2fc404f752a64a61',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5freload',['I2C_CR2_RELOAD',['../group__Peripheral__Registers__Bits__Definition.html#ga21a796045451013c964ef8b12ca6c9bb',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5freload_5fmsk',['I2C_CR2_RELOAD_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fsadd',['I2C_CR2_SADD',['../group__Peripheral__Registers__Bits__Definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fsadd_5fmsk',['I2C_CR2_SADD_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac570a7f74b23dcac9760701dd2c6c186',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fstart',['I2C_CR2_START',['../group__Peripheral__Registers__Bits__Definition.html#ga5ac78b87a12a9eaf564f5a3f99928478',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fstart_5fmsk',['I2C_CR2_START_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fstop',['I2C_CR2_STOP',['../group__Peripheral__Registers__Bits__Definition.html#ga37007be453dd8a637be2d793d3b5f2a2',1,'stm32l073xx.h']]],
  ['i2c_5fcr2_5fstop_5fmsk',['I2C_CR2_STOP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaeae72d8a7ce76085731146d329fe42be',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5faddrcf',['I2C_ICR_ADDRCF',['../group__Peripheral__Registers__Bits__Definition.html#gac46e27edee02106eec30ede46a143e92',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5faddrcf_5fmsk',['I2C_ICR_ADDRCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2228bb1e8125c1d6736b2f38869fa70c',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5falertcf',['I2C_ICR_ALERTCF',['../group__Peripheral__Registers__Bits__Definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5falertcf_5fmsk',['I2C_ICR_ALERTCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga06ba190037b7c242e6926aa8e83089b3',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5farlocf',['I2C_ICR_ARLOCF',['../group__Peripheral__Registers__Bits__Definition.html#ga1bc8765152bfd75d343a06e3b696805d',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5farlocf_5fmsk',['I2C_ICR_ARLOCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gacea0d3266ec25c49575c9c7d9fd73a89',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fberrcf',['I2C_ICR_BERRCF',['../group__Peripheral__Registers__Bits__Definition.html#ga9a64f0841ce0f5d234a72b968705c416',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fberrcf_5fmsk',['I2C_ICR_BERRCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7f5dac5bc1f009630f97d82ad1c560be',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fnackcf',['I2C_ICR_NACKCF',['../group__Peripheral__Registers__Bits__Definition.html#gab68515e7c5c0796da616c92943a17472',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fnackcf_5fmsk',['I2C_ICR_NACKCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga18c315466a15d1b66f3441a3ea9fe495',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fovrcf',['I2C_ICR_OVRCF',['../group__Peripheral__Registers__Bits__Definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fovrcf_5fmsk',['I2C_ICR_OVRCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga490809ffa8771896ad7d0c9e21adcafc',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fpeccf',['I2C_ICR_PECCF',['../group__Peripheral__Registers__Bits__Definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fpeccf_5fmsk',['I2C_ICR_PECCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4c24f10cbf7d0019917000a7b0d5f734',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fstopcf',['I2C_ICR_STOPCF',['../group__Peripheral__Registers__Bits__Definition.html#gabe59e51ed40569ab397e2cf9da3a347f',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5fstopcf_5fmsk',['I2C_ICR_STOPCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5c4b6846e49f463291cfcf9ac155cd38',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5ftimoutcf',['I2C_ICR_TIMOUTCF',['../group__Peripheral__Registers__Bits__Definition.html#ga9a76993c176007a7353a33b53e7d3136',1,'stm32l073xx.h']]],
  ['i2c_5ficr_5ftimoutcf_5fmsk',['I2C_ICR_TIMOUTCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga66e5f2779e858742cc33f1207db53b69',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5faddcode',['I2C_ISR_ADDCODE',['../group__Peripheral__Registers__Bits__Definition.html#ga9050a7e2c1d8777251352f51197e4c80',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5faddcode_5fmsk',['I2C_ISR_ADDCODE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga25d5d5222eadb800dee912f148218ec4',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5faddr',['I2C_ISR_ADDR',['../group__Peripheral__Registers__Bits__Definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5faddr_5fmsk',['I2C_ISR_ADDR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga639aa794461805d956aecf4b0c27cb6e',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5falert',['I2C_ISR_ALERT',['../group__Peripheral__Registers__Bits__Definition.html#ga4c6c779bca999450c595fc797a1fdeec',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5falert_5fmsk',['I2C_ISR_ALERT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8c82b2d49a3def61e4d803e7f843c983',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5farlo',['I2C_ISR_ARLO',['../group__Peripheral__Registers__Bits__Definition.html#ga54ae33fec99aa351621ba6b483fbead3',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5farlo_5fmsk',['I2C_ISR_ARLO_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga23cc08e323b46817fb4a7a0ef69df228',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fberr',['I2C_ISR_BERR',['../group__Peripheral__Registers__Bits__Definition.html#ga0dd0d8fdc41303a1c31fc7466301be07',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fberr_5fmsk',['I2C_ISR_BERR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf830061f7f1df62bfbc9fb335a12e431',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fbusy',['I2C_ISR_BUSY',['../group__Peripheral__Registers__Bits__Definition.html#ga12ba21dc10ca08a2063a1c4672ffb886',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fbusy_5fmsk',['I2C_ISR_BUSY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae605cd91e7fd4031ad5d278a25640faf',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fdir',['I2C_ISR_DIR',['../group__Peripheral__Registers__Bits__Definition.html#gaa4890d7deb94106f946b28a7309e22aa',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fdir_5fmsk',['I2C_ISR_DIR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaab8c49318377d92649db2e6ad7533f3f',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fnackf',['I2C_ISR_NACKF',['../group__Peripheral__Registers__Bits__Definition.html#gad2fb99c13292fc510cfe85bf45ac6b77',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fnackf_5fmsk',['I2C_ISR_NACKF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaffc140d2c72cc4fb51213b7978a92ac3',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fovr',['I2C_ISR_OVR',['../group__Peripheral__Registers__Bits__Definition.html#gaf5976110d93d2f36f50c4c6467510914',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fovr_5fmsk',['I2C_ISR_OVR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3474223f53eb71f3972d4b31f2d09c30',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fpecerr',['I2C_ISR_PECERR',['../group__Peripheral__Registers__Bits__Definition.html#ga8b1d42968194fb42f9cc9bb2c2806281',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fpecerr_5fmsk',['I2C_ISR_PECERR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga100908b460fd51993e0f32508956f8ab',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5frxne',['I2C_ISR_RXNE',['../group__Peripheral__Registers__Bits__Definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5frxne_5fmsk',['I2C_ISR_RXNE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2a7580ea50d005aad1d3e45885c95b63',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fstopf',['I2C_ISR_STOPF',['../group__Peripheral__Registers__Bits__Definition.html#ga24dee623aba3059485449f8ce7d061b7',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5fstopf_5fmsk',['I2C_ISR_STOPF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae056a2c873f7a37de5cf3cf5b3511008',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftc',['I2C_ISR_TC',['../group__Peripheral__Registers__Bits__Definition.html#gac47bed557caa744aa763e1a8d0eba04d',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftc_5fmsk',['I2C_ISR_TC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac33477482cff1fa98dad6c661defabfb',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftcr',['I2C_ISR_TCR',['../group__Peripheral__Registers__Bits__Definition.html#ga76008be670a9a4829aaf3753c79b3bbd',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftcr_5fmsk',['I2C_ISR_TCR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaab60e5624b0054143bb7a5ee15b2af74',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftimeout',['I2C_ISR_TIMEOUT',['../group__Peripheral__Registers__Bits__Definition.html#ga63fc8ce165c42d0d719c45e58a82f574',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftimeout_5fmsk',['I2C_ISR_TIMEOUT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftxe',['I2C_ISR_TXE',['../group__Peripheral__Registers__Bits__Definition.html#ga1dfec198395c0f88454a86bacff60351',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftxe_5fmsk',['I2C_ISR_TXE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga200f703a0cb3222638e0fb26e2231437',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftxis',['I2C_ISR_TXIS',['../group__Peripheral__Registers__Bits__Definition.html#gaa848ab3d120a27401203329941c9dcb5',1,'stm32l073xx.h']]],
  ['i2c_5fisr_5ftxis_5fmsk',['I2C_ISR_TXIS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1b22ba845eabc2297b102913c3d3464b',1,'stm32l073xx.h']]],
  ['i2c_5foar1_5foa1',['I2C_OAR1_OA1',['../group__Peripheral__Registers__Bits__Definition.html#gabb954a9a0e3e3898574643b6d725a70f',1,'stm32l073xx.h']]],
  ['i2c_5foar1_5foa1_5fmsk',['I2C_OAR1_OA1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga433069f5a49655c045eb78c962907731',1,'stm32l073xx.h']]],
  ['i2c_5foar1_5foa1en',['I2C_OAR1_OA1EN',['../group__Peripheral__Registers__Bits__Definition.html#gab3bb2ec380e9f35b474eaf148cefc552',1,'stm32l073xx.h']]],
  ['i2c_5foar1_5foa1en_5fmsk',['I2C_OAR1_OA1EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga32070b13a17e891ffc59632be181b1a2',1,'stm32l073xx.h']]],
  ['i2c_5foar1_5foa1mode',['I2C_OAR1_OA1MODE',['../group__Peripheral__Registers__Bits__Definition.html#ga5edd56eaa7593073d586caef6f90ef09',1,'stm32l073xx.h']]],
  ['i2c_5foar1_5foa1mode_5fmsk',['I2C_OAR1_OA1MODE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0ad6aca1744a212f78d75a300be6eb90',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2',['I2C_OAR2_OA2',['../group__Peripheral__Registers__Bits__Definition.html#ga4627c5a89a3cbe9546321418f8cb9da2',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2_5fmsk',['I2C_OAR2_OA2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gadad9a246092670c1ae96bbefc963f01d',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2en',['I2C_OAR2_OA2EN',['../group__Peripheral__Registers__Bits__Definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2en_5fmsk',['I2C_OAR2_OA2EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask01',['I2C_OAR2_OA2MASK01',['../group__Peripheral__Registers__Bits__Definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask01_5fmsk',['I2C_OAR2_OA2MASK01_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1c20c37e5ff6658a6067545b343b72c7',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask02',['I2C_OAR2_OA2MASK02',['../group__Peripheral__Registers__Bits__Definition.html#ga748987767694ba4841a91d4c20384b4c',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask02_5fmsk',['I2C_OAR2_OA2MASK02_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask03',['I2C_OAR2_OA2MASK03',['../group__Peripheral__Registers__Bits__Definition.html#gad175519e75a05674e5b8c7f8ef939473',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask03_5fmsk',['I2C_OAR2_OA2MASK03_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8889c8b265557307da276456ed6a4c0a',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask04',['I2C_OAR2_OA2MASK04',['../group__Peripheral__Registers__Bits__Definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask04_5fmsk',['I2C_OAR2_OA2MASK04_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab8e239413de938965dc36e8ee3492692',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask05',['I2C_OAR2_OA2MASK05',['../group__Peripheral__Registers__Bits__Definition.html#ga964d46311d97ccf1ff4a8120184eed81',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask05_5fmsk',['I2C_OAR2_OA2MASK05_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3a72fdac43da48d36343a253fbe11280',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask06',['I2C_OAR2_OA2MASK06',['../group__Peripheral__Registers__Bits__Definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask06_5fmsk',['I2C_OAR2_OA2MASK06_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6afb0acf5d17256de2f8255e0ec0b552',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask07',['I2C_OAR2_OA2MASK07',['../group__Peripheral__Registers__Bits__Definition.html#ga8555f5c7312e5f17f74a7f1371ade84c',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2mask07_5fmsk',['I2C_OAR2_OA2MASK07_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga325b288eed3681b816ec41bc7ee81b20',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2msk',['I2C_OAR2_OA2MSK',['../group__Peripheral__Registers__Bits__Definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2msk_5fmsk',['I2C_OAR2_OA2MSK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga888d2971aecdd48acf9b556b16ce1ccb',1,'stm32l073xx.h']]],
  ['i2c_5foar2_5foa2nomask',['I2C_OAR2_OA2NOMASK',['../group__Peripheral__Registers__Bits__Definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6',1,'stm32l073xx.h']]],
  ['i2c_5fpecr_5fpec',['I2C_PECR_PEC',['../group__Peripheral__Registers__Bits__Definition.html#gac30a300f7bcd680b82263f4059f67a89',1,'stm32l073xx.h']]],
  ['i2c_5fpecr_5fpec_5fmsk',['I2C_PECR_PEC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b',1,'stm32l073xx.h']]],
  ['i2c_5frxdr_5frxdata',['I2C_RXDR_RXDATA',['../group__Peripheral__Registers__Bits__Definition.html#ga54a8527f0da080debfb9cb25c02deaff',1,'stm32l073xx.h']]],
  ['i2c_5frxdr_5frxdata_5fmsk',['I2C_RXDR_RXDATA_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac57fdfd02860115ec16fa83d1ab67d27',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftexten',['I2C_TIMEOUTR_TEXTEN',['../group__Peripheral__Registers__Bits__Definition.html#ga95aa3d29b8e59de06a45d15d03f721af',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftexten_5fmsk',['I2C_TIMEOUTR_TEXTEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga63981e2bce46e074377f1e6dc1c3ed11',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftidle',['I2C_TIMEOUTR_TIDLE',['../group__Peripheral__Registers__Bits__Definition.html#gab0f7b6650f592e9ddc482648a1ea91f2',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftidle_5fmsk',['I2C_TIMEOUTR_TIDLE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5441e50a4709ed78105f9b92f14dc8b7',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftimeouta',['I2C_TIMEOUTR_TIMEOUTA',['../group__Peripheral__Registers__Bits__Definition.html#gac5a924e7fc2b71c82158224870f9d453',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftimeouta_5fmsk',['I2C_TIMEOUTR_TIMEOUTA_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaabf1112407680a49bc19e6affce30075',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftimeoutb',['I2C_TIMEOUTR_TIMEOUTB',['../group__Peripheral__Registers__Bits__Definition.html#ga5defcd355ce513e94e5f040b2dad75a6',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftimeoutb_5fmsk',['I2C_TIMEOUTR_TIMEOUTB_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftimouten',['I2C_TIMEOUTR_TIMOUTEN',['../group__Peripheral__Registers__Bits__Definition.html#ga48d81bce8d2faf7acbef9a38510a8542',1,'stm32l073xx.h']]],
  ['i2c_5ftimeoutr_5ftimouten_5fmsk',['I2C_TIMEOUTR_TIMOUTEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad818dcc77fb5558c7fb19394a60f4cda',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fpresc',['I2C_TIMINGR_PRESC',['../group__Peripheral__Registers__Bits__Definition.html#gae5cfdc434959893555b392e7f07bfff7',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fpresc_5fmsk',['I2C_TIMINGR_PRESC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9498f600a8b201946de0d623a82889ad',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fscldel',['I2C_TIMINGR_SCLDEL',['../group__Peripheral__Registers__Bits__Definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fscldel_5fmsk',['I2C_TIMINGR_SCLDEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga334b13015d3ebe937fb3ce2653822cd7',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fsclh',['I2C_TIMINGR_SCLH',['../group__Peripheral__Registers__Bits__Definition.html#ga1eb185e660b02392b3faac65bae0c8df',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fsclh_5fmsk',['I2C_TIMINGR_SCLH_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga440dd2f3104fa7cfa533735907eb6142',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fscll',['I2C_TIMINGR_SCLL',['../group__Peripheral__Registers__Bits__Definition.html#gad2d52eba6adbdaa16094d8241aeb2b20',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fscll_5fmsk',['I2C_TIMINGR_SCLL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga337cb482f7c07894d03db35697d43781',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fsdadel',['I2C_TIMINGR_SDADEL',['../group__Peripheral__Registers__Bits__Definition.html#ga40f8fd2508d3b30a732c759443b306e6',1,'stm32l073xx.h']]],
  ['i2c_5ftimingr_5fsdadel_5fmsk',['I2C_TIMINGR_SDADEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaab69e78bf8f76e34def168e4c1b71def',1,'stm32l073xx.h']]],
  ['i2c_5ftxdr_5ftxdata',['I2C_TXDR_TXDATA',['../group__Peripheral__Registers__Bits__Definition.html#ga6081e174c22df812fca8f244c0671787',1,'stm32l073xx.h']]],
  ['i2c_5ftxdr_5ftxdata_5fmsk',['I2C_TXDR_TXDATA_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae',1,'stm32l073xx.h']]],
  ['i2c_5ftypedef',['I2C_TypeDef',['../structI2C__TypeDef.html',1,'']]],
  ['i2scfgr',['I2SCFGR',['../structSPI__TypeDef.html#a4a1547c0ed26f31108910c35d2876b83',1,'SPI_TypeDef']]],
  ['i2spr',['I2SPR',['../structSPI__TypeDef.html#aff2f386a2566c722f7962377b495f1a2',1,'SPI_TypeDef']]],
  ['icer',['ICER',['../structNVIC__Type.html#ad38dec0d5655780891414e3bcbd44d8f',1,'NVIC_Type']]],
  ['icpr',['ICPR',['../structNVIC__Type.html#a50c1e1ee4c01050cbb16a6606c771f57',1,'NVIC_Type']]],
  ['icr',['ICR',['../structCRS__TypeDef.html#a7caf1bbdc605d9bbd79577470c2f531b',1,'CRS_TypeDef::ICR()'],['../structLPTIM__TypeDef.html#a09774178fdd5412dd8f4539f431b15c9',1,'LPTIM_TypeDef::ICR()'],['../structI2C__TypeDef.html#a790a1957ec69244915a9637f7d925cf7',1,'I2C_TypeDef::ICR()'],['../structTSC__TypeDef.html#a447b91de2a50d7ebde5716a8e7eda3ee',1,'TSC_TypeDef::ICR()'],['../structUSART__TypeDef.html#ab6d6dd2af5463e9e3df458557e09f6cf',1,'USART_TypeDef::ICR()']]],
  ['icscr',['ICSCR',['../structRCC__TypeDef.html#a5aa77c68f2409fff241e949f3d6129b5',1,'RCC_TypeDef']]],
  ['icsr',['ICSR',['../structSCB__Type.html#a0ca18ef984d132c6bf4d9b61cd00f05a',1,'SCB_Type']]],
  ['idcode',['IDCODE',['../structDBGMCU__TypeDef.html#a0cc3561c124d06bb57dfa855e43ed99f',1,'DBGMCU_TypeDef']]],
  ['idr',['IDR',['../structCRC__TypeDef.html#ad84e8694cd4b5375ee533c2d875c3b5a',1,'CRC_TypeDef::IDR()'],['../structGPIO__TypeDef.html#acf11156409414ad8841bb0b62959ee96',1,'GPIO_TypeDef::IDR()']]],
  ['ier',['IER',['../structADC__TypeDef.html#a78d24b9deed83e90a2ff96c95ba94934',1,'ADC_TypeDef::IER()'],['../structLPTIM__TypeDef.html#a58d1ea360d85b8d4f13e4f6bba594ea7',1,'LPTIM_TypeDef::IER()'],['../structTSC__TypeDef.html#a6d83a90d85e3b545cf29e98eac11765e',1,'TSC_TypeDef::IER()']]],
  ['ifcr',['IFCR',['../structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e',1,'DMA_TypeDef']]],
  ['imr',['IMR',['../structEXTI__TypeDef.html#a17d061db586d4a5aa646b68495a8e6a4',1,'EXTI_TypeDef']]],
  ['init',['INIT',['../structCRC__TypeDef.html#a13639f272f5093e184d726ed5a8945a3',1,'CRC_TypeDef']]],
  ['ioascr',['IOASCR',['../structTSC__TypeDef.html#af8a7f56b952ec2aba979eb8301e5800c',1,'TSC_TypeDef']]],
  ['ioccr',['IOCCR',['../structTSC__TypeDef.html#ad468fece7d1f454e0f8967edc9068c73',1,'TSC_TypeDef']]],
  ['iogcsr',['IOGCSR',['../structTSC__TypeDef.html#aa166b00195900a37903238cc8d50ba36',1,'TSC_TypeDef']]],
  ['iogxcr',['IOGXCR',['../structTSC__TypeDef.html#a67d0b2e4315451b591e3d6b09c6c9cfc',1,'TSC_TypeDef']]],
  ['iohcr',['IOHCR',['../structTSC__TypeDef.html#a715fd9205b604d1dda5046a31996296a',1,'TSC_TypeDef']]],
  ['iopenr',['IOPENR',['../structRCC__TypeDef.html#af51a17223f07087552a3f7d6ee380d5a',1,'RCC_TypeDef']]],
  ['ioprstr',['IOPRSTR',['../structRCC__TypeDef.html#a8d610812a8c66579f4a86481fa0147db',1,'RCC_TypeDef']]],
  ['iopsmenr',['IOPSMENR',['../structRCC__TypeDef.html#a43a66da2620f68f5b645af1e280da4b1',1,'RCC_TypeDef']]],
  ['ioscr',['IOSCR',['../structTSC__TypeDef.html#a95191a7f002c8738f835ffbb356e28c6',1,'TSC_TypeDef']]],
  ['ip',['IP',['../structNVIC__Type.html#a7abaeeeafdf19245d7128d0e38408a87',1,'NVIC_Type']]],
  ['ipsr_5fisr_5fmsk',['IPSR_ISR_Msk',['../group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56',1,'core_cm0plus.h']]],
  ['ipsr_5fisr_5fpos',['IPSR_ISR_Pos',['../group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf',1,'core_cm0plus.h']]],
  ['ipsr_5ftype',['IPSR_Type',['../unionIPSR__Type.html',1,'']]],
  ['irqn_5ftype',['IRQn_Type',['../group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8',1,'stm32l073xx.h']]],
  ['iser',['ISER',['../structNVIC__Type.html#a17884aed6e39725317b060c7c40f42a9',1,'NVIC_Type']]],
  ['ispr',['ISPR',['../structNVIC__Type.html#a50c06852af00dd52ec34a9a5356130fb',1,'NVIC_Type']]],
  ['isr',['ISR',['../structADC__TypeDef.html#add06351bbb4cf771125247d62b145d75',1,'ADC_TypeDef::ISR()'],['../structCRS__TypeDef.html#a20a87b708e338746006cdaa103116293',1,'CRS_TypeDef::ISR()'],['../structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b',1,'DMA_TypeDef::ISR()'],['../structLPTIM__TypeDef.html#a5b270971af377ca8387e65bb9267dd0e',1,'LPTIM_TypeDef::ISR()'],['../structI2C__TypeDef.html#a0f73f2b049d95841c54313f0cc949afe',1,'I2C_TypeDef::ISR()'],['../structRTC__TypeDef.html#a5a7b104d80b48b5708b50cdc487d6a78',1,'RTC_TypeDef::ISR()'],['../structTSC__TypeDef.html#a7d65e605788d739a9b23a9b4a45fd10b',1,'TSC_TypeDef::ISR()'],['../structUSART__TypeDef.html#a79ce09e9fbedb2d169b3a584ed003b02',1,'USART_TypeDef::ISR()'],['../unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5',1,'IPSR_Type::ISR()'],['../unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970',1,'xPSR_Type::ISR()']]],
  ['istr',['ISTR',['../structUSB__TypeDef.html#a345a18bbd483ef44e3c2530a5c7cccfb',1,'USB_TypeDef']]],
  ['iwdg_5fkr_5fkey',['IWDG_KR_KEY',['../group__Peripheral__Registers__Bits__Definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2',1,'stm32l073xx.h']]],
  ['iwdg_5fkr_5fkey_5fmsk',['IWDG_KR_KEY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4ccb19a688f8e5b1c41626d3718db07e',1,'stm32l073xx.h']]],
  ['iwdg_5fpr_5fpr',['IWDG_PR_PR',['../group__Peripheral__Registers__Bits__Definition.html#ga4de39c5672f17d326fceb5adc9adc090',1,'stm32l073xx.h']]],
  ['iwdg_5fpr_5fpr_5f0',['IWDG_PR_PR_0',['../group__Peripheral__Registers__Bits__Definition.html#ga9b727e7882603df1684cbf230520ca76',1,'stm32l073xx.h']]],
  ['iwdg_5fpr_5fpr_5f1',['IWDG_PR_PR_1',['../group__Peripheral__Registers__Bits__Definition.html#gafba2551b90c68d95c736a116224b473e',1,'stm32l073xx.h']]],
  ['iwdg_5fpr_5fpr_5f2',['IWDG_PR_PR_2',['../group__Peripheral__Registers__Bits__Definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9',1,'stm32l073xx.h']]],
  ['iwdg_5fpr_5fpr_5fmsk',['IWDG_PR_PR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff',1,'stm32l073xx.h']]],
  ['iwdg_5frlr_5frl',['IWDG_RLR_RL',['../group__Peripheral__Registers__Bits__Definition.html#ga87024bbb19f26def4c4c1510b22d3033',1,'stm32l073xx.h']]],
  ['iwdg_5frlr_5frl_5fmsk',['IWDG_RLR_RL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga797562ce090da2d4b6576ba3ec62ad12',1,'stm32l073xx.h']]],
  ['iwdg_5fsr_5fpvu',['IWDG_SR_PVU',['../group__Peripheral__Registers__Bits__Definition.html#ga269bd5618ba773d32275b93be004c554',1,'stm32l073xx.h']]],
  ['iwdg_5fsr_5fpvu_5fmsk',['IWDG_SR_PVU_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7e966837f97df9cde2383682f0234a96',1,'stm32l073xx.h']]],
  ['iwdg_5fsr_5frvu',['IWDG_SR_RVU',['../group__Peripheral__Registers__Bits__Definition.html#gadffb8339e556a3b10120b15f0dacc232',1,'stm32l073xx.h']]],
  ['iwdg_5fsr_5frvu_5fmsk',['IWDG_SR_RVU_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab984dca55296c6bc7aef24d356909c28',1,'stm32l073xx.h']]],
  ['iwdg_5fsr_5fwvu',['IWDG_SR_WVU',['../group__Peripheral__Registers__Bits__Definition.html#gaba26878a5ce95ea1889629b73f4c7ad5',1,'stm32l073xx.h']]],
  ['iwdg_5fsr_5fwvu_5fmsk',['IWDG_SR_WVU_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe',1,'stm32l073xx.h']]],
  ['iwdg_5ftypedef',['IWDG_TypeDef',['../structIWDG__TypeDef.html',1,'']]],
  ['iwdg_5fwinr_5fwin',['IWDG_WINR_WIN',['../group__Peripheral__Registers__Bits__Definition.html#ga9a609548fc74e1d2214de4413081e03d',1,'stm32l073xx.h']]],
  ['iwdg_5fwinr_5fwin_5fmsk',['IWDG_WINR_WIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3e9f5079599aefad1da9555297ae1f34',1,'stm32l073xx.h']]]
];
