

================================================================
== Vitis HLS Report for 'conv1_Pipeline_LOAD_WEIGHTS_K_L'
================================================================
* Date:           Thu Nov  2 17:53:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      656|      656|  6.560 us|  6.560 us|  656|  656|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_WEIGHTS_K_L  |      654|      654|         8|          1|          1|   648|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index_i72 = alloca i32 1"   --->   Operation 11 'alloca' 'loop_index_i72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 14 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln120_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln120"   --->   Operation 16 'read' 'sext_ln120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln120_cast = sext i62 %sext_ln120_read"   --->   Operation 17 'sext' 'sext_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_2, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten10"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %bout"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index_i72"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i73"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 79 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i10 %indvar_flatten10" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 80 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%icmp_ln120 = icmp_eq  i10 %indvar_flatten10_load, i10 648" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 81 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln120 = add i10 %indvar_flatten10_load, i10 1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 82 'add' 'add_ln120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.inc23.i, void %COL.preheader.exitStub" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 83 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%loop_index_i72_load = load i4 %loop_index_i72"   --->   Operation 84 'load' 'loop_index_i72_load' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 85 'load' 'k_load' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bout_load = load i4 %bout" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 86 'load' 'bout_load' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.79ns)   --->   "%add_ln120_1 = add i4 %bout_load, i4 1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 87 'add' 'add_ln120_1' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.76ns)   --->   "%icmp_ln122 = icmp_eq  i8 %indvar_flatten_load, i8 81" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 88 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.39ns)   --->   "%select_ln120 = select i1 %icmp_ln122, i4 0, i4 %k_load" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 89 'select' 'select_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.39ns)   --->   "%select_ln120_1 = select i1 %icmp_ln122, i4 %add_ln120_1, i4 %bout_load" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 90 'select' 'select_ln120_1' <Predicate = (!icmp_ln120)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i4 %select_ln120_1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 91 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln120_1_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln120_1, i32 1, i32 2" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 92 'partselect' 'zext_ln120_1_mid2_v' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln120)   --->   "%xor_ln120 = xor i1 %icmp_ln122, i1 1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 93 'xor' 'xor_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.79ns)   --->   "%exitcond8375152 = icmp_eq  i4 %loop_index_i72_load, i4 9"   --->   Operation 94 'icmp' 'exitcond8375152' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln120 = and i1 %exitcond8375152, i1 %xor_ln120" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 95 'and' 'and_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.79ns)   --->   "%add_ln122 = add i4 %select_ln120, i4 1" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 96 'add' 'add_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln122)   --->   "%or_ln122 = or i1 %and_ln120, i1 %icmp_ln122" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 97 'or' 'or_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln122 = select i1 %or_ln122, i4 0, i4 %loop_index_i72_load" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 98 'select' 'select_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.39ns)   --->   "%select_ln122_1 = select i1 %and_ln120, i4 %add_ln122, i4 %select_ln120" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 99 'select' 'select_ln122_1' <Predicate = (!icmp_ln120)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [8/8] (0.78ns)   --->   "%empty_114 = urem i4 %select_ln122, i4 3" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 100 'urem' 'empty_114' <Predicate = (!icmp_ln120)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%select_ln122_cast = zext i4 %select_ln122" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 101 'zext' 'select_ln122_cast' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.23ns)   --->   "%mul182 = mul i9 %select_ln122_cast, i9 22" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 102 'mul' 'mul182' <Predicate = (!icmp_ln120)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul182, i32 6, i32 7" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 103 'partselect' 'p_cast' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %trunc_ln120, void %.case.0422, void %.case.1423" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 104 'br' 'br_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.74ns)   --->   "%switch_ln122 = switch i4 %select_ln122_1, void %.case.8434, i4 0, void %.case.0426, i4 1, void %.case.1427, i4 2, void %.case.2428, i4 3, void %.case.3429, i4 4, void %.case.4430, i4 5, void %.case.5431, i4 6, void %.case.6432, i4 7, void %.case.7433" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 105 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120)> <Delay = 0.74>
ST_1 : Operation 106 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2474, i2 0, void %.case.0472, i2 1, void %.case.1473" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 106 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 7)> <Delay = 0.73>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 7)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2469, i2 0, void %.case.0467, i2 1, void %.case.1468" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 108 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 6)> <Delay = 0.73>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 6)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2464, i2 0, void %.case.0462, i2 1, void %.case.1463" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 110 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 5)> <Delay = 0.73>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 5)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2459, i2 0, void %.case.0457, i2 1, void %.case.1458" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 112 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 4)> <Delay = 0.73>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 4)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2454, i2 0, void %.case.0452, i2 1, void %.case.1453" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 114 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 3)> <Delay = 0.73>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 3)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2449, i2 0, void %.case.0447, i2 1, void %.case.1448" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 116 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 2)> <Delay = 0.73>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 2)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2444, i2 0, void %.case.0442, i2 1, void %.case.1443" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 118 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 1)> <Delay = 0.73>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2439, i2 0, void %.case.0437, i2 1, void %.case.1438" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 120 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 0)> <Delay = 0.73>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 == 0)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2479, i2 0, void %.case.0477, i2 1, void %.case.1478" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 122 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7)> <Delay = 0.73>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit425"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.74ns)   --->   "%switch_ln122 = switch i4 %select_ln122_1, void %.case.8490, i4 0, void %.case.0482, i4 1, void %.case.1483, i4 2, void %.case.2484, i4 3, void %.case.3485, i4 4, void %.case.4486, i4 5, void %.case.5487, i4 6, void %.case.6488, i4 7, void %.case.7489" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 124 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120)> <Delay = 0.74>
ST_1 : Operation 125 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2530, i2 0, void %.case.0528, i2 1, void %.case.1529" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 125 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 7)> <Delay = 0.73>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 7)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2525, i2 0, void %.case.0523, i2 1, void %.case.1524" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 127 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 6)> <Delay = 0.73>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 6)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2520, i2 0, void %.case.0518, i2 1, void %.case.1519" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 129 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 5)> <Delay = 0.73>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 5)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2515, i2 0, void %.case.0513, i2 1, void %.case.1514" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 131 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 4)> <Delay = 0.73>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 4)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2510, i2 0, void %.case.0508, i2 1, void %.case.1509" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 133 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 3)> <Delay = 0.73>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 134 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 3)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2505, i2 0, void %.case.0503, i2 1, void %.case.1504" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 135 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 2)> <Delay = 0.73>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 2)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2500, i2 0, void %.case.0498, i2 1, void %.case.1499" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 137 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 1)> <Delay = 0.73>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 138 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 1)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2495, i2 0, void %.case.0493, i2 1, void %.case.1494" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 139 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 0)> <Delay = 0.73>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 == 0)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.73ns)   --->   "%switch_ln122 = switch i2 %p_cast, void %.case.2535, i2 0, void %.case.0533, i2 1, void %.case.1534" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 141 'switch' 'switch_ln122' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7)> <Delay = 0.73>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit481"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.79ns)   --->   "%empty = add i4 %select_ln122, i4 1" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 143 'add' 'empty' <Predicate = (!icmp_ln120)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.76ns)   --->   "%add_ln122_1 = add i8 %indvar_flatten_load, i8 1" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 144 'add' 'add_ln122_1' <Predicate = (!icmp_ln120)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.39ns)   --->   "%select_ln122_2 = select i1 %icmp_ln122, i8 1, i8 %add_ln122_1" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 145 'select' 'select_ln122_2' <Predicate = (!icmp_ln120)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln120 = store i10 %add_ln120, i10 %indvar_flatten10" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 146 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln120 = store i4 %select_ln120_1, i4 %bout" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 147 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln122 = store i8 %select_ln122_2, i8 %indvar_flatten" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 148 'store' 'store_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln122 = store i4 %select_ln122_1, i4 %k" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 149 'store' 'store_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln122 = store i4 %empty, i4 %loop_index_i72" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 150 'store' 'store_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.42>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i73"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 152 [7/8] (0.78ns)   --->   "%empty_114 = urem i4 %select_ln122, i4 3" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 152 'urem' 'empty_114' <Predicate = (!icmp_ln120)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit421"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!icmp_ln120 & !trunc_ln120)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit421"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!icmp_ln120 & trunc_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 155 [6/8] (0.78ns)   --->   "%empty_114 = urem i4 %select_ln122, i4 3" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 155 'urem' 'empty_114' <Predicate = (!icmp_ln120)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 156 [5/8] (0.78ns)   --->   "%empty_114 = urem i4 %select_ln122, i4 3" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 156 'urem' 'empty_114' <Predicate = (!icmp_ln120)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 157 [4/8] (0.78ns)   --->   "%empty_114 = urem i4 %select_ln122, i4 3" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 157 'urem' 'empty_114' <Predicate = (!icmp_ln120)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 158 [3/8] (0.78ns)   --->   "%empty_114 = urem i4 %select_ln122, i4 3" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 158 'urem' 'empty_114' <Predicate = (!icmp_ln120)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln120_cast" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 159 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [2/8] (0.78ns)   --->   "%empty_114 = urem i4 %select_ln122, i4 3" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 161 'urem' 'empty_114' <Predicate = (!icmp_ln120)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 162 'read' 'w1_addr_read' <Predicate = (!icmp_ln120)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 337 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.93>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_WEIGHTS_K_L_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 648, i64 648, i64 648"   --->   Operation 164 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln120_1_mid2_v_cast = zext i2 %zext_ln120_1_mid2_v" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 165 'zext' 'zext_ln120_1_mid2_v_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln120_1_mid2_v, i2 0" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 166 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_113 = sub i4 %tmp_s, i4 %zext_ln120_1_mid2_v_cast" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 167 'sub' 'empty_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @K_L_str"   --->   Operation 169 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/8] (0.78ns)   --->   "%empty_114 = urem i4 %select_ln122, i4 3" [src/conv1.cpp:122->src/conv1.cpp:43]   --->   Operation 171 'urem' 'empty_114' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%empty_115 = add i4 %empty_113, i4 %empty_114" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 172 'add' 'empty_115' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%p_cast1 = zext i4 %empty_115" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 173 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 174 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 175 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 176 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 177 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 178 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 179 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 180 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 181 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 182 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 183 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 184 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 185 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 186 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 187 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 188 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 189 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 190 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 191 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 192 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 193 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 194 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 195 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 196 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 197 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 198 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 199 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 200 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 201 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 202 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 203 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 204 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 205 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 206 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 207 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 208 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 209 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 210 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 211 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 212 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 213 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 214 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 215 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 216 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 217 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 218 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 219 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 220 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 221 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 222 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 223 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 224 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 225 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 226 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2, i64 0, i64 %p_cast1" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 227 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%empty_116 = bitcast i32 %w1_addr_read" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 228 'bitcast' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 229 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 7 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit471"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 7 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 231 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 7 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit471"   --->   Operation 232 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 7 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 233 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 7 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit471"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 7 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 235 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 6 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit466"   --->   Operation 236 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 6 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 237 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 6 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit466"   --->   Operation 238 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 6 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_6_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 239 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 6 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit466"   --->   Operation 240 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 6 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 241 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 5 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit461"   --->   Operation 242 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 5 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 243 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 5 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit461"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 5 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_5_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 245 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 5 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit461"   --->   Operation 246 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 5 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 247 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 4 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit456"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 4 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 249 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 4 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit456"   --->   Operation 250 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 4 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_4_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 251 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 4 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit456"   --->   Operation 252 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 4 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 253 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 3 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit451"   --->   Operation 254 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 3 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 255 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 3 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit451"   --->   Operation 256 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 3 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_3_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 257 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 3 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit451"   --->   Operation 258 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 3 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 259 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 2 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit446"   --->   Operation 260 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 2 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 261 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 2 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit446"   --->   Operation 262 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 2 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 263 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 2 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit446"   --->   Operation 264 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 2 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 265 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 1 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit441"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 1 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 267 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 1 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit441"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 1 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 269 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 1 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit441"   --->   Operation 270 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 1 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 271 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 0 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit436"   --->   Operation 272 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 0 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 273 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 0 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit436"   --->   Operation 274 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 0 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 275 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 == 0 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit436"   --->   Operation 276 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 == 0 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 277 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit476"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 279 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit476"   --->   Operation 280 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_8_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 281 'store' 'store_ln120' <Predicate = (!trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit476"   --->   Operation 282 'br' 'br_ln0' <Predicate = (!trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 283 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 7 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit527"   --->   Operation 284 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 7 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 285 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 7 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit527"   --->   Operation 286 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 7 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_7_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 287 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 7 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit527"   --->   Operation 288 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 7 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 289 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 6 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit522"   --->   Operation 290 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 6 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 291 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 6 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit522"   --->   Operation 292 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 6 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_6_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 293 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 6 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit522"   --->   Operation 294 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 6 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 295 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 5 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit517"   --->   Operation 296 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 5 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 297 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 5 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit517"   --->   Operation 298 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 5 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_5_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 299 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 5 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit517"   --->   Operation 300 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 5 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 301 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 4 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit512"   --->   Operation 302 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 4 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 303 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 4 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit512"   --->   Operation 304 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 4 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_4_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 305 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 4 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit512"   --->   Operation 306 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 4 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 307 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 3 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit507"   --->   Operation 308 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 3 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 309 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 3 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit507"   --->   Operation 310 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 3 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_3_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 311 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 3 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit507"   --->   Operation 312 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 3 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 313 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 2 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit502"   --->   Operation 314 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 2 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 315 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 2 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit502"   --->   Operation 316 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 2 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 317 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 2 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit502"   --->   Operation 318 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 2 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 319 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 1 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit497"   --->   Operation 320 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 1 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 321 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 1 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit497"   --->   Operation 322 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 1 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 323 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 1 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit497"   --->   Operation 324 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 1 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 325 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 0 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit492"   --->   Operation 326 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 0 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 327 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 0 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit492"   --->   Operation 328 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 0 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 329 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 == 0 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit492"   --->   Operation 330 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 == 0 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_1_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 331 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit532"   --->   Operation 332 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast == 1)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_0_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 333 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit532"   --->   Operation 334 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast == 0)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.67ns)   --->   "%store_ln120 = store i32 %empty_116, i4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_8_2_addr" [src/conv1.cpp:120->src/conv1.cpp:43]   --->   Operation 335 'store' 'store_ln120' <Predicate = (trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast != 0 & p_cast != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit532"   --->   Operation 336 'br' 'br_ln0' <Predicate = (trunc_ln120 & select_ln122_1 != 0 & select_ln122_1 != 1 & select_ln122_1 != 2 & select_ln122_1 != 3 & select_ln122_1 != 4 & select_ln122_1 != 5 & select_ln122_1 != 6 & select_ln122_1 != 7 & p_cast != 0 & p_cast != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.440ns
The critical path consists of the following:
	'alloca' operation ('loop_index_i72') [57]  (0.000 ns)
	'load' operation ('loop_index_i72_load') on local variable 'loop_index_i72' [134]  (0.000 ns)
	'icmp' operation ('exitcond8375152') [150]  (0.797 ns)
	'and' operation ('and_ln120', src/conv1.cpp:120->src/conv1.cpp:43) [151]  (0.287 ns)
	'or' operation ('or_ln122', src/conv1.cpp:122->src/conv1.cpp:43) [154]  (0.000 ns)
	'select' operation ('select_ln122', src/conv1.cpp:122->src/conv1.cpp:43) [155]  (0.391 ns)
	'mul' operation ('mul182', src/conv1.cpp:122->src/conv1.cpp:43) [216]  (1.230 ns)
	blocking operation 0.735125 ns on control path)

 <State 2>: 0.789ns
The critical path consists of the following:
	'urem' operation ('empty_114', src/conv1.cpp:122->src/conv1.cpp:43) [158]  (0.789 ns)

 <State 3>: 0.789ns
The critical path consists of the following:
	'urem' operation ('empty_114', src/conv1.cpp:122->src/conv1.cpp:43) [158]  (0.789 ns)

 <State 4>: 0.789ns
The critical path consists of the following:
	'urem' operation ('empty_114', src/conv1.cpp:122->src/conv1.cpp:43) [158]  (0.789 ns)

 <State 5>: 0.789ns
The critical path consists of the following:
	'urem' operation ('empty_114', src/conv1.cpp:122->src/conv1.cpp:43) [158]  (0.789 ns)

 <State 6>: 0.789ns
The critical path consists of the following:
	'urem' operation ('empty_114', src/conv1.cpp:122->src/conv1.cpp:43) [158]  (0.789 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('w1_addr', src/conv1.cpp:120->src/conv1.cpp:43) [128]  (0.000 ns)
	bus read operation ('w1_addr_read', src/conv1.cpp:120->src/conv1.cpp:43) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:43) [218]  (7.300 ns)

 <State 8>: 1.935ns
The critical path consists of the following:
	'urem' operation ('empty_114', src/conv1.cpp:122->src/conv1.cpp:43) [158]  (0.789 ns)
	'add' operation ('empty_115', src/conv1.cpp:120->src/conv1.cpp:43) [159]  (0.469 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1_addr', src/conv1.cpp:120->src/conv1.cpp:43) [183]  (0.000 ns)
	'store' operation ('store_ln120', src/conv1.cpp:120->src/conv1.cpp:43) of variable 'empty_116', src/conv1.cpp:120->src/conv1.cpp:43 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_7_1' [226]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
