{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "#uses Registered#Nto1Adder_NIR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "#registerings implemented based on the assumption that delay of all Registered#Nto1Adder_NIR is 1 clk"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import math\n",
    "import io"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import import_ipynb\n",
    "from RegisteredNto1Adder_V1_1 import RegisteredNto1Adder"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def AdderTree_ASm(parameters, Print_To_File, Files_Location, Is_Top, modules):\n",
    "    \n",
    "    N = parameters[\"N\"]\n",
    "    AdderSize = parameters[\"ADDER_SIZE\"]\n",
    "    \n",
    "    #IN_WIDTH>=1\n",
    "    IN_WIDTH = 10\n",
    "\n",
    "    ModuleName=\"AdderTree_{}_A{}\".format(N, AdderSize)\n",
    "\n",
    "    if Is_Top:\n",
    "        Files_Location += ModuleName+\"/\"\n",
    "        if not os.path.exists(Files_Location):\n",
    "            os.makedirs(Files_Location)\n",
    "\n",
    "    if Print_To_File<=0:\n",
    "        of=sys.stdout\n",
    "    else:\n",
    "        of=open(Files_Location+ModuleName+\".v\", 'w+')\n",
    "\n",
    "    AdderSizes = set()\n",
    "\n",
    "    print(\"`timescale 1ns / 1ps\\n\", file=of)\n",
    "    print(\"module \"+ModuleName, file=of)\n",
    "    print(\"#(\", file=of)\n",
    "    print(\"parameter IN_WIDTH = {}\".format(IN_WIDTH), file=of)\n",
    "    print(\")(\", file=of)\n",
    "    print(\"input clk, reset, enable,\", file=of)\n",
    "    print(\"input inReady,\", file=of)\n",
    "    print(\"input signed [IN_WIDTH-1:0] \", end='', file=of)\n",
    "    for i in range(N):\n",
    "        print(\"A{}, \".format(i), end='', file=of)\n",
    "    print(file=of)\n",
    "    print(\"output outReady,\", file=of)\n",
    "    lgn=math.ceil(math.log(N,2))\n",
    "    al=-1+lgn\n",
    "    if al==0:\n",
    "        print(\"output signed [IN_WIDTH:0] out,\", file=of)\n",
    "    else:\n",
    "        print(\"output signed [IN_WIDTH+{}:0] out,\".format(al), file=of)\n",
    "    print(\"output earlyOutReady\", file=of)\n",
    "    print(\");\\n\", file=of)\n",
    "\n",
    "    regsBuf=io.StringIO()\n",
    "    AIBuf=io.StringIO()\n",
    "\n",
    "    maxLevel=math.ceil(math.log(N,AdderSize))\n",
    "    #print(\"maxLevel = {}\".format(maxLevel))\n",
    "    level=0\n",
    "\n",
    "    nextElememtNo=N #remained\n",
    "    sizeList=[]\n",
    "    for i in range(N):\n",
    "        sizeList.append(1)\n",
    "\n",
    "    i=0\n",
    "    new = N\n",
    "\n",
    "    REGimp=False\n",
    "\n",
    "    while level!=maxLevel:\n",
    "        #print(\"StartNextElememtNo = {}\".format(nextElememtNo))\n",
    "        currentElememtNo = nextElememtNo\n",
    "        nextElememtNo=0\n",
    "        ORimp=False\n",
    "        while currentElememtNo>0:\n",
    "            if currentElememtNo >= AdderSize:\n",
    "                CurrentAdderSize = AdderSize\n",
    "                currentElememtNo -= AdderSize\n",
    "            else:\n",
    "                CurrentAdderSize = currentElememtNo\n",
    "                currentElememtNo = 0\n",
    "            nextElememtNo=nextElememtNo+1\n",
    "            #print(\"nextElememtNo = {}\".format(nextElememtNo))\n",
    "            outSize=0\n",
    "            for k in range (i, i+CurrentAdderSize):\n",
    "                outSize+=sizeList[k]\n",
    "            sizeList.append(outSize)\n",
    "            if CurrentAdderSize==1: #just reg\n",
    "                if outSize==1:\n",
    "                    AIBuf.write(\"reg signed [IN_WIDTH-1:0] M{};\\n\".format(new))\n",
    "                    #print file=of\n",
    "                elif outSize==2:\n",
    "                    AIBuf.write(\"reg signed [IN_WIDTH:0] M{};\\n\".format(new))\n",
    "                    #print file=of\n",
    "                else:\n",
    "                    AIBuf.write(\"reg signed [IN_WIDTH+{}:0] M{};\\n\".format(math.ceil(math.log(outSize,2))-1, new))\n",
    "                    #print file=of\n",
    "                if level==0:\n",
    "                    regsBuf.write(\"\\t\\tif(inReady) begin\\n\")\n",
    "                    regsBuf.write(\"\\t\\t\\tM{} <= A{};\\n\".format(new, i))\n",
    "                else:\n",
    "                    regsBuf.write(\"\\t\\tif(OR[{}]) begin\\n\".format(level-1))\n",
    "                    regsBuf.write(\"\\t\\t\\tM{} <= M{};\\n\".format(new, i))      \n",
    "                regsBuf.write(\"\\t\\tend\\n\")\n",
    "                i+=1\n",
    "                REGimp=True\n",
    "            else: #Generate Adder\n",
    "                if level!=maxLevel-1:\n",
    "                    if outSize==2: #outSize>=2\n",
    "                        AIBuf.write(\"wire signed [IN_WIDTH:0] M{};\\n\".format(new))\n",
    "                    else:\n",
    "                        AIBuf.write(\"wire signed [IN_WIDTH+{}:0] M{};\\n\".format(math.ceil(math.log(outSize,2))-1, new))\n",
    "                inSizeL = math.ceil(math.log(sizeList[i],2))\n",
    "                #print(\"inSize = {}\".format(inSize))\n",
    "                rE = i+CurrentAdderSize\n",
    "                eSizeList=[]\n",
    "                for k in range (i, rE):\n",
    "                    curSizeL=math.ceil(math.log(sizeList[k],2))\n",
    "                    eSizeL=inSizeL-curSizeL\n",
    "                    eSizeList.append(eSizeL)\n",
    "                    #print(\"esize = {}\".format(eSizeL))\n",
    "                    if eSizeL!=0:\n",
    "                        if inSizeL==1:\n",
    "                             AIBuf.write(\"wire signed [IN_WIDTH:0] M{}e=\".format(k))\n",
    "                        else:\n",
    "                             AIBuf.write(\"wire signed [IN_WIDTH+{}:0] M{}e=\".format(inSizeL-1, k))\n",
    "                        AIBuf.write(\"{{\")\n",
    "                        AIBuf.write(\"{}\".format(eSizeL))\n",
    "                        AIBuf.write(\"{\")\n",
    "                        AIBuf.write(\"M{}[IN_WIDTH\".format(k))\n",
    "                        if curSizeL==0:\n",
    "                            AIBuf.write(\"-1\")\n",
    "                        elif curSizeL>1:\n",
    "                            AIBuf.write(\"+{}\".format(curSizeL-1))\n",
    "                        AIBuf.write(\"]}},\")\n",
    "                        AIBuf.write(\"M{}\".format(k))\n",
    "                        AIBuf.write(\"};\\n\")\n",
    "                AIBuf.write(\"Registered{}to1Adder_NIR #(.IN_WIDTH(IN_WIDTH\".format(CurrentAdderSize))\n",
    "                \n",
    "                AdderSizes.add(CurrentAdderSize)\n",
    "                \n",
    "                curSizeL=math.ceil(math.log(sizeList[i],2))\n",
    "                if inSizeL>0:\n",
    "                    AIBuf.write(\"+{}\".format(inSizeL))\n",
    "                AIBuf.write(\"))\\nAdd{}(\\nclk, reset, enable, \\n\".format(new))\n",
    "                if level==0:\n",
    "                    AIBuf.write(\"inReady,\\n\")\n",
    "                    for k in range (i, rE):\n",
    "                        AIBuf.write(\"A\")\n",
    "                        AIBuf.write(\"{}, \".format(k))\n",
    "                else:\n",
    "                    AIBuf.write(\"OR[{}],\\n\".format(level-1))\n",
    "                    for k in range (i, rE):\n",
    "                        AIBuf.write(\"M\")\n",
    "                        AIBuf.write(\"{}\".format(k))\n",
    "                        if(eSizeList[k-i]!=0):\n",
    "                            AIBuf.write(\"e\");\n",
    "                        AIBuf.write(\", \")\n",
    "                AIBuf.write(\"\\n\")\n",
    "                if level==maxLevel-1:\n",
    "                    AIBuf.write(\"outReady,\\n\")\n",
    "                else:\n",
    "                    if ORimp==False:\n",
    "                        AIBuf.write(\"OR[{}],\\n\".format(level))\n",
    "                        ORimp=True\n",
    "                    else:\n",
    "                        AIBuf.write(\"ORa{}, //not used\\n\".format(new))\n",
    "                if level==maxLevel-1:\n",
    "                    AIBuf.write(\"out,\\n\")\n",
    "                else:\n",
    "                    AIBuf.write(\"M{},\\n\".format(new))\n",
    "                if level==maxLevel-1:\n",
    "                    AIBuf.write(\"earlyOutReady);\\n\\n\")        \n",
    "                else :\n",
    "                    AIBuf.write(\"aeor{}); //not used\\n\\n\".format(new))\n",
    "                i+=CurrentAdderSize\n",
    "            new+=1\n",
    "        level+=1\n",
    "\n",
    "    if maxLevel>1:\n",
    "        print(\"wire [0:{}] OR;\\n\".format(maxLevel-2), file=of)\n",
    "\n",
    "    print(AIBuf.getvalue(), end='',file=of)\n",
    "\n",
    "    if REGimp:\n",
    "        print(\"always @(posedge clk) begin\", file=of)\n",
    "        print(\"\\tif(reset) begin\", file=of)\n",
    "        print(\"\\t\\t//do nothing\", file=of)\n",
    "        print(\"\\tend\", file=of)\n",
    "        print(\"\\telse if(enable) begin\", file=of)\n",
    "        print(regsBuf.getvalue(), end='',file=of)\n",
    "        print(\"\\tend\", file=of)\n",
    "        print(\"end\\n\", file=of)\n",
    "\n",
    "    print(\"endmodule\", file=of)\n",
    "\n",
    "    if Print_To_File>0:\n",
    "        of.close()\n",
    "    \n",
    "    temp_e_EIR = False\n",
    "    if \"ENABLE_INPUT_REGISTERS\" in parameters:\n",
    "        temp_e_EIR = True\n",
    "        temp_EIR = parameters[\"ENABLE_INPUT_REGISTERS\"]\n",
    "    parameters[\"ENABLE_INPUT_REGISTERS\"] = 0\n",
    "    for AS in AdderSizes:\n",
    "        parameters[\"N\"] = AS \n",
    "        RegisteredNto1Adder(parameters, Print_To_File, Files_Location, 0, modules)\n",
    "    if temp_e_EIR:\n",
    "        parameters[\"ENABLE_INPUT_REGISTERS\"] = temp_EIR\n",
    "    parameters[\"N\"] = N\n",
    "    \n",
    "    modules[ModuleName]=\"AdderTree_ASm\"\n",
    "    return ModuleName"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
