
labC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005210  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08005400  08005400  00015400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800552c  0800552c  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800552c  0800552c  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800552c  0800552c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800552c  0800552c  0001552c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005530  08005530  00015530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005534  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000106c  20000074  080055a8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010e0  080055a8  000210e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bb8  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f2b  00000000  00000000  00033c55  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011c0  00000000  00000000  00036b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001048  00000000  00000000  00037d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b033  00000000  00000000  00038d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f802  00000000  00000000  00053dbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a129e  00000000  00000000  000635bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010485b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bf4  00000000  00000000  001048d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000074 	.word	0x20000074
 800020c:	00000000 	.word	0x00000000
 8000210:	080053e8 	.word	0x080053e8

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000078 	.word	0x20000078
 800022c:	080053e8 	.word	0x080053e8

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000240:	b480      	push	{r7}
 8000242:	b085      	sub	sp, #20
 8000244:	af00      	add	r7, sp, #0
 8000246:	60f8      	str	r0, [r7, #12]
 8000248:	60b9      	str	r1, [r7, #8]
 800024a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	4a06      	ldr	r2, [pc, #24]	; (8000268 <vApplicationGetIdleTaskMemory+0x28>)
 8000250:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000252:	68bb      	ldr	r3, [r7, #8]
 8000254:	4a05      	ldr	r2, [pc, #20]	; (800026c <vApplicationGetIdleTaskMemory+0x2c>)
 8000256:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	2280      	movs	r2, #128	; 0x80
 800025c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800025e:	bf00      	nop
 8000260:	3714      	adds	r7, #20
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr
 8000268:	20000090 	.word	0x20000090
 800026c:	200000e4 	.word	0x200000e4

08000270 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000270:	b5b0      	push	{r4, r5, r7, lr}
 8000272:	b09e      	sub	sp, #120	; 0x78
 8000274:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 4, uint16_t);
 8000276:	4b2d      	ldr	r3, [pc, #180]	; (800032c <MX_FREERTOS_Init+0xbc>)
 8000278:	f107 0468 	add.w	r4, r7, #104	; 0x68
 800027c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800027e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8000282:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000286:	2100      	movs	r1, #0
 8000288:	4618      	mov	r0, r3
 800028a:	f002 fabd 	bl	8002808 <osMessageCreate>
 800028e:	4602      	mov	r2, r0
 8000290:	4b27      	ldr	r3, [pc, #156]	; (8000330 <MX_FREERTOS_Init+0xc0>)
 8000292:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  osMailQDef(mail01, 4, mailStruct);
 8000294:	2304      	movs	r3, #4
 8000296:	65bb      	str	r3, [r7, #88]	; 0x58
 8000298:	2302      	movs	r3, #2
 800029a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800029c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80002a0:	663b      	str	r3, [r7, #96]	; 0x60
  mail01Handle = osMailCreate(osMailQ(mail01), NULL);
 80002a2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80002a6:	2100      	movs	r1, #0
 80002a8:	4618      	mov	r0, r3
 80002aa:	f002 fad6 	bl	800285a <osMailCreate>
 80002ae:	4602      	mov	r2, r0
 80002b0:	4b20      	ldr	r3, [pc, #128]	; (8000334 <MX_FREERTOS_Init+0xc4>)
 80002b2:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80002b4:	4b20      	ldr	r3, [pc, #128]	; (8000338 <MX_FREERTOS_Init+0xc8>)
 80002b6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80002ba:	461d      	mov	r5, r3
 80002bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80002c8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f002 f93b 	bl	800254a <osThreadCreate>
 80002d4:	4602      	mov	r2, r0
 80002d6:	4b19      	ldr	r3, [pc, #100]	; (800033c <MX_FREERTOS_Init+0xcc>)
 80002d8:	601a      	str	r2, [r3, #0]

  /* definition and creation of MsgProduccer */
  osThreadDef(MsgProduccer, MsgProducerTask, osPriorityNormal, 0, 128);
 80002da:	4b19      	ldr	r3, [pc, #100]	; (8000340 <MX_FREERTOS_Init+0xd0>)
 80002dc:	f107 0420 	add.w	r4, r7, #32
 80002e0:	461d      	mov	r5, r3
 80002e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MsgProduccerHandle = osThreadCreate(osThread(MsgProduccer), NULL);
 80002ee:	f107 0320 	add.w	r3, r7, #32
 80002f2:	2100      	movs	r1, #0
 80002f4:	4618      	mov	r0, r3
 80002f6:	f002 f928 	bl	800254a <osThreadCreate>
 80002fa:	4602      	mov	r2, r0
 80002fc:	4b11      	ldr	r3, [pc, #68]	; (8000344 <MX_FREERTOS_Init+0xd4>)
 80002fe:	601a      	str	r2, [r3, #0]

  /* definition and creation of MsgConsumer */
  osThreadDef(MsgConsumer, MsgConsumerTask, osPriorityNormal, 0, 128);
 8000300:	4b11      	ldr	r3, [pc, #68]	; (8000348 <MX_FREERTOS_Init+0xd8>)
 8000302:	1d3c      	adds	r4, r7, #4
 8000304:	461d      	mov	r5, r3
 8000306:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000308:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800030a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800030e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MsgConsumerHandle = osThreadCreate(osThread(MsgConsumer), NULL);
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2100      	movs	r1, #0
 8000316:	4618      	mov	r0, r3
 8000318:	f002 f917 	bl	800254a <osThreadCreate>
 800031c:	4602      	mov	r2, r0
 800031e:	4b0b      	ldr	r3, [pc, #44]	; (800034c <MX_FREERTOS_Init+0xdc>)
 8000320:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000322:	bf00      	nop
 8000324:	3778      	adds	r7, #120	; 0x78
 8000326:	46bd      	mov	sp, r7
 8000328:	bdb0      	pop	{r4, r5, r7, pc}
 800032a:	bf00      	nop
 800032c:	08005400 	.word	0x08005400
 8000330:	2000104c 	.word	0x2000104c
 8000334:	20001044 	.word	0x20001044
 8000338:	0800541c 	.word	0x0800541c
 800033c:	2000103c 	.word	0x2000103c
 8000340:	08005448 	.word	0x08005448
 8000344:	20001048 	.word	0x20001048
 8000348:	08005470 	.word	0x08005470
 800034c:	20001040 	.word	0x20001040

08000350 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000358:	2001      	movs	r0, #1
 800035a:	f002 f942 	bl	80025e2 <osDelay>
 800035e:	e7fb      	b.n	8000358 <StartDefaultTask+0x8>

08000360 <MsgProducerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MsgProducerTask */
void MsgProducerTask(void const * argument)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b092      	sub	sp, #72	; 0x48
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MsgProducerTask */
	mailStruct * mail;
	int var = 0;
 8000368:	2300      	movs	r3, #0
 800036a:	647b      	str	r3, [r7, #68]	; 0x44
	char msg[50];
	/* Infinite loop */
	for(;;)
	{
		osDelay(500);
 800036c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000370:	f002 f937 	bl	80025e2 <osDelay>
		mail = (mailStruct *)osMailAlloc(mail01Handle, osWaitForever);
 8000374:	4b17      	ldr	r3, [pc, #92]	; (80003d4 <MsgProducerTask+0x74>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	f04f 31ff 	mov.w	r1, #4294967295
 800037c:	4618      	mov	r0, r3
 800037e:	f002 fac4 	bl	800290a <osMailAlloc>
 8000382:	6438      	str	r0, [r7, #64]	; 0x40
		if(mail != NULL){
 8000384:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000386:	2b00      	cmp	r3, #0
 8000388:	d0f0      	beq.n	800036c <MsgProducerTask+0xc>
			mail->var = var;
 800038a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800038c:	b29a      	uxth	r2, r3
 800038e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000390:	801a      	strh	r2, [r3, #0]
			int re = osMailPut(mail01Handle, mail);
 8000392:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <MsgProducerTask+0x74>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8000398:	4618      	mov	r0, r3
 800039a:	f002 facb 	bl	8002934 <osMailPut>
 800039e:	4603      	mov	r3, r0
 80003a0:	63fb      	str	r3, [r7, #60]	; 0x3c
			var++;
 80003a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80003a4:	3301      	adds	r3, #1
 80003a6:	647b      	str	r3, [r7, #68]	; 0x44
			sprintf(msg, "Producer value: %d, status:%d\r\n", var, re);
 80003a8:	f107 0008 	add.w	r0, r7, #8
 80003ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80003ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80003b0:	4909      	ldr	r1, [pc, #36]	; (80003d8 <MsgProducerTask+0x78>)
 80003b2:	f004 fc11 	bl	8004bd8 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80003b6:	f107 0308 	add.w	r3, r7, #8
 80003ba:	4618      	mov	r0, r3
 80003bc:	f7ff ff38 	bl	8000230 <strlen>
 80003c0:	4603      	mov	r3, r0
 80003c2:	b29a      	uxth	r2, r3
 80003c4:	f107 0108 	add.w	r1, r7, #8
 80003c8:	f04f 33ff 	mov.w	r3, #4294967295
 80003cc:	4803      	ldr	r0, [pc, #12]	; (80003dc <MsgProducerTask+0x7c>)
 80003ce:	f001 fcee 	bl	8001dae <HAL_UART_Transmit>
		osDelay(500);
 80003d2:	e7cb      	b.n	800036c <MsgProducerTask+0xc>
 80003d4:	20001044 	.word	0x20001044
 80003d8:	0800548c 	.word	0x0800548c
 80003dc:	20001098 	.word	0x20001098

080003e0 <MsgConsumerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MsgConsumerTask */
void MsgConsumerTask(void const * argument)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b08c      	sub	sp, #48	; 0x30
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
	mailStruct * pMail;
	char msg[20];
	/* Infinite loop */
	for(;;)
	{
		event = osMailGet(mail01Handle, osWaitForever);
 80003e8:	4b17      	ldr	r3, [pc, #92]	; (8000448 <MsgConsumerTask+0x68>)
 80003ea:	6819      	ldr	r1, [r3, #0]
 80003ec:	f107 0320 	add.w	r3, r7, #32
 80003f0:	f04f 32ff 	mov.w	r2, #4294967295
 80003f4:	4618      	mov	r0, r3
 80003f6:	f002 fadb 	bl	80029b0 <osMailGet>
		if (event.status == osEventMail)
 80003fa:	6a3b      	ldr	r3, [r7, #32]
 80003fc:	2b20      	cmp	r3, #32
 80003fe:	d1f3      	bne.n	80003e8 <MsgConsumerTask+0x8>
		{
			osDelay(700);
 8000400:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000404:	f002 f8ed 	bl	80025e2 <osDelay>
			pMail = event.value.p;
 8000408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800040a:	62fb      	str	r3, [r7, #44]	; 0x2c
			sprintf(msg, "--Consumer value: %d\r\n", pMail->var);
 800040c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800040e:	881b      	ldrh	r3, [r3, #0]
 8000410:	461a      	mov	r2, r3
 8000412:	f107 030c 	add.w	r3, r7, #12
 8000416:	490d      	ldr	r1, [pc, #52]	; (800044c <MsgConsumerTask+0x6c>)
 8000418:	4618      	mov	r0, r3
 800041a:	f004 fbdd 	bl	8004bd8 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800041e:	f107 030c 	add.w	r3, r7, #12
 8000422:	4618      	mov	r0, r3
 8000424:	f7ff ff04 	bl	8000230 <strlen>
 8000428:	4603      	mov	r3, r0
 800042a:	b29a      	uxth	r2, r3
 800042c:	f107 010c 	add.w	r1, r7, #12
 8000430:	f04f 33ff 	mov.w	r3, #4294967295
 8000434:	4806      	ldr	r0, [pc, #24]	; (8000450 <MsgConsumerTask+0x70>)
 8000436:	f001 fcba 	bl	8001dae <HAL_UART_Transmit>
			osMailFree(mail01Handle, pMail);
 800043a:	4b03      	ldr	r3, [pc, #12]	; (8000448 <MsgConsumerTask+0x68>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000440:	4618      	mov	r0, r3
 8000442:	f002 fb29 	bl	8002a98 <osMailFree>
		event = osMailGet(mail01Handle, osWaitForever);
 8000446:	e7cf      	b.n	80003e8 <MsgConsumerTask+0x8>
 8000448:	20001044 	.word	0x20001044
 800044c:	080054ac 	.word	0x080054ac
 8000450:	20001098 	.word	0x20001098

08000454 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800045a:	4b0e      	ldr	r3, [pc, #56]	; (8000494 <MX_GPIO_Init+0x40>)
 800045c:	699b      	ldr	r3, [r3, #24]
 800045e:	4a0d      	ldr	r2, [pc, #52]	; (8000494 <MX_GPIO_Init+0x40>)
 8000460:	f043 0320 	orr.w	r3, r3, #32
 8000464:	6193      	str	r3, [r2, #24]
 8000466:	4b0b      	ldr	r3, [pc, #44]	; (8000494 <MX_GPIO_Init+0x40>)
 8000468:	699b      	ldr	r3, [r3, #24]
 800046a:	f003 0320 	and.w	r3, r3, #32
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000472:	4b08      	ldr	r3, [pc, #32]	; (8000494 <MX_GPIO_Init+0x40>)
 8000474:	699b      	ldr	r3, [r3, #24]
 8000476:	4a07      	ldr	r2, [pc, #28]	; (8000494 <MX_GPIO_Init+0x40>)
 8000478:	f043 0304 	orr.w	r3, r3, #4
 800047c:	6193      	str	r3, [r2, #24]
 800047e:	4b05      	ldr	r3, [pc, #20]	; (8000494 <MX_GPIO_Init+0x40>)
 8000480:	699b      	ldr	r3, [r3, #24]
 8000482:	f003 0304 	and.w	r3, r3, #4
 8000486:	603b      	str	r3, [r7, #0]
 8000488:	683b      	ldr	r3, [r7, #0]

}
 800048a:	bf00      	nop
 800048c:	370c      	adds	r7, #12
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr
 8000494:	40021000 	.word	0x40021000

08000498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800049c:	f000 f9fa 	bl	8000894 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a0:	f000 f809 	bl	80004b6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a4:	f7ff ffd6 	bl	8000454 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80004a8:	f000 f950 	bl	800074c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80004ac:	f7ff fee0 	bl	8000270 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80004b0:	f002 f844 	bl	800253c <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004b4:	e7fe      	b.n	80004b4 <main+0x1c>

080004b6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004b6:	b580      	push	{r7, lr}
 80004b8:	b090      	sub	sp, #64	; 0x40
 80004ba:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004bc:	f107 0318 	add.w	r3, r7, #24
 80004c0:	2228      	movs	r2, #40	; 0x28
 80004c2:	2100      	movs	r1, #0
 80004c4:	4618      	mov	r0, r3
 80004c6:	f004 fb7e 	bl	8004bc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	2200      	movs	r2, #0
 80004ce:	601a      	str	r2, [r3, #0]
 80004d0:	605a      	str	r2, [r3, #4]
 80004d2:	609a      	str	r2, [r3, #8]
 80004d4:	60da      	str	r2, [r3, #12]
 80004d6:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004d8:	2301      	movs	r3, #1
 80004da:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004e0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004e2:	2300      	movs	r3, #0
 80004e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004e6:	2301      	movs	r3, #1
 80004e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ea:	2302      	movs	r3, #2
 80004ec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004f4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80004f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004fa:	f107 0318 	add.w	r3, r7, #24
 80004fe:	4618      	mov	r0, r3
 8000500:	f000 fd4c 	bl	8000f9c <HAL_RCC_OscConfig>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0x58>
  {
    Error_Handler();
 800050a:	f000 f82b 	bl	8000564 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800050e:	230f      	movs	r3, #15
 8000510:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000512:	2302      	movs	r3, #2
 8000514:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000516:	2300      	movs	r3, #0
 8000518:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800051a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800051e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000524:	1d3b      	adds	r3, r7, #4
 8000526:	2102      	movs	r1, #2
 8000528:	4618      	mov	r0, r3
 800052a:	f000 ffb7 	bl	800149c <HAL_RCC_ClockConfig>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000534:	f000 f816 	bl	8000564 <Error_Handler>
  }
}
 8000538:	bf00      	nop
 800053a:	3740      	adds	r7, #64	; 0x40
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}

08000540 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a04      	ldr	r2, [pc, #16]	; (8000560 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d101      	bne.n	8000556 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000552:	f000 f9b5 	bl	80008c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40000400 	.word	0x40000400

08000564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000568:	bf00      	nop
 800056a:	46bd      	mov	sp, r7
 800056c:	bc80      	pop	{r7}
 800056e:	4770      	bx	lr

08000570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000576:	4b18      	ldr	r3, [pc, #96]	; (80005d8 <HAL_MspInit+0x68>)
 8000578:	699b      	ldr	r3, [r3, #24]
 800057a:	4a17      	ldr	r2, [pc, #92]	; (80005d8 <HAL_MspInit+0x68>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6193      	str	r3, [r2, #24]
 8000582:	4b15      	ldr	r3, [pc, #84]	; (80005d8 <HAL_MspInit+0x68>)
 8000584:	699b      	ldr	r3, [r3, #24]
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800058e:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <HAL_MspInit+0x68>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	4a11      	ldr	r2, [pc, #68]	; (80005d8 <HAL_MspInit+0x68>)
 8000594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000598:	61d3      	str	r3, [r2, #28]
 800059a:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <HAL_MspInit+0x68>)
 800059c:	69db      	ldr	r3, [r3, #28]
 800059e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005a2:	607b      	str	r3, [r7, #4]
 80005a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	210f      	movs	r1, #15
 80005aa:	f06f 0001 	mvn.w	r0, #1
 80005ae:	f000 fa58 	bl	8000a62 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005b2:	4b0a      	ldr	r3, [pc, #40]	; (80005dc <HAL_MspInit+0x6c>)
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	4a04      	ldr	r2, [pc, #16]	; (80005dc <HAL_MspInit+0x6c>)
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ce:	bf00      	nop
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40021000 	.word	0x40021000
 80005dc:	40010000 	.word	0x40010000

080005e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08c      	sub	sp, #48	; 0x30
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80005e8:	2300      	movs	r3, #0
 80005ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0); 
 80005f0:	2200      	movs	r2, #0
 80005f2:	6879      	ldr	r1, [r7, #4]
 80005f4:	201d      	movs	r0, #29
 80005f6:	f000 fa34 	bl	8000a62 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn); 
 80005fa:	201d      	movs	r0, #29
 80005fc:	f000 fa4d 	bl	8000a9a <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000600:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <HAL_InitTick+0xa0>)
 8000602:	69db      	ldr	r3, [r3, #28]
 8000604:	4a1e      	ldr	r2, [pc, #120]	; (8000680 <HAL_InitTick+0xa0>)
 8000606:	f043 0302 	orr.w	r3, r3, #2
 800060a:	61d3      	str	r3, [r2, #28]
 800060c:	4b1c      	ldr	r3, [pc, #112]	; (8000680 <HAL_InitTick+0xa0>)
 800060e:	69db      	ldr	r3, [r3, #28]
 8000610:	f003 0302 	and.w	r3, r3, #2
 8000614:	60fb      	str	r3, [r7, #12]
 8000616:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000618:	f107 0210 	add.w	r2, r7, #16
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	4611      	mov	r1, r2
 8000622:	4618      	mov	r0, r3
 8000624:	f001 f8b8 	bl	8001798 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000628:	f001 f88e 	bl	8001748 <HAL_RCC_GetPCLK1Freq>
 800062c:	4603      	mov	r3, r0
 800062e:	005b      	lsls	r3, r3, #1
 8000630:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000634:	4a13      	ldr	r2, [pc, #76]	; (8000684 <HAL_InitTick+0xa4>)
 8000636:	fba2 2303 	umull	r2, r3, r2, r3
 800063a:	0c9b      	lsrs	r3, r3, #18
 800063c:	3b01      	subs	r3, #1
 800063e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000640:	4b11      	ldr	r3, [pc, #68]	; (8000688 <HAL_InitTick+0xa8>)
 8000642:	4a12      	ldr	r2, [pc, #72]	; (800068c <HAL_InitTick+0xac>)
 8000644:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 8000646:	4b10      	ldr	r3, [pc, #64]	; (8000688 <HAL_InitTick+0xa8>)
 8000648:	f240 32e7 	movw	r2, #999	; 0x3e7
 800064c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800064e:	4a0e      	ldr	r2, [pc, #56]	; (8000688 <HAL_InitTick+0xa8>)
 8000650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000652:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <HAL_InitTick+0xa8>)
 8000656:	2200      	movs	r2, #0
 8000658:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800065a:	4b0b      	ldr	r3, [pc, #44]	; (8000688 <HAL_InitTick+0xa8>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8000660:	4809      	ldr	r0, [pc, #36]	; (8000688 <HAL_InitTick+0xa8>)
 8000662:	f001 f8e7 	bl	8001834 <HAL_TIM_Base_Init>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d104      	bne.n	8000676 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 800066c:	4806      	ldr	r0, [pc, #24]	; (8000688 <HAL_InitTick+0xa8>)
 800066e:	f001 f939 	bl	80018e4 <HAL_TIM_Base_Start_IT>
 8000672:	4603      	mov	r3, r0
 8000674:	e000      	b.n	8000678 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000676:	2301      	movs	r3, #1
}
 8000678:	4618      	mov	r0, r3
 800067a:	3730      	adds	r7, #48	; 0x30
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40021000 	.word	0x40021000
 8000684:	431bde83 	.word	0x431bde83
 8000688:	20001050 	.word	0x20001050
 800068c:	40000400 	.word	0x40000400

08000690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr

0800069c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006a0:	e7fe      	b.n	80006a0 <HardFault_Handler+0x4>

080006a2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006a2:	b480      	push	{r7}
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006a6:	e7fe      	b.n	80006a6 <MemManage_Handler+0x4>

080006a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ac:	e7fe      	b.n	80006ac <BusFault_Handler+0x4>

080006ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <UsageFault_Handler+0x4>

080006b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr

080006c0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80006c4:	4802      	ldr	r0, [pc, #8]	; (80006d0 <TIM3_IRQHandler+0x10>)
 80006c6:	f001 f96d 	bl	80019a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20001050 	.word	0x20001050

080006d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80006d8:	4802      	ldr	r0, [pc, #8]	; (80006e4 <USART1_IRQHandler+0x10>)
 80006da:	f001 fbfb 	bl	8001ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20001098 	.word	0x20001098

080006e8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80006f0:	4b11      	ldr	r3, [pc, #68]	; (8000738 <_sbrk+0x50>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d102      	bne.n	80006fe <_sbrk+0x16>
		heap_end = &end;
 80006f8:	4b0f      	ldr	r3, [pc, #60]	; (8000738 <_sbrk+0x50>)
 80006fa:	4a10      	ldr	r2, [pc, #64]	; (800073c <_sbrk+0x54>)
 80006fc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80006fe:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <_sbrk+0x50>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000704:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <_sbrk+0x50>)
 8000706:	681a      	ldr	r2, [r3, #0]
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4413      	add	r3, r2
 800070c:	466a      	mov	r2, sp
 800070e:	4293      	cmp	r3, r2
 8000710:	d907      	bls.n	8000722 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000712:	f004 fa23 	bl	8004b5c <__errno>
 8000716:	4602      	mov	r2, r0
 8000718:	230c      	movs	r3, #12
 800071a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800071c:	f04f 33ff 	mov.w	r3, #4294967295
 8000720:	e006      	b.n	8000730 <_sbrk+0x48>
	}

	heap_end += incr;
 8000722:	4b05      	ldr	r3, [pc, #20]	; (8000738 <_sbrk+0x50>)
 8000724:	681a      	ldr	r2, [r3, #0]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4413      	add	r3, r2
 800072a:	4a03      	ldr	r2, [pc, #12]	; (8000738 <_sbrk+0x50>)
 800072c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800072e:	68fb      	ldr	r3, [r7, #12]
}
 8000730:	4618      	mov	r0, r3
 8000732:	3710      	adds	r7, #16
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	200002e4 	.word	0x200002e4
 800073c:	200010e0 	.word	0x200010e0

08000740 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000750:	4b11      	ldr	r3, [pc, #68]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 8000752:	4a12      	ldr	r2, [pc, #72]	; (800079c <MX_USART1_UART_Init+0x50>)
 8000754:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 8000758:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800075c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800075e:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000764:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 8000766:	2200      	movs	r2, #0
 8000768:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000770:	4b09      	ldr	r3, [pc, #36]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 8000772:	220c      	movs	r2, #12
 8000774:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000776:	4b08      	ldr	r3, [pc, #32]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 800077e:	2200      	movs	r2, #0
 8000780:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	; (8000798 <MX_USART1_UART_Init+0x4c>)
 8000784:	f001 fac6 	bl	8001d14 <HAL_UART_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800078e:	f7ff fee9 	bl	8000564 <Error_Handler>
  }

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20001098 	.word	0x20001098
 800079c:	40013800 	.word	0x40013800

080007a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 0310 	add.w	r3, r7, #16
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a20      	ldr	r2, [pc, #128]	; (800083c <HAL_UART_MspInit+0x9c>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d139      	bne.n	8000834 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007c0:	4b1f      	ldr	r3, [pc, #124]	; (8000840 <HAL_UART_MspInit+0xa0>)
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	4a1e      	ldr	r2, [pc, #120]	; (8000840 <HAL_UART_MspInit+0xa0>)
 80007c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ca:	6193      	str	r3, [r2, #24]
 80007cc:	4b1c      	ldr	r3, [pc, #112]	; (8000840 <HAL_UART_MspInit+0xa0>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d8:	4b19      	ldr	r3, [pc, #100]	; (8000840 <HAL_UART_MspInit+0xa0>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a18      	ldr	r2, [pc, #96]	; (8000840 <HAL_UART_MspInit+0xa0>)
 80007de:	f043 0304 	orr.w	r3, r3, #4
 80007e2:	6193      	str	r3, [r2, #24]
 80007e4:	4b16      	ldr	r3, [pc, #88]	; (8000840 <HAL_UART_MspInit+0xa0>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	f003 0304 	and.w	r3, r3, #4
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f6:	2302      	movs	r3, #2
 80007f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	4619      	mov	r1, r3
 8000804:	480f      	ldr	r0, [pc, #60]	; (8000844 <HAL_UART_MspInit+0xa4>)
 8000806:	f000 fa5f 	bl	8000cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800080a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800080e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	4619      	mov	r1, r3
 800081e:	4809      	ldr	r0, [pc, #36]	; (8000844 <HAL_UART_MspInit+0xa4>)
 8000820:	f000 fa52 	bl	8000cc8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000824:	2200      	movs	r2, #0
 8000826:	2105      	movs	r1, #5
 8000828:	2025      	movs	r0, #37	; 0x25
 800082a:	f000 f91a 	bl	8000a62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800082e:	2025      	movs	r0, #37	; 0x25
 8000830:	f000 f933 	bl	8000a9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000834:	bf00      	nop
 8000836:	3720      	adds	r7, #32
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	40013800 	.word	0x40013800
 8000840:	40021000 	.word	0x40021000
 8000844:	40010800 	.word	0x40010800

08000848 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000848:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800084a:	e003      	b.n	8000854 <LoopCopyDataInit>

0800084c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800084c:	4b0b      	ldr	r3, [pc, #44]	; (800087c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800084e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000850:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000852:	3104      	adds	r1, #4

08000854 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000854:	480a      	ldr	r0, [pc, #40]	; (8000880 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000856:	4b0b      	ldr	r3, [pc, #44]	; (8000884 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000858:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800085a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800085c:	d3f6      	bcc.n	800084c <CopyDataInit>
  ldr r2, =_sbss
 800085e:	4a0a      	ldr	r2, [pc, #40]	; (8000888 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000860:	e002      	b.n	8000868 <LoopFillZerobss>

08000862 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000862:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000864:	f842 3b04 	str.w	r3, [r2], #4

08000868 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000868:	4b08      	ldr	r3, [pc, #32]	; (800088c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800086a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800086c:	d3f9      	bcc.n	8000862 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800086e:	f7ff ff67 	bl	8000740 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000872:	f004 f979 	bl	8004b68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000876:	f7ff fe0f 	bl	8000498 <main>
  bx lr
 800087a:	4770      	bx	lr
  ldr r3, =_sidata
 800087c:	08005534 	.word	0x08005534
  ldr r0, =_sdata
 8000880:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000884:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8000888:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 800088c:	200010e0 	.word	0x200010e0

08000890 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000890:	e7fe      	b.n	8000890 <ADC1_2_IRQHandler>
	...

08000894 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000898:	4b08      	ldr	r3, [pc, #32]	; (80008bc <HAL_Init+0x28>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a07      	ldr	r2, [pc, #28]	; (80008bc <HAL_Init+0x28>)
 800089e:	f043 0310 	orr.w	r3, r3, #16
 80008a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008a4:	2003      	movs	r0, #3
 80008a6:	f000 f8d1 	bl	8000a4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008aa:	2000      	movs	r0, #0
 80008ac:	f7ff fe98 	bl	80005e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008b0:	f7ff fe5e 	bl	8000570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008b4:	2300      	movs	r3, #0
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40022000 	.word	0x40022000

080008c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008c4:	4b05      	ldr	r3, [pc, #20]	; (80008dc <HAL_IncTick+0x1c>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	461a      	mov	r2, r3
 80008ca:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <HAL_IncTick+0x20>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4413      	add	r3, r2
 80008d0:	4a03      	ldr	r2, [pc, #12]	; (80008e0 <HAL_IncTick+0x20>)
 80008d2:	6013      	str	r3, [r2, #0]
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr
 80008dc:	20000008 	.word	0x20000008
 80008e0:	200010d8 	.word	0x200010d8

080008e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  return uwTick;
 80008e8:	4b02      	ldr	r3, [pc, #8]	; (80008f4 <HAL_GetTick+0x10>)
 80008ea:	681b      	ldr	r3, [r3, #0]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bc80      	pop	{r7}
 80008f2:	4770      	bx	lr
 80008f4:	200010d8 	.word	0x200010d8

080008f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	f003 0307 	and.w	r3, r3, #7
 8000906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <__NVIC_SetPriorityGrouping+0x44>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000914:	4013      	ands	r3, r2
 8000916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800092a:	4a04      	ldr	r2, [pc, #16]	; (800093c <__NVIC_SetPriorityGrouping+0x44>)
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	60d3      	str	r3, [r2, #12]
}
 8000930:	bf00      	nop
 8000932:	3714      	adds	r7, #20
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000944:	4b04      	ldr	r3, [pc, #16]	; (8000958 <__NVIC_GetPriorityGrouping+0x18>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	0a1b      	lsrs	r3, r3, #8
 800094a:	f003 0307 	and.w	r3, r3, #7
}
 800094e:	4618      	mov	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096a:	2b00      	cmp	r3, #0
 800096c:	db0b      	blt.n	8000986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	f003 021f 	and.w	r2, r3, #31
 8000974:	4906      	ldr	r1, [pc, #24]	; (8000990 <__NVIC_EnableIRQ+0x34>)
 8000976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097a:	095b      	lsrs	r3, r3, #5
 800097c:	2001      	movs	r0, #1
 800097e:	fa00 f202 	lsl.w	r2, r0, r2
 8000982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr
 8000990:	e000e100 	.word	0xe000e100

08000994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	db0a      	blt.n	80009be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	490c      	ldr	r1, [pc, #48]	; (80009e0 <__NVIC_SetPriority+0x4c>)
 80009ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b2:	0112      	lsls	r2, r2, #4
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	440b      	add	r3, r1
 80009b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009bc:	e00a      	b.n	80009d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4908      	ldr	r1, [pc, #32]	; (80009e4 <__NVIC_SetPriority+0x50>)
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	f003 030f 	and.w	r3, r3, #15
 80009ca:	3b04      	subs	r3, #4
 80009cc:	0112      	lsls	r2, r2, #4
 80009ce:	b2d2      	uxtb	r2, r2
 80009d0:	440b      	add	r3, r1
 80009d2:	761a      	strb	r2, [r3, #24]
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	bc80      	pop	{r7}
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000e100 	.word	0xe000e100
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b089      	sub	sp, #36	; 0x24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	f003 0307 	and.w	r3, r3, #7
 80009fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	f1c3 0307 	rsb	r3, r3, #7
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	bf28      	it	cs
 8000a06:	2304      	movcs	r3, #4
 8000a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	2b06      	cmp	r3, #6
 8000a10:	d902      	bls.n	8000a18 <NVIC_EncodePriority+0x30>
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	3b03      	subs	r3, #3
 8000a16:	e000      	b.n	8000a1a <NVIC_EncodePriority+0x32>
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	fa02 f303 	lsl.w	r3, r2, r3
 8000a26:	43da      	mvns	r2, r3
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a30:	f04f 31ff 	mov.w	r1, #4294967295
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3a:	43d9      	mvns	r1, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a40:	4313      	orrs	r3, r2
         );
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3724      	adds	r7, #36	; 0x24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f7ff ff4f 	bl	80008f8 <__NVIC_SetPriorityGrouping>
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b086      	sub	sp, #24
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	4603      	mov	r3, r0
 8000a6a:	60b9      	str	r1, [r7, #8]
 8000a6c:	607a      	str	r2, [r7, #4]
 8000a6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a74:	f7ff ff64 	bl	8000940 <__NVIC_GetPriorityGrouping>
 8000a78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	68b9      	ldr	r1, [r7, #8]
 8000a7e:	6978      	ldr	r0, [r7, #20]
 8000a80:	f7ff ffb2 	bl	80009e8 <NVIC_EncodePriority>
 8000a84:	4602      	mov	r2, r0
 8000a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a8a:	4611      	mov	r1, r2
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff ff81 	bl	8000994 <__NVIC_SetPriority>
}
 8000a92:	bf00      	nop
 8000a94:	3718      	adds	r7, #24
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b082      	sub	sp, #8
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff57 	bl	800095c <__NVIC_EnableIRQ>
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
	...

08000ab8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000aca:	2b02      	cmp	r3, #2
 8000acc:	d005      	beq.n	8000ada <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2204      	movs	r2, #4
 8000ad2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	73fb      	strb	r3, [r7, #15]
 8000ad8:	e0d6      	b.n	8000c88 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f022 020e 	bic.w	r2, r2, #14
 8000ae8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f022 0201 	bic.w	r2, r2, #1
 8000af8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	461a      	mov	r2, r3
 8000b00:	4b64      	ldr	r3, [pc, #400]	; (8000c94 <HAL_DMA_Abort_IT+0x1dc>)
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d958      	bls.n	8000bb8 <HAL_DMA_Abort_IT+0x100>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a63      	ldr	r2, [pc, #396]	; (8000c98 <HAL_DMA_Abort_IT+0x1e0>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d04f      	beq.n	8000bb0 <HAL_DMA_Abort_IT+0xf8>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a61      	ldr	r2, [pc, #388]	; (8000c9c <HAL_DMA_Abort_IT+0x1e4>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d048      	beq.n	8000bac <HAL_DMA_Abort_IT+0xf4>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a60      	ldr	r2, [pc, #384]	; (8000ca0 <HAL_DMA_Abort_IT+0x1e8>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d040      	beq.n	8000ba6 <HAL_DMA_Abort_IT+0xee>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a5e      	ldr	r2, [pc, #376]	; (8000ca4 <HAL_DMA_Abort_IT+0x1ec>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d038      	beq.n	8000ba0 <HAL_DMA_Abort_IT+0xe8>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a5d      	ldr	r2, [pc, #372]	; (8000ca8 <HAL_DMA_Abort_IT+0x1f0>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d030      	beq.n	8000b9a <HAL_DMA_Abort_IT+0xe2>
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a5b      	ldr	r2, [pc, #364]	; (8000cac <HAL_DMA_Abort_IT+0x1f4>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d028      	beq.n	8000b94 <HAL_DMA_Abort_IT+0xdc>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a53      	ldr	r2, [pc, #332]	; (8000c94 <HAL_DMA_Abort_IT+0x1dc>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d020      	beq.n	8000b8e <HAL_DMA_Abort_IT+0xd6>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a57      	ldr	r2, [pc, #348]	; (8000cb0 <HAL_DMA_Abort_IT+0x1f8>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d019      	beq.n	8000b8a <HAL_DMA_Abort_IT+0xd2>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a56      	ldr	r2, [pc, #344]	; (8000cb4 <HAL_DMA_Abort_IT+0x1fc>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d012      	beq.n	8000b86 <HAL_DMA_Abort_IT+0xce>
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a54      	ldr	r2, [pc, #336]	; (8000cb8 <HAL_DMA_Abort_IT+0x200>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d00a      	beq.n	8000b80 <HAL_DMA_Abort_IT+0xc8>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a53      	ldr	r2, [pc, #332]	; (8000cbc <HAL_DMA_Abort_IT+0x204>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d102      	bne.n	8000b7a <HAL_DMA_Abort_IT+0xc2>
 8000b74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b78:	e01b      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000b7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b7e:	e018      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000b80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b84:	e015      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000b86:	2310      	movs	r3, #16
 8000b88:	e013      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	e011      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000b8e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b92:	e00e      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000b94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000b98:	e00b      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000b9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b9e:	e008      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000ba0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ba4:	e005      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000ba6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000baa:	e002      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000bac:	2310      	movs	r3, #16
 8000bae:	e000      	b.n	8000bb2 <HAL_DMA_Abort_IT+0xfa>
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	4a43      	ldr	r2, [pc, #268]	; (8000cc0 <HAL_DMA_Abort_IT+0x208>)
 8000bb4:	6053      	str	r3, [r2, #4]
 8000bb6:	e057      	b.n	8000c68 <HAL_DMA_Abort_IT+0x1b0>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a36      	ldr	r2, [pc, #216]	; (8000c98 <HAL_DMA_Abort_IT+0x1e0>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d04f      	beq.n	8000c62 <HAL_DMA_Abort_IT+0x1aa>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a35      	ldr	r2, [pc, #212]	; (8000c9c <HAL_DMA_Abort_IT+0x1e4>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d048      	beq.n	8000c5e <HAL_DMA_Abort_IT+0x1a6>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a33      	ldr	r2, [pc, #204]	; (8000ca0 <HAL_DMA_Abort_IT+0x1e8>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d040      	beq.n	8000c58 <HAL_DMA_Abort_IT+0x1a0>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a32      	ldr	r2, [pc, #200]	; (8000ca4 <HAL_DMA_Abort_IT+0x1ec>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d038      	beq.n	8000c52 <HAL_DMA_Abort_IT+0x19a>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a30      	ldr	r2, [pc, #192]	; (8000ca8 <HAL_DMA_Abort_IT+0x1f0>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d030      	beq.n	8000c4c <HAL_DMA_Abort_IT+0x194>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a2f      	ldr	r2, [pc, #188]	; (8000cac <HAL_DMA_Abort_IT+0x1f4>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d028      	beq.n	8000c46 <HAL_DMA_Abort_IT+0x18e>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a26      	ldr	r2, [pc, #152]	; (8000c94 <HAL_DMA_Abort_IT+0x1dc>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d020      	beq.n	8000c40 <HAL_DMA_Abort_IT+0x188>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a2b      	ldr	r2, [pc, #172]	; (8000cb0 <HAL_DMA_Abort_IT+0x1f8>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d019      	beq.n	8000c3c <HAL_DMA_Abort_IT+0x184>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a29      	ldr	r2, [pc, #164]	; (8000cb4 <HAL_DMA_Abort_IT+0x1fc>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d012      	beq.n	8000c38 <HAL_DMA_Abort_IT+0x180>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a28      	ldr	r2, [pc, #160]	; (8000cb8 <HAL_DMA_Abort_IT+0x200>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d00a      	beq.n	8000c32 <HAL_DMA_Abort_IT+0x17a>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a26      	ldr	r2, [pc, #152]	; (8000cbc <HAL_DMA_Abort_IT+0x204>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d102      	bne.n	8000c2c <HAL_DMA_Abort_IT+0x174>
 8000c26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c2a:	e01b      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c30:	e018      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c36:	e015      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c38:	2310      	movs	r3, #16
 8000c3a:	e013      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e011      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c44:	e00e      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c4a:	e00b      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c50:	e008      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c56:	e005      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c5c:	e002      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c5e:	2310      	movs	r3, #16
 8000c60:	e000      	b.n	8000c64 <HAL_DMA_Abort_IT+0x1ac>
 8000c62:	2301      	movs	r3, #1
 8000c64:	4a17      	ldr	r2, [pc, #92]	; (8000cc4 <HAL_DMA_Abort_IT+0x20c>)
 8000c66:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2200      	movs	r2, #0
 8000c74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d003      	beq.n	8000c88 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	4798      	blx	r3
    } 
  }
  return status;
 8000c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3710      	adds	r7, #16
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40020080 	.word	0x40020080
 8000c98:	40020008 	.word	0x40020008
 8000c9c:	4002001c 	.word	0x4002001c
 8000ca0:	40020030 	.word	0x40020030
 8000ca4:	40020044 	.word	0x40020044
 8000ca8:	40020058 	.word	0x40020058
 8000cac:	4002006c 	.word	0x4002006c
 8000cb0:	40020408 	.word	0x40020408
 8000cb4:	4002041c 	.word	0x4002041c
 8000cb8:	40020430 	.word	0x40020430
 8000cbc:	40020444 	.word	0x40020444
 8000cc0:	40020400 	.word	0x40020400
 8000cc4:	40020000 	.word	0x40020000

08000cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b08b      	sub	sp, #44	; 0x2c
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cda:	e133      	b.n	8000f44 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	69fa      	ldr	r2, [r7, #28]
 8000cec:	4013      	ands	r3, r2
 8000cee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cf0:	69ba      	ldr	r2, [r7, #24]
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	f040 8122 	bne.w	8000f3e <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b12      	cmp	r3, #18
 8000d00:	d034      	beq.n	8000d6c <HAL_GPIO_Init+0xa4>
 8000d02:	2b12      	cmp	r3, #18
 8000d04:	d80d      	bhi.n	8000d22 <HAL_GPIO_Init+0x5a>
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d02b      	beq.n	8000d62 <HAL_GPIO_Init+0x9a>
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d804      	bhi.n	8000d18 <HAL_GPIO_Init+0x50>
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d031      	beq.n	8000d76 <HAL_GPIO_Init+0xae>
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d01c      	beq.n	8000d50 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d16:	e048      	b.n	8000daa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	d043      	beq.n	8000da4 <HAL_GPIO_Init+0xdc>
 8000d1c:	2b11      	cmp	r3, #17
 8000d1e:	d01b      	beq.n	8000d58 <HAL_GPIO_Init+0x90>
          break;
 8000d20:	e043      	b.n	8000daa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000d22:	4a8f      	ldr	r2, [pc, #572]	; (8000f60 <HAL_GPIO_Init+0x298>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d026      	beq.n	8000d76 <HAL_GPIO_Init+0xae>
 8000d28:	4a8d      	ldr	r2, [pc, #564]	; (8000f60 <HAL_GPIO_Init+0x298>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d806      	bhi.n	8000d3c <HAL_GPIO_Init+0x74>
 8000d2e:	4a8d      	ldr	r2, [pc, #564]	; (8000f64 <HAL_GPIO_Init+0x29c>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d020      	beq.n	8000d76 <HAL_GPIO_Init+0xae>
 8000d34:	4a8c      	ldr	r2, [pc, #560]	; (8000f68 <HAL_GPIO_Init+0x2a0>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d01d      	beq.n	8000d76 <HAL_GPIO_Init+0xae>
          break;
 8000d3a:	e036      	b.n	8000daa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000d3c:	4a8b      	ldr	r2, [pc, #556]	; (8000f6c <HAL_GPIO_Init+0x2a4>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d019      	beq.n	8000d76 <HAL_GPIO_Init+0xae>
 8000d42:	4a8b      	ldr	r2, [pc, #556]	; (8000f70 <HAL_GPIO_Init+0x2a8>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d016      	beq.n	8000d76 <HAL_GPIO_Init+0xae>
 8000d48:	4a8a      	ldr	r2, [pc, #552]	; (8000f74 <HAL_GPIO_Init+0x2ac>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d013      	beq.n	8000d76 <HAL_GPIO_Init+0xae>
          break;
 8000d4e:	e02c      	b.n	8000daa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	623b      	str	r3, [r7, #32]
          break;
 8000d56:	e028      	b.n	8000daa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	623b      	str	r3, [r7, #32]
          break;
 8000d60:	e023      	b.n	8000daa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	3308      	adds	r3, #8
 8000d68:	623b      	str	r3, [r7, #32]
          break;
 8000d6a:	e01e      	b.n	8000daa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	330c      	adds	r3, #12
 8000d72:	623b      	str	r3, [r7, #32]
          break;
 8000d74:	e019      	b.n	8000daa <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d102      	bne.n	8000d84 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d7e:	2304      	movs	r3, #4
 8000d80:	623b      	str	r3, [r7, #32]
          break;
 8000d82:	e012      	b.n	8000daa <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d105      	bne.n	8000d98 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d8c:	2308      	movs	r3, #8
 8000d8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	69fa      	ldr	r2, [r7, #28]
 8000d94:	611a      	str	r2, [r3, #16]
          break;
 8000d96:	e008      	b.n	8000daa <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d98:	2308      	movs	r3, #8
 8000d9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	615a      	str	r2, [r3, #20]
          break;
 8000da2:	e002      	b.n	8000daa <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000da4:	2300      	movs	r3, #0
 8000da6:	623b      	str	r3, [r7, #32]
          break;
 8000da8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	2bff      	cmp	r3, #255	; 0xff
 8000dae:	d801      	bhi.n	8000db4 <HAL_GPIO_Init+0xec>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	e001      	b.n	8000db8 <HAL_GPIO_Init+0xf0>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3304      	adds	r3, #4
 8000db8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dba:	69bb      	ldr	r3, [r7, #24]
 8000dbc:	2bff      	cmp	r3, #255	; 0xff
 8000dbe:	d802      	bhi.n	8000dc6 <HAL_GPIO_Init+0xfe>
 8000dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	e002      	b.n	8000dcc <HAL_GPIO_Init+0x104>
 8000dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc8:	3b08      	subs	r3, #8
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	210f      	movs	r1, #15
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dda:	43db      	mvns	r3, r3
 8000ddc:	401a      	ands	r2, r3
 8000dde:	6a39      	ldr	r1, [r7, #32]
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	fa01 f303 	lsl.w	r3, r1, r3
 8000de6:	431a      	orrs	r2, r3
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	f000 80a2 	beq.w	8000f3e <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dfa:	4b5f      	ldr	r3, [pc, #380]	; (8000f78 <HAL_GPIO_Init+0x2b0>)
 8000dfc:	699b      	ldr	r3, [r3, #24]
 8000dfe:	4a5e      	ldr	r2, [pc, #376]	; (8000f78 <HAL_GPIO_Init+0x2b0>)
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	6193      	str	r3, [r2, #24]
 8000e06:	4b5c      	ldr	r3, [pc, #368]	; (8000f78 <HAL_GPIO_Init+0x2b0>)
 8000e08:	699b      	ldr	r3, [r3, #24]
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e12:	4a5a      	ldr	r2, [pc, #360]	; (8000f7c <HAL_GPIO_Init+0x2b4>)
 8000e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e16:	089b      	lsrs	r3, r3, #2
 8000e18:	3302      	adds	r3, #2
 8000e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e22:	f003 0303 	and.w	r3, r3, #3
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	220f      	movs	r2, #15
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	4013      	ands	r3, r2
 8000e34:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a51      	ldr	r2, [pc, #324]	; (8000f80 <HAL_GPIO_Init+0x2b8>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d01f      	beq.n	8000e7e <HAL_GPIO_Init+0x1b6>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a50      	ldr	r2, [pc, #320]	; (8000f84 <HAL_GPIO_Init+0x2bc>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d019      	beq.n	8000e7a <HAL_GPIO_Init+0x1b2>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4a4f      	ldr	r2, [pc, #316]	; (8000f88 <HAL_GPIO_Init+0x2c0>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d013      	beq.n	8000e76 <HAL_GPIO_Init+0x1ae>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a4e      	ldr	r2, [pc, #312]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d00d      	beq.n	8000e72 <HAL_GPIO_Init+0x1aa>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a4d      	ldr	r2, [pc, #308]	; (8000f90 <HAL_GPIO_Init+0x2c8>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d007      	beq.n	8000e6e <HAL_GPIO_Init+0x1a6>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a4c      	ldr	r2, [pc, #304]	; (8000f94 <HAL_GPIO_Init+0x2cc>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d101      	bne.n	8000e6a <HAL_GPIO_Init+0x1a2>
 8000e66:	2305      	movs	r3, #5
 8000e68:	e00a      	b.n	8000e80 <HAL_GPIO_Init+0x1b8>
 8000e6a:	2306      	movs	r3, #6
 8000e6c:	e008      	b.n	8000e80 <HAL_GPIO_Init+0x1b8>
 8000e6e:	2304      	movs	r3, #4
 8000e70:	e006      	b.n	8000e80 <HAL_GPIO_Init+0x1b8>
 8000e72:	2303      	movs	r3, #3
 8000e74:	e004      	b.n	8000e80 <HAL_GPIO_Init+0x1b8>
 8000e76:	2302      	movs	r3, #2
 8000e78:	e002      	b.n	8000e80 <HAL_GPIO_Init+0x1b8>
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e000      	b.n	8000e80 <HAL_GPIO_Init+0x1b8>
 8000e7e:	2300      	movs	r3, #0
 8000e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e82:	f002 0203 	and.w	r2, r2, #3
 8000e86:	0092      	lsls	r2, r2, #2
 8000e88:	4093      	lsls	r3, r2
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e90:	493a      	ldr	r1, [pc, #232]	; (8000f7c <HAL_GPIO_Init+0x2b4>)
 8000e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e94:	089b      	lsrs	r3, r3, #2
 8000e96:	3302      	adds	r3, #2
 8000e98:	68fa      	ldr	r2, [r7, #12]
 8000e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d006      	beq.n	8000eb8 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000eaa:	4b3b      	ldr	r3, [pc, #236]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	493a      	ldr	r1, [pc, #232]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	600b      	str	r3, [r1, #0]
 8000eb6:	e006      	b.n	8000ec6 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000eb8:	4b37      	ldr	r3, [pc, #220]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	69bb      	ldr	r3, [r7, #24]
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	4935      	ldr	r1, [pc, #212]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d006      	beq.n	8000ee0 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ed2:	4b31      	ldr	r3, [pc, #196]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000ed4:	685a      	ldr	r2, [r3, #4]
 8000ed6:	4930      	ldr	r1, [pc, #192]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	604b      	str	r3, [r1, #4]
 8000ede:	e006      	b.n	8000eee <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ee0:	4b2d      	ldr	r3, [pc, #180]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000ee2:	685a      	ldr	r2, [r3, #4]
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	492b      	ldr	r1, [pc, #172]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000eea:	4013      	ands	r3, r2
 8000eec:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d006      	beq.n	8000f08 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000efa:	4b27      	ldr	r3, [pc, #156]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000efc:	689a      	ldr	r2, [r3, #8]
 8000efe:	4926      	ldr	r1, [pc, #152]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	608b      	str	r3, [r1, #8]
 8000f06:	e006      	b.n	8000f16 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f08:	4b23      	ldr	r3, [pc, #140]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000f0a:	689a      	ldr	r2, [r3, #8]
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	43db      	mvns	r3, r3
 8000f10:	4921      	ldr	r1, [pc, #132]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000f12:	4013      	ands	r3, r2
 8000f14:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d006      	beq.n	8000f30 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f22:	4b1d      	ldr	r3, [pc, #116]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000f24:	68da      	ldr	r2, [r3, #12]
 8000f26:	491c      	ldr	r1, [pc, #112]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	60cb      	str	r3, [r1, #12]
 8000f2e:	e006      	b.n	8000f3e <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f30:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000f32:	68da      	ldr	r2, [r3, #12]
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	43db      	mvns	r3, r3
 8000f38:	4917      	ldr	r1, [pc, #92]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f40:	3301      	adds	r3, #1
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	f47f aec4 	bne.w	8000cdc <HAL_GPIO_Init+0x14>
  }
}
 8000f54:	bf00      	nop
 8000f56:	372c      	adds	r7, #44	; 0x2c
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bc80      	pop	{r7}
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	10210000 	.word	0x10210000
 8000f64:	10110000 	.word	0x10110000
 8000f68:	10120000 	.word	0x10120000
 8000f6c:	10310000 	.word	0x10310000
 8000f70:	10320000 	.word	0x10320000
 8000f74:	10220000 	.word	0x10220000
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	40010000 	.word	0x40010000
 8000f80:	40010800 	.word	0x40010800
 8000f84:	40010c00 	.word	0x40010c00
 8000f88:	40011000 	.word	0x40011000
 8000f8c:	40011400 	.word	0x40011400
 8000f90:	40011800 	.word	0x40011800
 8000f94:	40011c00 	.word	0x40011c00
 8000f98:	40010400 	.word	0x40010400

08000f9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e26c      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f000 8087 	beq.w	80010ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fbc:	4b92      	ldr	r3, [pc, #584]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 030c 	and.w	r3, r3, #12
 8000fc4:	2b04      	cmp	r3, #4
 8000fc6:	d00c      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fc8:	4b8f      	ldr	r3, [pc, #572]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f003 030c 	and.w	r3, r3, #12
 8000fd0:	2b08      	cmp	r3, #8
 8000fd2:	d112      	bne.n	8000ffa <HAL_RCC_OscConfig+0x5e>
 8000fd4:	4b8c      	ldr	r3, [pc, #560]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fe0:	d10b      	bne.n	8000ffa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe2:	4b89      	ldr	r3, [pc, #548]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d06c      	beq.n	80010c8 <HAL_RCC_OscConfig+0x12c>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d168      	bne.n	80010c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e246      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001002:	d106      	bne.n	8001012 <HAL_RCC_OscConfig+0x76>
 8001004:	4b80      	ldr	r3, [pc, #512]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a7f      	ldr	r2, [pc, #508]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800100a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	e02e      	b.n	8001070 <HAL_RCC_OscConfig+0xd4>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d10c      	bne.n	8001034 <HAL_RCC_OscConfig+0x98>
 800101a:	4b7b      	ldr	r3, [pc, #492]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a7a      	ldr	r2, [pc, #488]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001020:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001024:	6013      	str	r3, [r2, #0]
 8001026:	4b78      	ldr	r3, [pc, #480]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a77      	ldr	r2, [pc, #476]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800102c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001030:	6013      	str	r3, [r2, #0]
 8001032:	e01d      	b.n	8001070 <HAL_RCC_OscConfig+0xd4>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800103c:	d10c      	bne.n	8001058 <HAL_RCC_OscConfig+0xbc>
 800103e:	4b72      	ldr	r3, [pc, #456]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a71      	ldr	r2, [pc, #452]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001044:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	4b6f      	ldr	r3, [pc, #444]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a6e      	ldr	r2, [pc, #440]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001050:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001054:	6013      	str	r3, [r2, #0]
 8001056:	e00b      	b.n	8001070 <HAL_RCC_OscConfig+0xd4>
 8001058:	4b6b      	ldr	r3, [pc, #428]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a6a      	ldr	r2, [pc, #424]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800105e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001062:	6013      	str	r3, [r2, #0]
 8001064:	4b68      	ldr	r3, [pc, #416]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a67      	ldr	r2, [pc, #412]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800106a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800106e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d013      	beq.n	80010a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001078:	f7ff fc34 	bl	80008e4 <HAL_GetTick>
 800107c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107e:	e008      	b.n	8001092 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001080:	f7ff fc30 	bl	80008e4 <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	2b64      	cmp	r3, #100	; 0x64
 800108c:	d901      	bls.n	8001092 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	e1fa      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001092:	4b5d      	ldr	r3, [pc, #372]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d0f0      	beq.n	8001080 <HAL_RCC_OscConfig+0xe4>
 800109e:	e014      	b.n	80010ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a0:	f7ff fc20 	bl	80008e4 <HAL_GetTick>
 80010a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a6:	e008      	b.n	80010ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010a8:	f7ff fc1c 	bl	80008e4 <HAL_GetTick>
 80010ac:	4602      	mov	r2, r0
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	2b64      	cmp	r3, #100	; 0x64
 80010b4:	d901      	bls.n	80010ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80010b6:	2303      	movs	r3, #3
 80010b8:	e1e6      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ba:	4b53      	ldr	r3, [pc, #332]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f0      	bne.n	80010a8 <HAL_RCC_OscConfig+0x10c>
 80010c6:	e000      	b.n	80010ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d063      	beq.n	800119e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010d6:	4b4c      	ldr	r3, [pc, #304]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f003 030c 	and.w	r3, r3, #12
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d00b      	beq.n	80010fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010e2:	4b49      	ldr	r3, [pc, #292]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f003 030c 	and.w	r3, r3, #12
 80010ea:	2b08      	cmp	r3, #8
 80010ec:	d11c      	bne.n	8001128 <HAL_RCC_OscConfig+0x18c>
 80010ee:	4b46      	ldr	r3, [pc, #280]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d116      	bne.n	8001128 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010fa:	4b43      	ldr	r3, [pc, #268]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	2b00      	cmp	r3, #0
 8001104:	d005      	beq.n	8001112 <HAL_RCC_OscConfig+0x176>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d001      	beq.n	8001112 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e1ba      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001112:	4b3d      	ldr	r3, [pc, #244]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	4939      	ldr	r1, [pc, #228]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001122:	4313      	orrs	r3, r2
 8001124:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001126:	e03a      	b.n	800119e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	691b      	ldr	r3, [r3, #16]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d020      	beq.n	8001172 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001130:	4b36      	ldr	r3, [pc, #216]	; (800120c <HAL_RCC_OscConfig+0x270>)
 8001132:	2201      	movs	r2, #1
 8001134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001136:	f7ff fbd5 	bl	80008e4 <HAL_GetTick>
 800113a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800113c:	e008      	b.n	8001150 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800113e:	f7ff fbd1 	bl	80008e4 <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d901      	bls.n	8001150 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800114c:	2303      	movs	r3, #3
 800114e:	e19b      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001150:	4b2d      	ldr	r3, [pc, #180]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b00      	cmp	r3, #0
 800115a:	d0f0      	beq.n	800113e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115c:	4b2a      	ldr	r3, [pc, #168]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	4927      	ldr	r1, [pc, #156]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 800116c:	4313      	orrs	r3, r2
 800116e:	600b      	str	r3, [r1, #0]
 8001170:	e015      	b.n	800119e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001172:	4b26      	ldr	r3, [pc, #152]	; (800120c <HAL_RCC_OscConfig+0x270>)
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001178:	f7ff fbb4 	bl	80008e4 <HAL_GetTick>
 800117c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001180:	f7ff fbb0 	bl	80008e4 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e17a      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001192:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	2b00      	cmp	r3, #0
 800119c:	d1f0      	bne.n	8001180 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d03a      	beq.n	8001220 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	699b      	ldr	r3, [r3, #24]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d019      	beq.n	80011e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_RCC_OscConfig+0x274>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011b8:	f7ff fb94 	bl	80008e4 <HAL_GetTick>
 80011bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011be:	e008      	b.n	80011d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011c0:	f7ff fb90 	bl	80008e4 <HAL_GetTick>
 80011c4:	4602      	mov	r2, r0
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e15a      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d2:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <HAL_RCC_OscConfig+0x26c>)
 80011d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d0f0      	beq.n	80011c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011de:	2001      	movs	r0, #1
 80011e0:	f000 fb0a 	bl	80017f8 <RCC_Delay>
 80011e4:	e01c      	b.n	8001220 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011e6:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <HAL_RCC_OscConfig+0x274>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ec:	f7ff fb7a 	bl	80008e4 <HAL_GetTick>
 80011f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011f2:	e00f      	b.n	8001214 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011f4:	f7ff fb76 	bl	80008e4 <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d908      	bls.n	8001214 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e140      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
 8001206:	bf00      	nop
 8001208:	40021000 	.word	0x40021000
 800120c:	42420000 	.word	0x42420000
 8001210:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001214:	4b9e      	ldr	r3, [pc, #632]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1e9      	bne.n	80011f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	f000 80a6 	beq.w	800137a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800122e:	2300      	movs	r3, #0
 8001230:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001232:	4b97      	ldr	r3, [pc, #604]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d10d      	bne.n	800125a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	4b94      	ldr	r3, [pc, #592]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001240:	69db      	ldr	r3, [r3, #28]
 8001242:	4a93      	ldr	r2, [pc, #588]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001248:	61d3      	str	r3, [r2, #28]
 800124a:	4b91      	ldr	r3, [pc, #580]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 800124c:	69db      	ldr	r3, [r3, #28]
 800124e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001256:	2301      	movs	r3, #1
 8001258:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125a:	4b8e      	ldr	r3, [pc, #568]	; (8001494 <HAL_RCC_OscConfig+0x4f8>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001262:	2b00      	cmp	r3, #0
 8001264:	d118      	bne.n	8001298 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001266:	4b8b      	ldr	r3, [pc, #556]	; (8001494 <HAL_RCC_OscConfig+0x4f8>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a8a      	ldr	r2, [pc, #552]	; (8001494 <HAL_RCC_OscConfig+0x4f8>)
 800126c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001270:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001272:	f7ff fb37 	bl	80008e4 <HAL_GetTick>
 8001276:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001278:	e008      	b.n	800128c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800127a:	f7ff fb33 	bl	80008e4 <HAL_GetTick>
 800127e:	4602      	mov	r2, r0
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	2b64      	cmp	r3, #100	; 0x64
 8001286:	d901      	bls.n	800128c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001288:	2303      	movs	r3, #3
 800128a:	e0fd      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128c:	4b81      	ldr	r3, [pc, #516]	; (8001494 <HAL_RCC_OscConfig+0x4f8>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001294:	2b00      	cmp	r3, #0
 8001296:	d0f0      	beq.n	800127a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d106      	bne.n	80012ae <HAL_RCC_OscConfig+0x312>
 80012a0:	4b7b      	ldr	r3, [pc, #492]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012a2:	6a1b      	ldr	r3, [r3, #32]
 80012a4:	4a7a      	ldr	r2, [pc, #488]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012a6:	f043 0301 	orr.w	r3, r3, #1
 80012aa:	6213      	str	r3, [r2, #32]
 80012ac:	e02d      	b.n	800130a <HAL_RCC_OscConfig+0x36e>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d10c      	bne.n	80012d0 <HAL_RCC_OscConfig+0x334>
 80012b6:	4b76      	ldr	r3, [pc, #472]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012b8:	6a1b      	ldr	r3, [r3, #32]
 80012ba:	4a75      	ldr	r2, [pc, #468]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012bc:	f023 0301 	bic.w	r3, r3, #1
 80012c0:	6213      	str	r3, [r2, #32]
 80012c2:	4b73      	ldr	r3, [pc, #460]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012c4:	6a1b      	ldr	r3, [r3, #32]
 80012c6:	4a72      	ldr	r2, [pc, #456]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012c8:	f023 0304 	bic.w	r3, r3, #4
 80012cc:	6213      	str	r3, [r2, #32]
 80012ce:	e01c      	b.n	800130a <HAL_RCC_OscConfig+0x36e>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	2b05      	cmp	r3, #5
 80012d6:	d10c      	bne.n	80012f2 <HAL_RCC_OscConfig+0x356>
 80012d8:	4b6d      	ldr	r3, [pc, #436]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	4a6c      	ldr	r2, [pc, #432]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012de:	f043 0304 	orr.w	r3, r3, #4
 80012e2:	6213      	str	r3, [r2, #32]
 80012e4:	4b6a      	ldr	r3, [pc, #424]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012e6:	6a1b      	ldr	r3, [r3, #32]
 80012e8:	4a69      	ldr	r2, [pc, #420]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	6213      	str	r3, [r2, #32]
 80012f0:	e00b      	b.n	800130a <HAL_RCC_OscConfig+0x36e>
 80012f2:	4b67      	ldr	r3, [pc, #412]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012f4:	6a1b      	ldr	r3, [r3, #32]
 80012f6:	4a66      	ldr	r2, [pc, #408]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80012f8:	f023 0301 	bic.w	r3, r3, #1
 80012fc:	6213      	str	r3, [r2, #32]
 80012fe:	4b64      	ldr	r3, [pc, #400]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001300:	6a1b      	ldr	r3, [r3, #32]
 8001302:	4a63      	ldr	r2, [pc, #396]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001304:	f023 0304 	bic.w	r3, r3, #4
 8001308:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	68db      	ldr	r3, [r3, #12]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d015      	beq.n	800133e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001312:	f7ff fae7 	bl	80008e4 <HAL_GetTick>
 8001316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001318:	e00a      	b.n	8001330 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800131a:	f7ff fae3 	bl	80008e4 <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	f241 3288 	movw	r2, #5000	; 0x1388
 8001328:	4293      	cmp	r3, r2
 800132a:	d901      	bls.n	8001330 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800132c:	2303      	movs	r3, #3
 800132e:	e0ab      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001330:	4b57      	ldr	r3, [pc, #348]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001332:	6a1b      	ldr	r3, [r3, #32]
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d0ee      	beq.n	800131a <HAL_RCC_OscConfig+0x37e>
 800133c:	e014      	b.n	8001368 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800133e:	f7ff fad1 	bl	80008e4 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001344:	e00a      	b.n	800135c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001346:	f7ff facd 	bl	80008e4 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	f241 3288 	movw	r2, #5000	; 0x1388
 8001354:	4293      	cmp	r3, r2
 8001356:	d901      	bls.n	800135c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e095      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800135c:	4b4c      	ldr	r3, [pc, #304]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 800135e:	6a1b      	ldr	r3, [r3, #32]
 8001360:	f003 0302 	and.w	r3, r3, #2
 8001364:	2b00      	cmp	r3, #0
 8001366:	d1ee      	bne.n	8001346 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001368:	7dfb      	ldrb	r3, [r7, #23]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d105      	bne.n	800137a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800136e:	4b48      	ldr	r3, [pc, #288]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	4a47      	ldr	r2, [pc, #284]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001374:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001378:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	69db      	ldr	r3, [r3, #28]
 800137e:	2b00      	cmp	r3, #0
 8001380:	f000 8081 	beq.w	8001486 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001384:	4b42      	ldr	r3, [pc, #264]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f003 030c 	and.w	r3, r3, #12
 800138c:	2b08      	cmp	r3, #8
 800138e:	d061      	beq.n	8001454 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	69db      	ldr	r3, [r3, #28]
 8001394:	2b02      	cmp	r3, #2
 8001396:	d146      	bne.n	8001426 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001398:	4b3f      	ldr	r3, [pc, #252]	; (8001498 <HAL_RCC_OscConfig+0x4fc>)
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139e:	f7ff faa1 	bl	80008e4 <HAL_GetTick>
 80013a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013a4:	e008      	b.n	80013b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013a6:	f7ff fa9d 	bl	80008e4 <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e067      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013b8:	4b35      	ldr	r3, [pc, #212]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1f0      	bne.n	80013a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6a1b      	ldr	r3, [r3, #32]
 80013c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013cc:	d108      	bne.n	80013e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013ce:	4b30      	ldr	r3, [pc, #192]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	492d      	ldr	r1, [pc, #180]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013e0:	4b2b      	ldr	r3, [pc, #172]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6a19      	ldr	r1, [r3, #32]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f0:	430b      	orrs	r3, r1
 80013f2:	4927      	ldr	r1, [pc, #156]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 80013f4:	4313      	orrs	r3, r2
 80013f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013f8:	4b27      	ldr	r3, [pc, #156]	; (8001498 <HAL_RCC_OscConfig+0x4fc>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fe:	f7ff fa71 	bl	80008e4 <HAL_GetTick>
 8001402:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001406:	f7ff fa6d 	bl	80008e4 <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e037      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001418:	4b1d      	ldr	r3, [pc, #116]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0f0      	beq.n	8001406 <HAL_RCC_OscConfig+0x46a>
 8001424:	e02f      	b.n	8001486 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001426:	4b1c      	ldr	r3, [pc, #112]	; (8001498 <HAL_RCC_OscConfig+0x4fc>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142c:	f7ff fa5a 	bl	80008e4 <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001434:	f7ff fa56 	bl	80008e4 <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b02      	cmp	r3, #2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e020      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001446:	4b12      	ldr	r3, [pc, #72]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_OscConfig+0x498>
 8001452:	e018      	b.n	8001486 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	69db      	ldr	r3, [r3, #28]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d101      	bne.n	8001460 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e013      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001460:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <HAL_RCC_OscConfig+0x4f4>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	429a      	cmp	r2, r3
 8001472:	d106      	bne.n	8001482 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800147e:	429a      	cmp	r2, r3
 8001480:	d001      	beq.n	8001486 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e000      	b.n	8001488 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40021000 	.word	0x40021000
 8001494:	40007000 	.word	0x40007000
 8001498:	42420060 	.word	0x42420060

0800149c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d101      	bne.n	80014b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e0d0      	b.n	8001652 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014b0:	4b6a      	ldr	r3, [pc, #424]	; (800165c <HAL_RCC_ClockConfig+0x1c0>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0307 	and.w	r3, r3, #7
 80014b8:	683a      	ldr	r2, [r7, #0]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d910      	bls.n	80014e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014be:	4b67      	ldr	r3, [pc, #412]	; (800165c <HAL_RCC_ClockConfig+0x1c0>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f023 0207 	bic.w	r2, r3, #7
 80014c6:	4965      	ldr	r1, [pc, #404]	; (800165c <HAL_RCC_ClockConfig+0x1c0>)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ce:	4b63      	ldr	r3, [pc, #396]	; (800165c <HAL_RCC_ClockConfig+0x1c0>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	429a      	cmp	r2, r3
 80014da:	d001      	beq.n	80014e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e0b8      	b.n	8001652 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0302 	and.w	r3, r3, #2
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d020      	beq.n	800152e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0304 	and.w	r3, r3, #4
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d005      	beq.n	8001504 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014f8:	4b59      	ldr	r3, [pc, #356]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	4a58      	ldr	r2, [pc, #352]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 80014fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001502:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 0308 	and.w	r3, r3, #8
 800150c:	2b00      	cmp	r3, #0
 800150e:	d005      	beq.n	800151c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001510:	4b53      	ldr	r3, [pc, #332]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	4a52      	ldr	r2, [pc, #328]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 8001516:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800151a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800151c:	4b50      	ldr	r3, [pc, #320]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	494d      	ldr	r1, [pc, #308]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 800152a:	4313      	orrs	r3, r2
 800152c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	2b00      	cmp	r3, #0
 8001538:	d040      	beq.n	80015bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d107      	bne.n	8001552 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001542:	4b47      	ldr	r3, [pc, #284]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d115      	bne.n	800157a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e07f      	b.n	8001652 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	2b02      	cmp	r3, #2
 8001558:	d107      	bne.n	800156a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800155a:	4b41      	ldr	r3, [pc, #260]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d109      	bne.n	800157a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e073      	b.n	8001652 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800156a:	4b3d      	ldr	r3, [pc, #244]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	2b00      	cmp	r3, #0
 8001574:	d101      	bne.n	800157a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e06b      	b.n	8001652 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800157a:	4b39      	ldr	r3, [pc, #228]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f023 0203 	bic.w	r2, r3, #3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	4936      	ldr	r1, [pc, #216]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 8001588:	4313      	orrs	r3, r2
 800158a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800158c:	f7ff f9aa 	bl	80008e4 <HAL_GetTick>
 8001590:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001592:	e00a      	b.n	80015aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001594:	f7ff f9a6 	bl	80008e4 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e053      	b.n	8001652 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015aa:	4b2d      	ldr	r3, [pc, #180]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f003 020c 	and.w	r2, r3, #12
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d1eb      	bne.n	8001594 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015bc:	4b27      	ldr	r3, [pc, #156]	; (800165c <HAL_RCC_ClockConfig+0x1c0>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0307 	and.w	r3, r3, #7
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d210      	bcs.n	80015ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ca:	4b24      	ldr	r3, [pc, #144]	; (800165c <HAL_RCC_ClockConfig+0x1c0>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f023 0207 	bic.w	r2, r3, #7
 80015d2:	4922      	ldr	r1, [pc, #136]	; (800165c <HAL_RCC_ClockConfig+0x1c0>)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015da:	4b20      	ldr	r3, [pc, #128]	; (800165c <HAL_RCC_ClockConfig+0x1c0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0307 	and.w	r3, r3, #7
 80015e2:	683a      	ldr	r2, [r7, #0]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d001      	beq.n	80015ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e032      	b.n	8001652 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0304 	and.w	r3, r3, #4
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d008      	beq.n	800160a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015f8:	4b19      	ldr	r3, [pc, #100]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	4916      	ldr	r1, [pc, #88]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 8001606:	4313      	orrs	r3, r2
 8001608:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0308 	and.w	r3, r3, #8
 8001612:	2b00      	cmp	r3, #0
 8001614:	d009      	beq.n	800162a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001616:	4b12      	ldr	r3, [pc, #72]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	490e      	ldr	r1, [pc, #56]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 8001626:	4313      	orrs	r3, r2
 8001628:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800162a:	f000 f821 	bl	8001670 <HAL_RCC_GetSysClockFreq>
 800162e:	4601      	mov	r1, r0
 8001630:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_RCC_ClockConfig+0x1c4>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	091b      	lsrs	r3, r3, #4
 8001636:	f003 030f 	and.w	r3, r3, #15
 800163a:	4a0a      	ldr	r2, [pc, #40]	; (8001664 <HAL_RCC_ClockConfig+0x1c8>)
 800163c:	5cd3      	ldrb	r3, [r2, r3]
 800163e:	fa21 f303 	lsr.w	r3, r1, r3
 8001642:	4a09      	ldr	r2, [pc, #36]	; (8001668 <HAL_RCC_ClockConfig+0x1cc>)
 8001644:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001646:	4b09      	ldr	r3, [pc, #36]	; (800166c <HAL_RCC_ClockConfig+0x1d0>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4618      	mov	r0, r3
 800164c:	f7fe ffc8 	bl	80005e0 <HAL_InitTick>

  return HAL_OK;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40022000 	.word	0x40022000
 8001660:	40021000 	.word	0x40021000
 8001664:	080054e0 	.word	0x080054e0
 8001668:	20000000 	.word	0x20000000
 800166c:	20000004 	.word	0x20000004

08001670 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001670:	b490      	push	{r4, r7}
 8001672:	b08a      	sub	sp, #40	; 0x28
 8001674:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001676:	4b2a      	ldr	r3, [pc, #168]	; (8001720 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001678:	1d3c      	adds	r4, r7, #4
 800167a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800167c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001680:	4b28      	ldr	r3, [pc, #160]	; (8001724 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
 800168a:	2300      	movs	r3, #0
 800168c:	61bb      	str	r3, [r7, #24]
 800168e:	2300      	movs	r3, #0
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800169a:	4b23      	ldr	r3, [pc, #140]	; (8001728 <HAL_RCC_GetSysClockFreq+0xb8>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	f003 030c 	and.w	r3, r3, #12
 80016a6:	2b04      	cmp	r3, #4
 80016a8:	d002      	beq.n	80016b0 <HAL_RCC_GetSysClockFreq+0x40>
 80016aa:	2b08      	cmp	r3, #8
 80016ac:	d003      	beq.n	80016b6 <HAL_RCC_GetSysClockFreq+0x46>
 80016ae:	e02d      	b.n	800170c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016b0:	4b1e      	ldr	r3, [pc, #120]	; (800172c <HAL_RCC_GetSysClockFreq+0xbc>)
 80016b2:	623b      	str	r3, [r7, #32]
      break;
 80016b4:	e02d      	b.n	8001712 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	0c9b      	lsrs	r3, r3, #18
 80016ba:	f003 030f 	and.w	r3, r3, #15
 80016be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016c2:	4413      	add	r3, r2
 80016c4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80016c8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d013      	beq.n	80016fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	0c5b      	lsrs	r3, r3, #17
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016e2:	4413      	add	r3, r2
 80016e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80016e8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	4a0f      	ldr	r2, [pc, #60]	; (800172c <HAL_RCC_GetSysClockFreq+0xbc>)
 80016ee:	fb02 f203 	mul.w	r2, r2, r3
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f8:	627b      	str	r3, [r7, #36]	; 0x24
 80016fa:	e004      	b.n	8001706 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	4a0c      	ldr	r2, [pc, #48]	; (8001730 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001700:	fb02 f303 	mul.w	r3, r2, r3
 8001704:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	623b      	str	r3, [r7, #32]
      break;
 800170a:	e002      	b.n	8001712 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800170c:	4b07      	ldr	r3, [pc, #28]	; (800172c <HAL_RCC_GetSysClockFreq+0xbc>)
 800170e:	623b      	str	r3, [r7, #32]
      break;
 8001710:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001712:	6a3b      	ldr	r3, [r7, #32]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3728      	adds	r7, #40	; 0x28
 8001718:	46bd      	mov	sp, r7
 800171a:	bc90      	pop	{r4, r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	080054c4 	.word	0x080054c4
 8001724:	080054d4 	.word	0x080054d4
 8001728:	40021000 	.word	0x40021000
 800172c:	007a1200 	.word	0x007a1200
 8001730:	003d0900 	.word	0x003d0900

08001734 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001738:	4b02      	ldr	r3, [pc, #8]	; (8001744 <HAL_RCC_GetHCLKFreq+0x10>)
 800173a:	681b      	ldr	r3, [r3, #0]
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	20000000 	.word	0x20000000

08001748 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800174c:	f7ff fff2 	bl	8001734 <HAL_RCC_GetHCLKFreq>
 8001750:	4601      	mov	r1, r0
 8001752:	4b05      	ldr	r3, [pc, #20]	; (8001768 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	0a1b      	lsrs	r3, r3, #8
 8001758:	f003 0307 	and.w	r3, r3, #7
 800175c:	4a03      	ldr	r2, [pc, #12]	; (800176c <HAL_RCC_GetPCLK1Freq+0x24>)
 800175e:	5cd3      	ldrb	r3, [r2, r3]
 8001760:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001764:	4618      	mov	r0, r3
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40021000 	.word	0x40021000
 800176c:	080054f0 	.word	0x080054f0

08001770 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001774:	f7ff ffde 	bl	8001734 <HAL_RCC_GetHCLKFreq>
 8001778:	4601      	mov	r1, r0
 800177a:	4b05      	ldr	r3, [pc, #20]	; (8001790 <HAL_RCC_GetPCLK2Freq+0x20>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	0adb      	lsrs	r3, r3, #11
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	4a03      	ldr	r2, [pc, #12]	; (8001794 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001786:	5cd3      	ldrb	r3, [r2, r3]
 8001788:	fa21 f303 	lsr.w	r3, r1, r3
}
 800178c:	4618      	mov	r0, r3
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40021000 	.word	0x40021000
 8001794:	080054f0 	.word	0x080054f0

08001798 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	220f      	movs	r2, #15
 80017a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80017a8:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <HAL_RCC_GetClockConfig+0x58>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 0203 	and.w	r2, r3, #3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80017b4:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <HAL_RCC_GetClockConfig+0x58>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80017c0:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <HAL_RCC_GetClockConfig+0x58>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <HAL_RCC_GetClockConfig+0x58>)
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	08db      	lsrs	r3, r3, #3
 80017d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <HAL_RCC_GetClockConfig+0x5c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0207 	and.w	r2, r3, #7
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr
 80017f0:	40021000 	.word	0x40021000
 80017f4:	40022000 	.word	0x40022000

080017f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001800:	4b0a      	ldr	r3, [pc, #40]	; (800182c <RCC_Delay+0x34>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <RCC_Delay+0x38>)
 8001806:	fba2 2303 	umull	r2, r3, r2, r3
 800180a:	0a5b      	lsrs	r3, r3, #9
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	fb02 f303 	mul.w	r3, r2, r3
 8001812:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001814:	bf00      	nop
  }
  while (Delay --);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	1e5a      	subs	r2, r3, #1
 800181a:	60fa      	str	r2, [r7, #12]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1f9      	bne.n	8001814 <RCC_Delay+0x1c>
}
 8001820:	bf00      	nop
 8001822:	3714      	adds	r7, #20
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	20000000 	.word	0x20000000
 8001830:	10624dd3 	.word	0x10624dd3

08001834 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d101      	bne.n	8001846 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e041      	b.n	80018ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d106      	bne.n	8001860 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f000 f839 	bl	80018d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2202      	movs	r2, #2
 8001864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3304      	adds	r3, #4
 8001870:	4619      	mov	r1, r3
 8001872:	4610      	mov	r0, r2
 8001874:	f000 f9c2 	bl	8001bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2201      	movs	r2, #1
 800187c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2201      	movs	r2, #1
 8001884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2201      	movs	r2, #1
 800188c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d001      	beq.n	80018fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e044      	b.n	8001986 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2202      	movs	r2, #2
 8001900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	68da      	ldr	r2, [r3, #12]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 0201 	orr.w	r2, r2, #1
 8001912:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a1d      	ldr	r2, [pc, #116]	; (8001990 <HAL_TIM_Base_Start_IT+0xac>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d018      	beq.n	8001950 <HAL_TIM_Base_Start_IT+0x6c>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a1c      	ldr	r2, [pc, #112]	; (8001994 <HAL_TIM_Base_Start_IT+0xb0>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d013      	beq.n	8001950 <HAL_TIM_Base_Start_IT+0x6c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001930:	d00e      	beq.n	8001950 <HAL_TIM_Base_Start_IT+0x6c>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a18      	ldr	r2, [pc, #96]	; (8001998 <HAL_TIM_Base_Start_IT+0xb4>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d009      	beq.n	8001950 <HAL_TIM_Base_Start_IT+0x6c>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a16      	ldr	r2, [pc, #88]	; (800199c <HAL_TIM_Base_Start_IT+0xb8>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d004      	beq.n	8001950 <HAL_TIM_Base_Start_IT+0x6c>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a15      	ldr	r2, [pc, #84]	; (80019a0 <HAL_TIM_Base_Start_IT+0xbc>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d111      	bne.n	8001974 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2b06      	cmp	r3, #6
 8001960:	d010      	beq.n	8001984 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f042 0201 	orr.w	r2, r2, #1
 8001970:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001972:	e007      	b.n	8001984 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f042 0201 	orr.w	r2, r2, #1
 8001982:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	40012c00 	.word	0x40012c00
 8001994:	40013400 	.word	0x40013400
 8001998:	40000400 	.word	0x40000400
 800199c:	40000800 	.word	0x40000800
 80019a0:	40000c00 	.word	0x40000c00

080019a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	691b      	ldr	r3, [r3, #16]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d122      	bne.n	8001a00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d11b      	bne.n	8001a00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f06f 0202 	mvn.w	r2, #2
 80019d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2201      	movs	r2, #1
 80019d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	f003 0303 	and.w	r3, r3, #3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f000 f8ed 	bl	8001bc6 <HAL_TIM_IC_CaptureCallback>
 80019ec:	e005      	b.n	80019fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 f8e0 	bl	8001bb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f000 f8ef 	bl	8001bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	691b      	ldr	r3, [r3, #16]
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	2b04      	cmp	r3, #4
 8001a0c:	d122      	bne.n	8001a54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	2b04      	cmp	r3, #4
 8001a1a:	d11b      	bne.n	8001a54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f06f 0204 	mvn.w	r2, #4
 8001a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2202      	movs	r2, #2
 8001a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d003      	beq.n	8001a42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f000 f8c3 	bl	8001bc6 <HAL_TIM_IC_CaptureCallback>
 8001a40:	e005      	b.n	8001a4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f000 f8b6 	bl	8001bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f000 f8c5 	bl	8001bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	f003 0308 	and.w	r3, r3, #8
 8001a5e:	2b08      	cmp	r3, #8
 8001a60:	d122      	bne.n	8001aa8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	f003 0308 	and.w	r3, r3, #8
 8001a6c:	2b08      	cmp	r3, #8
 8001a6e:	d11b      	bne.n	8001aa8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f06f 0208 	mvn.w	r2, #8
 8001a78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2204      	movs	r2, #4
 8001a7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	f003 0303 	and.w	r3, r3, #3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d003      	beq.n	8001a96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f000 f899 	bl	8001bc6 <HAL_TIM_IC_CaptureCallback>
 8001a94:	e005      	b.n	8001aa2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f000 f88c 	bl	8001bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f000 f89b 	bl	8001bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	f003 0310 	and.w	r3, r3, #16
 8001ab2:	2b10      	cmp	r3, #16
 8001ab4:	d122      	bne.n	8001afc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	f003 0310 	and.w	r3, r3, #16
 8001ac0:	2b10      	cmp	r3, #16
 8001ac2:	d11b      	bne.n	8001afc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f06f 0210 	mvn.w	r2, #16
 8001acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2208      	movs	r2, #8
 8001ad2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 f86f 	bl	8001bc6 <HAL_TIM_IC_CaptureCallback>
 8001ae8:	e005      	b.n	8001af6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 f862 	bl	8001bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f000 f871 	bl	8001bd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d10e      	bne.n	8001b28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d107      	bne.n	8001b28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f06f 0201 	mvn.w	r2, #1
 8001b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7fe fd0c 	bl	8000540 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b32:	2b80      	cmp	r3, #128	; 0x80
 8001b34:	d10e      	bne.n	8001b54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b40:	2b80      	cmp	r3, #128	; 0x80
 8001b42:	d107      	bne.n	8001b54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 f8d7 	bl	8001d02 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b5e:	2b40      	cmp	r3, #64	; 0x40
 8001b60:	d10e      	bne.n	8001b80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b6c:	2b40      	cmp	r3, #64	; 0x40
 8001b6e:	d107      	bne.n	8001b80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f000 f835 	bl	8001bea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	f003 0320 	and.w	r3, r3, #32
 8001b8a:	2b20      	cmp	r3, #32
 8001b8c:	d10e      	bne.n	8001bac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	f003 0320 	and.w	r3, r3, #32
 8001b98:	2b20      	cmp	r3, #32
 8001b9a:	d107      	bne.n	8001bac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f06f 0220 	mvn.w	r2, #32
 8001ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 f8a2 	bl	8001cf0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bc80      	pop	{r7}
 8001bc4:	4770      	bx	lr

08001bc6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b083      	sub	sp, #12
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001bce:	bf00      	nop
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr

08001bea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b083      	sub	sp, #12
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a33      	ldr	r2, [pc, #204]	; (8001cdc <TIM_Base_SetConfig+0xe0>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d013      	beq.n	8001c3c <TIM_Base_SetConfig+0x40>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a32      	ldr	r2, [pc, #200]	; (8001ce0 <TIM_Base_SetConfig+0xe4>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d00f      	beq.n	8001c3c <TIM_Base_SetConfig+0x40>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c22:	d00b      	beq.n	8001c3c <TIM_Base_SetConfig+0x40>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a2f      	ldr	r2, [pc, #188]	; (8001ce4 <TIM_Base_SetConfig+0xe8>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d007      	beq.n	8001c3c <TIM_Base_SetConfig+0x40>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a2e      	ldr	r2, [pc, #184]	; (8001ce8 <TIM_Base_SetConfig+0xec>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d003      	beq.n	8001c3c <TIM_Base_SetConfig+0x40>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a2d      	ldr	r2, [pc, #180]	; (8001cec <TIM_Base_SetConfig+0xf0>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d108      	bne.n	8001c4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a22      	ldr	r2, [pc, #136]	; (8001cdc <TIM_Base_SetConfig+0xe0>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d013      	beq.n	8001c7e <TIM_Base_SetConfig+0x82>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a21      	ldr	r2, [pc, #132]	; (8001ce0 <TIM_Base_SetConfig+0xe4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d00f      	beq.n	8001c7e <TIM_Base_SetConfig+0x82>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c64:	d00b      	beq.n	8001c7e <TIM_Base_SetConfig+0x82>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a1e      	ldr	r2, [pc, #120]	; (8001ce4 <TIM_Base_SetConfig+0xe8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d007      	beq.n	8001c7e <TIM_Base_SetConfig+0x82>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a1d      	ldr	r2, [pc, #116]	; (8001ce8 <TIM_Base_SetConfig+0xec>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d003      	beq.n	8001c7e <TIM_Base_SetConfig+0x82>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a1c      	ldr	r2, [pc, #112]	; (8001cec <TIM_Base_SetConfig+0xf0>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d108      	bne.n	8001c90 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	68fa      	ldr	r2, [r7, #12]
 8001ca2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a09      	ldr	r2, [pc, #36]	; (8001cdc <TIM_Base_SetConfig+0xe0>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d003      	beq.n	8001cc4 <TIM_Base_SetConfig+0xc8>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a08      	ldr	r2, [pc, #32]	; (8001ce0 <TIM_Base_SetConfig+0xe4>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d103      	bne.n	8001ccc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	691a      	ldr	r2, [r3, #16]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	615a      	str	r2, [r3, #20]
}
 8001cd2:	bf00      	nop
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	40012c00 	.word	0x40012c00
 8001ce0:	40013400 	.word	0x40013400
 8001ce4:	40000400 	.word	0x40000400
 8001ce8:	40000800 	.word	0x40000800
 8001cec:	40000c00 	.word	0x40000c00

08001cf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr

08001d02 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d02:	b480      	push	{r7}
 8001d04:	b083      	sub	sp, #12
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001d0a:	bf00      	nop
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e03f      	b.n	8001da6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d106      	bne.n	8001d40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7fe fd30 	bl	80007a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2224      	movs	r2, #36	; 0x24
 8001d44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68da      	ldr	r2, [r3, #12]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 fb39 	bl	80023d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	691a      	ldr	r2, [r3, #16]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	695a      	ldr	r2, [r3, #20]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2220      	movs	r2, #32
 8001d98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2220      	movs	r2, #32
 8001da0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b08a      	sub	sp, #40	; 0x28
 8001db2:	af02      	add	r7, sp, #8
 8001db4:	60f8      	str	r0, [r7, #12]
 8001db6:	60b9      	str	r1, [r7, #8]
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b20      	cmp	r3, #32
 8001dcc:	d17c      	bne.n	8001ec8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <HAL_UART_Transmit+0x2c>
 8001dd4:	88fb      	ldrh	r3, [r7, #6]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e075      	b.n	8001eca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d101      	bne.n	8001dec <HAL_UART_Transmit+0x3e>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e06e      	b.n	8001eca <HAL_UART_Transmit+0x11c>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2221      	movs	r2, #33	; 0x21
 8001dfe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001e02:	f7fe fd6f 	bl	80008e4 <HAL_GetTick>
 8001e06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	88fa      	ldrh	r2, [r7, #6]
 8001e0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	88fa      	ldrh	r2, [r7, #6]
 8001e12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e1c:	d108      	bne.n	8001e30 <HAL_UART_Transmit+0x82>
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	691b      	ldr	r3, [r3, #16]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d104      	bne.n	8001e30 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	e003      	b.n	8001e38 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001e40:	e02a      	b.n	8001e98 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2180      	movs	r1, #128	; 0x80
 8001e4c:	68f8      	ldr	r0, [r7, #12]
 8001e4e:	f000 f95c 	bl	800210a <UART_WaitOnFlagUntilTimeout>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e036      	b.n	8001eca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10b      	bne.n	8001e7a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	3302      	adds	r3, #2
 8001e76:	61bb      	str	r3, [r7, #24]
 8001e78:	e007      	b.n	8001e8a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	3301      	adds	r3, #1
 8001e88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	3b01      	subs	r3, #1
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1cf      	bne.n	8001e42 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2140      	movs	r1, #64	; 0x40
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f000 f92c 	bl	800210a <UART_WaitOnFlagUntilTimeout>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e006      	b.n	8001eca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e000      	b.n	8001eca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001ec8:	2302      	movs	r3, #2
  }
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3720      	adds	r7, #32
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
	...

08001ed4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f003 030f 	and.w	r3, r3, #15
 8001f02:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d10d      	bne.n	8001f26 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	f003 0320 	and.w	r3, r3, #32
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d008      	beq.n	8001f26 <HAL_UART_IRQHandler+0x52>
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	f003 0320 	and.w	r3, r3, #32
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f9d5 	bl	80022ce <UART_Receive_IT>
      return;
 8001f24:	e0d1      	b.n	80020ca <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f000 80b0 	beq.w	800208e <HAL_UART_IRQHandler+0x1ba>
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d105      	bne.n	8001f44 <HAL_UART_IRQHandler+0x70>
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f000 80a5 	beq.w	800208e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00a      	beq.n	8001f64 <HAL_UART_IRQHandler+0x90>
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d005      	beq.n	8001f64 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f5c:	f043 0201 	orr.w	r2, r3, #1
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	f003 0304 	and.w	r3, r3, #4
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00a      	beq.n	8001f84 <HAL_UART_IRQHandler+0xb0>
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	f003 0301 	and.w	r3, r3, #1
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f7c:	f043 0202 	orr.w	r2, r3, #2
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00a      	beq.n	8001fa4 <HAL_UART_IRQHandler+0xd0>
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f9c:	f043 0204 	orr.w	r2, r3, #4
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f003 0308 	and.w	r3, r3, #8
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00f      	beq.n	8001fce <HAL_UART_IRQHandler+0xfa>
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	f003 0320 	and.w	r3, r3, #32
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d104      	bne.n	8001fc2 <HAL_UART_IRQHandler+0xee>
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d005      	beq.n	8001fce <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc6:	f043 0208 	orr.w	r2, r3, #8
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d078      	beq.n	80020c8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	f003 0320 	and.w	r3, r3, #32
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d007      	beq.n	8001ff0 <HAL_UART_IRQHandler+0x11c>
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	f003 0320 	and.w	r3, r3, #32
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d002      	beq.n	8001ff0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 f96f 	bl	80022ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	bf14      	ite	ne
 8001ffe:	2301      	movne	r3, #1
 8002000:	2300      	moveq	r3, #0
 8002002:	b2db      	uxtb	r3, r3
 8002004:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800200a:	f003 0308 	and.w	r3, r3, #8
 800200e:	2b00      	cmp	r3, #0
 8002010:	d102      	bne.n	8002018 <HAL_UART_IRQHandler+0x144>
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d031      	beq.n	800207c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f8c0 	bl	800219e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	695b      	ldr	r3, [r3, #20]
 8002024:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002028:	2b00      	cmp	r3, #0
 800202a:	d023      	beq.n	8002074 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	695a      	ldr	r2, [r3, #20]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800203a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002040:	2b00      	cmp	r3, #0
 8002042:	d013      	beq.n	800206c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002048:	4a21      	ldr	r2, [pc, #132]	; (80020d0 <HAL_UART_IRQHandler+0x1fc>)
 800204a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe fd31 	bl	8000ab8 <HAL_DMA_Abort_IT>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d016      	beq.n	800208a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002066:	4610      	mov	r0, r2
 8002068:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800206a:	e00e      	b.n	800208a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f000 f843 	bl	80020f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002072:	e00a      	b.n	800208a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f000 f83f 	bl	80020f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800207a:	e006      	b.n	800208a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f000 f83b 	bl	80020f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002088:	e01e      	b.n	80020c8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800208a:	bf00      	nop
    return;
 800208c:	e01c      	b.n	80020c8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <HAL_UART_IRQHandler+0x1d6>
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d003      	beq.n	80020aa <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f000 f8ac 	bl	8002200 <UART_Transmit_IT>
    return;
 80020a8:	e00f      	b.n	80020ca <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00a      	beq.n	80020ca <HAL_UART_IRQHandler+0x1f6>
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d005      	beq.n	80020ca <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f8ed 	bl	800229e <UART_EndTransmit_IT>
    return;
 80020c4:	bf00      	nop
 80020c6:	e000      	b.n	80020ca <HAL_UART_IRQHandler+0x1f6>
    return;
 80020c8:	bf00      	nop
  }
}
 80020ca:	3720      	adds	r7, #32
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	080021d9 	.word	0x080021d9

080020d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr

080020e6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr

080020f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	bc80      	pop	{r7}
 8002108:	4770      	bx	lr

0800210a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	60f8      	str	r0, [r7, #12]
 8002112:	60b9      	str	r1, [r7, #8]
 8002114:	603b      	str	r3, [r7, #0]
 8002116:	4613      	mov	r3, r2
 8002118:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800211a:	e02c      	b.n	8002176 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002122:	d028      	beq.n	8002176 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d007      	beq.n	800213a <UART_WaitOnFlagUntilTimeout+0x30>
 800212a:	f7fe fbdb 	bl	80008e4 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	429a      	cmp	r2, r3
 8002138:	d21d      	bcs.n	8002176 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002148:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	695a      	ldr	r2, [r3, #20]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 0201 	bic.w	r2, r2, #1
 8002158:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2220      	movs	r2, #32
 800215e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2220      	movs	r2, #32
 8002166:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e00f      	b.n	8002196 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	4013      	ands	r3, r2
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	429a      	cmp	r2, r3
 8002184:	bf0c      	ite	eq
 8002186:	2301      	moveq	r3, #1
 8002188:	2300      	movne	r3, #0
 800218a:	b2db      	uxtb	r3, r3
 800218c:	461a      	mov	r2, r3
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	429a      	cmp	r2, r3
 8002192:	d0c3      	beq.n	800211c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80021b4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	695a      	ldr	r2, [r3, #20]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f022 0201 	bic.w	r2, r2, #1
 80021c4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2220      	movs	r2, #32
 80021ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80021ce:	bf00      	nop
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr

080021d8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2200      	movs	r2, #0
 80021f0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f7ff ff80 	bl	80020f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80021f8:	bf00      	nop
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b21      	cmp	r3, #33	; 0x21
 8002212:	d13e      	bne.n	8002292 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800221c:	d114      	bne.n	8002248 <UART_Transmit_IT+0x48>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d110      	bne.n	8002248 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	461a      	mov	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800223a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	1c9a      	adds	r2, r3, #2
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	621a      	str	r2, [r3, #32]
 8002246:	e008      	b.n	800225a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	1c59      	adds	r1, r3, #1
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	6211      	str	r1, [r2, #32]
 8002252:	781a      	ldrb	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800225e:	b29b      	uxth	r3, r3
 8002260:	3b01      	subs	r3, #1
 8002262:	b29b      	uxth	r3, r3
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	4619      	mov	r1, r3
 8002268:	84d1      	strh	r1, [r2, #38]	; 0x26
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10f      	bne.n	800228e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68da      	ldr	r2, [r3, #12]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800227c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800228c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800228e:	2300      	movs	r3, #0
 8002290:	e000      	b.n	8002294 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002292:	2302      	movs	r3, #2
  }
}
 8002294:	4618      	mov	r0, r3
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr

0800229e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	68da      	ldr	r2, [r3, #12]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2220      	movs	r2, #32
 80022ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff ff08 	bl	80020d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b084      	sub	sp, #16
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b22      	cmp	r3, #34	; 0x22
 80022e0:	d170      	bne.n	80023c4 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022ea:	d117      	bne.n	800231c <UART_Receive_IT+0x4e>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d113      	bne.n	800231c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fc:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	b29b      	uxth	r3, r3
 8002306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800230a:	b29a      	uxth	r2, r3
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002314:	1c9a      	adds	r2, r3, #2
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	629a      	str	r2, [r3, #40]	; 0x28
 800231a:	e026      	b.n	800236a <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002320:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8002322:	2300      	movs	r3, #0
 8002324:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800232e:	d007      	beq.n	8002340 <UART_Receive_IT+0x72>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d10a      	bne.n	800234e <UART_Receive_IT+0x80>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d106      	bne.n	800234e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	b2da      	uxtb	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	701a      	strb	r2, [r3, #0]
 800234c:	e008      	b.n	8002360 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800235a:	b2da      	uxtb	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800236e:	b29b      	uxth	r3, r3
 8002370:	3b01      	subs	r3, #1
 8002372:	b29b      	uxth	r3, r3
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	4619      	mov	r1, r3
 8002378:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800237a:	2b00      	cmp	r3, #0
 800237c:	d120      	bne.n	80023c0 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68da      	ldr	r2, [r3, #12]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0220 	bic.w	r2, r2, #32
 800238c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800239c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	695a      	ldr	r2, [r3, #20]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0201 	bic.w	r2, r2, #1
 80023ac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2220      	movs	r2, #32
 80023b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7ff fe95 	bl	80020e6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80023bc:	2300      	movs	r3, #0
 80023be:	e002      	b.n	80023c6 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80023c0:	2300      	movs	r3, #0
 80023c2:	e000      	b.n	80023c6 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80023c4:	2302      	movs	r3, #2
  }
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
	...

080023d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	68da      	ldr	r2, [r3, #12]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689a      	ldr	r2, [r3, #8]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	431a      	orrs	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	695b      	ldr	r3, [r3, #20]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800240a:	f023 030c 	bic.w	r3, r3, #12
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	68b9      	ldr	r1, [r7, #8]
 8002414:	430b      	orrs	r3, r1
 8002416:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	699a      	ldr	r2, [r3, #24]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a2c      	ldr	r2, [pc, #176]	; (80024e4 <UART_SetConfig+0x114>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d103      	bne.n	8002440 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002438:	f7ff f99a 	bl	8001770 <HAL_RCC_GetPCLK2Freq>
 800243c:	60f8      	str	r0, [r7, #12]
 800243e:	e002      	b.n	8002446 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002440:	f7ff f982 	bl	8001748 <HAL_RCC_GetPCLK1Freq>
 8002444:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	4613      	mov	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4413      	add	r3, r2
 800244e:	009a      	lsls	r2, r3, #2
 8002450:	441a      	add	r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	fbb2 f3f3 	udiv	r3, r2, r3
 800245c:	4a22      	ldr	r2, [pc, #136]	; (80024e8 <UART_SetConfig+0x118>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	0119      	lsls	r1, r3, #4
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	4613      	mov	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	4413      	add	r3, r2
 800246e:	009a      	lsls	r2, r3, #2
 8002470:	441a      	add	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	fbb2 f2f3 	udiv	r2, r2, r3
 800247c:	4b1a      	ldr	r3, [pc, #104]	; (80024e8 <UART_SetConfig+0x118>)
 800247e:	fba3 0302 	umull	r0, r3, r3, r2
 8002482:	095b      	lsrs	r3, r3, #5
 8002484:	2064      	movs	r0, #100	; 0x64
 8002486:	fb00 f303 	mul.w	r3, r0, r3
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	3332      	adds	r3, #50	; 0x32
 8002490:	4a15      	ldr	r2, [pc, #84]	; (80024e8 <UART_SetConfig+0x118>)
 8002492:	fba2 2303 	umull	r2, r3, r2, r3
 8002496:	095b      	lsrs	r3, r3, #5
 8002498:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800249c:	4419      	add	r1, r3
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	4613      	mov	r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	4413      	add	r3, r2
 80024a6:	009a      	lsls	r2, r3, #2
 80024a8:	441a      	add	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80024b4:	4b0c      	ldr	r3, [pc, #48]	; (80024e8 <UART_SetConfig+0x118>)
 80024b6:	fba3 0302 	umull	r0, r3, r3, r2
 80024ba:	095b      	lsrs	r3, r3, #5
 80024bc:	2064      	movs	r0, #100	; 0x64
 80024be:	fb00 f303 	mul.w	r3, r0, r3
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	011b      	lsls	r3, r3, #4
 80024c6:	3332      	adds	r3, #50	; 0x32
 80024c8:	4a07      	ldr	r2, [pc, #28]	; (80024e8 <UART_SetConfig+0x118>)
 80024ca:	fba2 2303 	umull	r2, r3, r2, r3
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	f003 020f 	and.w	r2, r3, #15
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	440a      	add	r2, r1
 80024da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80024dc:	bf00      	nop
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40013800 	.word	0x40013800
 80024e8:	51eb851f 	.word	0x51eb851f

080024ec <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80024fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80024fe:	2b84      	cmp	r3, #132	; 0x84
 8002500:	d005      	beq.n	800250e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002502:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	4413      	add	r3, r2
 800250a:	3303      	adds	r3, #3
 800250c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800250e:	68fb      	ldr	r3, [r7, #12]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr

0800251a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800251a:	b480      	push	{r7}
 800251c:	b083      	sub	sp, #12
 800251e:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002520:	f3ef 8305 	mrs	r3, IPSR
 8002524:	607b      	str	r3, [r7, #4]
  return(result);
 8002526:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8002528:	2b00      	cmp	r3, #0
 800252a:	bf14      	ite	ne
 800252c:	2301      	movne	r3, #1
 800252e:	2300      	moveq	r3, #0
 8002530:	b2db      	uxtb	r3, r3
}
 8002532:	4618      	mov	r0, r3
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr

0800253c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002540:	f001 fa56 	bl	80039f0 <vTaskStartScheduler>
  
  return osOK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	bd80      	pop	{r7, pc}

0800254a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800254a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800254c:	b089      	sub	sp, #36	; 0x24
 800254e:	af04      	add	r7, sp, #16
 8002550:	6078      	str	r0, [r7, #4]
 8002552:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d020      	beq.n	800259e <osThreadCreate+0x54>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d01c      	beq.n	800259e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685c      	ldr	r4, [r3, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681d      	ldr	r5, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	691e      	ldr	r6, [r3, #16]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff ffb8 	bl	80024ec <makeFreeRtosPriority>
 800257c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002586:	9202      	str	r2, [sp, #8]
 8002588:	9301      	str	r3, [sp, #4]
 800258a:	9100      	str	r1, [sp, #0]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	4632      	mov	r2, r6
 8002590:	4629      	mov	r1, r5
 8002592:	4620      	mov	r0, r4
 8002594:	f001 f871 	bl	800367a <xTaskCreateStatic>
 8002598:	4603      	mov	r3, r0
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	e01c      	b.n	80025d8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685c      	ldr	r4, [r3, #4]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80025aa:	b29e      	uxth	r6, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff ff9a 	bl	80024ec <makeFreeRtosPriority>
 80025b8:	4602      	mov	r2, r0
 80025ba:	f107 030c 	add.w	r3, r7, #12
 80025be:	9301      	str	r3, [sp, #4]
 80025c0:	9200      	str	r2, [sp, #0]
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	4632      	mov	r2, r6
 80025c6:	4629      	mov	r1, r5
 80025c8:	4620      	mov	r0, r4
 80025ca:	f001 f8af 	bl	800372c <xTaskCreate>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d001      	beq.n	80025d8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	e000      	b.n	80025da <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80025d8:	68fb      	ldr	r3, [r7, #12]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3714      	adds	r7, #20
 80025de:	46bd      	mov	sp, r7
 80025e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b084      	sub	sp, #16
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <osDelay+0x16>
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	e000      	b.n	80025fa <osDelay+0x18>
 80025f8:	2301      	movs	r3, #1
 80025fa:	4618      	mov	r0, r3
 80025fc:	f001 f9c4 	bl	8003988 <vTaskDelay>
  
  return osOK;
 8002600:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002602:	4618      	mov	r0, r3
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b086      	sub	sp, #24
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	3303      	adds	r3, #3
 8002618:	f023 0303 	bic.w	r3, r3, #3
 800261c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800261e:	2014      	movs	r0, #20
 8002620:	f002 f8c8 	bl	80047b4 <pvPortMalloc>
 8002624:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d046      	beq.n	80026ba <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	2200      	movs	r2, #0
 800263e:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4618      	mov	r0, r3
 8002646:	f002 f8b5 	bl	80047b4 <pvPortMalloc>
 800264a:	4602      	mov	r2, r0
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d02b      	beq.n	80026b0 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	fb02 f303 	mul.w	r3, r2, r3
 8002662:	4618      	mov	r0, r3
 8002664:	f002 f8a6 	bl	80047b4 <pvPortMalloc>
 8002668:	4602      	mov	r2, r0
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d011      	beq.n	800269a <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8002676:	2300      	movs	r3, #0
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	e008      	b.n	800268e <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4413      	add	r3, r2
 8002684:	2200      	movs	r2, #0
 8002686:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	3301      	adds	r3, #1
 800268c:	613b      	str	r3, [r7, #16]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	429a      	cmp	r2, r3
 8002696:	d3f1      	bcc.n	800267c <osPoolCreate+0x72>
 8002698:	e00f      	b.n	80026ba <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	4618      	mov	r0, r3
 80026a0:	f002 f94a 	bl	8004938 <vPortFree>
        vPortFree(thePool);
 80026a4:	6978      	ldr	r0, [r7, #20]
 80026a6:	f002 f947 	bl	8004938 <vPortFree>
        thePool = NULL;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	e004      	b.n	80026ba <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 80026b0:	6978      	ldr	r0, [r7, #20]
 80026b2:	f002 f941 	bl	8004938 <vPortFree>
      thePool = NULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 80026ba:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3718      	adds	r7, #24
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08a      	sub	sp, #40	; 0x28
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 80026cc:	2300      	movs	r3, #0
 80026ce:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 80026d4:	f7ff ff21 	bl	800251a <inHandlerMode>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00e      	beq.n	80026fc <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80026de:	f3ef 8211 	mrs	r2, BASEPRI
 80026e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e6:	f383 8811 	msr	BASEPRI, r3
 80026ea:	f3bf 8f6f 	isb	sy
 80026ee:	f3bf 8f4f 	dsb	sy
 80026f2:	617a      	str	r2, [r7, #20]
 80026f4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80026f6:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80026f8:	627b      	str	r3, [r7, #36]	; 0x24
 80026fa:	e001      	b.n	8002700 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 80026fc:	f001 ff64 	bl	80045c8 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8002700:	2300      	movs	r3, #0
 8002702:	61fb      	str	r3, [r7, #28]
 8002704:	e029      	b.n	800275a <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	691a      	ldr	r2, [r3, #16]
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	4413      	add	r3, r2
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6892      	ldr	r2, [r2, #8]
 8002712:	fbb3 f1f2 	udiv	r1, r3, r2
 8002716:	fb02 f201 	mul.w	r2, r2, r1
 800271a:	1a9b      	subs	r3, r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	4413      	add	r3, r2
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d113      	bne.n	8002754 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	4413      	add	r3, r2
 8002734:	2201      	movs	r2, #1
 8002736:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4619      	mov	r1, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	fb02 f303 	mul.w	r3, r2, r3
 8002748:	440b      	add	r3, r1
 800274a:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	611a      	str	r2, [r3, #16]
      break;
 8002752:	e007      	b.n	8002764 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	3301      	adds	r3, #1
 8002758:	61fb      	str	r3, [r7, #28]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	69fa      	ldr	r2, [r7, #28]
 8002760:	429a      	cmp	r2, r3
 8002762:	d3d0      	bcc.n	8002706 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8002764:	f7ff fed9 	bl	800251a <inHandlerMode>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800276e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002770:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f383 8811 	msr	BASEPRI, r3
 8002778:	e001      	b.n	800277e <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 800277a:	f001 ff53 	bl	8004624 <vPortExitCritical>
  }
  
  return p;
 800277e:	6a3b      	ldr	r3, [r7, #32]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3728      	adds	r7, #40	; 0x28
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <osPoolFree+0x14>
    return osErrorParameter;
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	e030      	b.n	80027fe <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d101      	bne.n	80027a6 <osPoolFree+0x1e>
    return osErrorParameter;
 80027a2:	2380      	movs	r3, #128	; 0x80
 80027a4:	e02b      	b.n	80027fe <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d201      	bcs.n	80027b4 <osPoolFree+0x2c>
    return osErrorParameter;
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	e024      	b.n	80027fe <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	1a9b      	subs	r3, r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80027c8:	fb02 f201 	mul.w	r2, r2, r1
 80027cc:	1a9b      	subs	r3, r3, r2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <osPoolFree+0x4e>
    return osErrorParameter;
 80027d2:	2380      	movs	r3, #128	; 0x80
 80027d4:	e013      	b.n	80027fe <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e0:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d301      	bcc.n	80027f0 <osPoolFree+0x68>
    return osErrorParameter;
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	e006      	b.n	80027fe <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4413      	add	r3, r2
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3714      	adds	r7, #20
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8002808:	b590      	push	{r4, r7, lr}
 800280a:	b085      	sub	sp, #20
 800280c:	af02      	add	r7, sp, #8
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d012      	beq.n	8002840 <osMessageCreate+0x38>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00e      	beq.n	8002840 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6818      	ldr	r0, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6859      	ldr	r1, [r3, #4]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68dc      	ldr	r4, [r3, #12]
 8002832:	2300      	movs	r3, #0
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	4623      	mov	r3, r4
 8002838:	f000 fa5a 	bl	8002cf0 <xQueueGenericCreateStatic>
 800283c:	4603      	mov	r3, r0
 800283e:	e008      	b.n	8002852 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	4619      	mov	r1, r3
 800284c:	f000 fac2 	bl	8002dd4 <xQueueGenericCreate>
 8002850:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8002852:	4618      	mov	r0, r3
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	bd90      	pop	{r4, r7, pc}

0800285a <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800285a:	b590      	push	{r4, r7, lr}
 800285c:	b087      	sub	sp, #28
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
 8002862:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	613b      	str	r3, [r7, #16]
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689c      	ldr	r4, [r3, #8]
 8002878:	200c      	movs	r0, #12
 800287a:	f001 ff9b 	bl	80047b4 <pvPortMalloc>
 800287e:	4603      	mov	r3, r0
 8002880:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d101      	bne.n	8002890 <osMailCreate+0x36>
    return NULL;
 800288c:	2300      	movs	r3, #0
 800288e:	e038      	b.n	8002902 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6818      	ldr	r0, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	681c      	ldr	r4, [r3, #0]
 80028a4:	2200      	movs	r2, #0
 80028a6:	2104      	movs	r1, #4
 80028a8:	f000 fa94 	bl	8002dd4 <xQueueGenericCreate>
 80028ac:	4603      	mov	r3, r0
 80028ae:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d107      	bne.n	80028cc <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f002 f838 	bl	8004938 <vPortFree>
    return NULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	e01a      	b.n	8002902 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	681c      	ldr	r4, [r3, #0]
 80028d2:	f107 030c 	add.w	r3, r7, #12
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff fe97 	bl	800260a <osPoolCreate>
 80028dc:	4603      	mov	r3, r0
 80028de:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d107      	bne.n	80028fc <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f002 f820 	bl	8004938 <vPortFree>
    return NULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	e002      	b.n	8002902 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8002902:	4618      	mov	r0, r3
 8002904:	371c      	adds	r7, #28
 8002906:	46bd      	mov	sp, r7
 8002908:	bd90      	pop	{r4, r7, pc}

0800290a <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <osMailAlloc+0x14>
    return NULL;
 800291a:	2300      	movs	r3, #0
 800291c:	e006      	b.n	800292c <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff fece 	bl	80026c4 <osPoolAlloc>
 8002928:	60f8      	str	r0, [r7, #12]
  
  return p;
 800292a:	68fb      	ldr	r3, [r7, #12]
}
 800292c:	4618      	mov	r0, r3
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d101      	bne.n	8002948 <osMailPut+0x14>
    return osErrorParameter;
 8002944:	2380      	movs	r3, #128	; 0x80
 8002946:	e02c      	b.n	80029a2 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8002948:	2300      	movs	r3, #0
 800294a:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 800294c:	f7ff fde5 	bl	800251a <inHandlerMode>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d018      	beq.n	8002988 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6858      	ldr	r0, [r3, #4]
 800295a:	f107 020c 	add.w	r2, r7, #12
 800295e:	4639      	mov	r1, r7
 8002960:	2300      	movs	r3, #0
 8002962:	f000 fb8d 	bl	8003080 <xQueueGenericSendFromISR>
 8002966:	4603      	mov	r3, r0
 8002968:	2b01      	cmp	r3, #1
 800296a:	d001      	beq.n	8002970 <osMailPut+0x3c>
      return osErrorOS;
 800296c:	23ff      	movs	r3, #255	; 0xff
 800296e:	e018      	b.n	80029a2 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d014      	beq.n	80029a0 <osMailPut+0x6c>
 8002976:	4b0d      	ldr	r3, [pc, #52]	; (80029ac <osMailPut+0x78>)
 8002978:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	f3bf 8f4f 	dsb	sy
 8002982:	f3bf 8f6f 	isb	sy
 8002986:	e00b      	b.n	80029a0 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6858      	ldr	r0, [r3, #4]
 800298c:	4639      	mov	r1, r7
 800298e:	2300      	movs	r3, #0
 8002990:	2200      	movs	r2, #0
 8002992:	f000 fa7b 	bl	8002e8c <xQueueGenericSend>
 8002996:	4603      	mov	r3, r0
 8002998:	2b01      	cmp	r3, #1
 800299a:	d001      	beq.n	80029a0 <osMailPut+0x6c>
      return osErrorOS;
 800299c:	23ff      	movs	r3, #255	; 0xff
 800299e:	e000      	b.n	80029a2 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	e000ed04 	.word	0xe000ed04

080029b0 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 80029b0:	b590      	push	{r4, r7, lr}
 80029b2:	b08b      	sub	sp, #44	; 0x2c
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10a      	bne.n	80029dc <osMailGet+0x2c>
    event.status = osErrorParameter;
 80029c6:	2380      	movs	r3, #128	; 0x80
 80029c8:	617b      	str	r3, [r7, #20]
    return event;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	461c      	mov	r4, r3
 80029ce:	f107 0314 	add.w	r3, r7, #20
 80029d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80029d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80029da:	e056      	b.n	8002a8a <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80029dc:	2300      	movs	r3, #0
 80029de:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80029e0:	2300      	movs	r3, #0
 80029e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ea:	d103      	bne.n	80029f4 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 80029ec:	f04f 33ff 	mov.w	r3, #4294967295
 80029f0:	627b      	str	r3, [r7, #36]	; 0x24
 80029f2:	e009      	b.n	8002a08 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d006      	beq.n	8002a08 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d101      	bne.n	8002a08 <osMailGet+0x58>
      ticks = 1;
 8002a04:	2301      	movs	r3, #1
 8002a06:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8002a08:	f7ff fd87 	bl	800251a <inHandlerMode>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d01d      	beq.n	8002a4e <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	6858      	ldr	r0, [r3, #4]
 8002a16:	f107 0220 	add.w	r2, r7, #32
 8002a1a:	f107 0314 	add.w	r3, r7, #20
 8002a1e:	3304      	adds	r3, #4
 8002a20:	4619      	mov	r1, r3
 8002a22:	f000 fc9d 	bl	8003360 <xQueueReceiveFromISR>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d102      	bne.n	8002a32 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8002a2c:	2320      	movs	r3, #32
 8002a2e:	617b      	str	r3, [r7, #20]
 8002a30:	e001      	b.n	8002a36 <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002a36:	6a3b      	ldr	r3, [r7, #32]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01e      	beq.n	8002a7a <osMailGet+0xca>
 8002a3c:	4b15      	ldr	r3, [pc, #84]	; (8002a94 <osMailGet+0xe4>)
 8002a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	f3bf 8f4f 	dsb	sy
 8002a48:	f3bf 8f6f 	isb	sy
 8002a4c:	e015      	b.n	8002a7a <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	6858      	ldr	r0, [r3, #4]
 8002a52:	f107 0314 	add.w	r3, r7, #20
 8002a56:	3304      	adds	r3, #4
 8002a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	f000 fba4 	bl	80031a8 <xQueueReceive>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d102      	bne.n	8002a6c <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8002a66:	2320      	movs	r3, #32
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	e006      	b.n	8002a7a <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8002a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <osMailGet+0xc6>
 8002a72:	2300      	movs	r3, #0
 8002a74:	e000      	b.n	8002a78 <osMailGet+0xc8>
 8002a76:	2340      	movs	r3, #64	; 0x40
 8002a78:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	461c      	mov	r4, r3
 8002a7e:	f107 0314 	add.w	r3, r7, #20
 8002a82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	372c      	adds	r7, #44	; 0x2c
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd90      	pop	{r4, r7, pc}
 8002a92:	bf00      	nop
 8002a94:	e000ed04 	.word	0xe000ed04

08002a98 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <osMailFree+0x14>
    return osErrorParameter;
 8002aa8:	2380      	movs	r3, #128	; 0x80
 8002aaa:	e006      	b.n	8002aba <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	6839      	ldr	r1, [r7, #0]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fe68 	bl	8002788 <osPoolFree>
 8002ab8:	4603      	mov	r3, r0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f103 0208 	add.w	r2, r3, #8
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8002ada:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f103 0208 	add.w	r2, r3, #8
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f103 0208 	add.w	r2, r3, #8
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	1c5a      	adds	r2, r3, #1
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	601a      	str	r2, [r3, #0]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr

08002b5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b085      	sub	sp, #20
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b74:	d103      	bne.n	8002b7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	e00c      	b.n	8002b98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	3308      	adds	r3, #8
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	e002      	b.n	8002b8c <vListInsert+0x2e>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d2f6      	bcs.n	8002b86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	601a      	str	r2, [r3, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	3714      	adds	r7, #20
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bc80      	pop	{r7}
 8002bcc:	4770      	bx	lr

08002bce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002bce:	b480      	push	{r7}
 8002bd0:	b085      	sub	sp, #20
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6892      	ldr	r2, [r2, #8]
 8002be4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6852      	ldr	r2, [r2, #4]
 8002bee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d103      	bne.n	8002c02 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	1e5a      	subs	r2, r3, #1
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3714      	adds	r7, #20
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bc80      	pop	{r7}
 8002c1e:	4770      	bx	lr

08002c20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d109      	bne.n	8002c48 <xQueueGenericReset+0x28>
	__asm volatile
 8002c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c38:	f383 8811 	msr	BASEPRI, r3
 8002c3c:	f3bf 8f6f 	isb	sy
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	60bb      	str	r3, [r7, #8]
 8002c46:	e7fe      	b.n	8002c46 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002c48:	f001 fcbe 	bl	80045c8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c54:	68f9      	ldr	r1, [r7, #12]
 8002c56:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c58:	fb01 f303 	mul.w	r3, r1, r3
 8002c5c:	441a      	add	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	68f9      	ldr	r1, [r7, #12]
 8002c7c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c7e:	fb01 f303 	mul.w	r3, r1, r3
 8002c82:	441a      	add	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	22ff      	movs	r2, #255	; 0xff
 8002c8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	22ff      	movs	r2, #255	; 0xff
 8002c94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d114      	bne.n	8002cc8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d01a      	beq.n	8002cdc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	3310      	adds	r3, #16
 8002caa:	4618      	mov	r0, r3
 8002cac:	f001 f8e2 	bl	8003e74 <xTaskRemoveFromEventList>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d012      	beq.n	8002cdc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <xQueueGenericReset+0xcc>)
 8002cb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	f3bf 8f6f 	isb	sy
 8002cc6:	e009      	b.n	8002cdc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	3310      	adds	r3, #16
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff fef8 	bl	8002ac2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3324      	adds	r3, #36	; 0x24
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff fef3 	bl	8002ac2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002cdc:	f001 fca2 	bl	8004624 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002ce0:	2301      	movs	r3, #1
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	e000ed04 	.word	0xe000ed04

08002cf0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08e      	sub	sp, #56	; 0x38
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	607a      	str	r2, [r7, #4]
 8002cfc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <xQueueGenericCreateStatic+0x28>
 8002d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d08:	f383 8811 	msr	BASEPRI, r3
 8002d0c:	f3bf 8f6f 	isb	sy
 8002d10:	f3bf 8f4f 	dsb	sy
 8002d14:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d16:	e7fe      	b.n	8002d16 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d109      	bne.n	8002d32 <xQueueGenericCreateStatic+0x42>
 8002d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d22:	f383 8811 	msr	BASEPRI, r3
 8002d26:	f3bf 8f6f 	isb	sy
 8002d2a:	f3bf 8f4f 	dsb	sy
 8002d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d30:	e7fe      	b.n	8002d30 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d002      	beq.n	8002d3e <xQueueGenericCreateStatic+0x4e>
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <xQueueGenericCreateStatic+0x52>
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e000      	b.n	8002d44 <xQueueGenericCreateStatic+0x54>
 8002d42:	2300      	movs	r3, #0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d109      	bne.n	8002d5c <xQueueGenericCreateStatic+0x6c>
 8002d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d4c:	f383 8811 	msr	BASEPRI, r3
 8002d50:	f3bf 8f6f 	isb	sy
 8002d54:	f3bf 8f4f 	dsb	sy
 8002d58:	623b      	str	r3, [r7, #32]
 8002d5a:	e7fe      	b.n	8002d5a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d102      	bne.n	8002d68 <xQueueGenericCreateStatic+0x78>
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <xQueueGenericCreateStatic+0x7c>
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e000      	b.n	8002d6e <xQueueGenericCreateStatic+0x7e>
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d109      	bne.n	8002d86 <xQueueGenericCreateStatic+0x96>
 8002d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d76:	f383 8811 	msr	BASEPRI, r3
 8002d7a:	f3bf 8f6f 	isb	sy
 8002d7e:	f3bf 8f4f 	dsb	sy
 8002d82:	61fb      	str	r3, [r7, #28]
 8002d84:	e7fe      	b.n	8002d84 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d86:	2348      	movs	r3, #72	; 0x48
 8002d88:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2b48      	cmp	r3, #72	; 0x48
 8002d8e:	d009      	beq.n	8002da4 <xQueueGenericCreateStatic+0xb4>
 8002d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d94:	f383 8811 	msr	BASEPRI, r3
 8002d98:	f3bf 8f6f 	isb	sy
 8002d9c:	f3bf 8f4f 	dsb	sy
 8002da0:	61bb      	str	r3, [r7, #24]
 8002da2:	e7fe      	b.n	8002da2 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00d      	beq.n	8002dca <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002db6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	68b9      	ldr	r1, [r7, #8]
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 f842 	bl	8002e4e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002dca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3730      	adds	r7, #48	; 0x30
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b08a      	sub	sp, #40	; 0x28
 8002dd8:	af02      	add	r7, sp, #8
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	4613      	mov	r3, r2
 8002de0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d109      	bne.n	8002dfc <xQueueGenericCreate+0x28>
 8002de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	e7fe      	b.n	8002dfa <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d102      	bne.n	8002e08 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	61fb      	str	r3, [r7, #28]
 8002e06:	e004      	b.n	8002e12 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	fb02 f303 	mul.w	r3, r2, r3
 8002e10:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3348      	adds	r3, #72	; 0x48
 8002e16:	4618      	mov	r0, r3
 8002e18:	f001 fccc 	bl	80047b4 <pvPortMalloc>
 8002e1c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00f      	beq.n	8002e44 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	3348      	adds	r3, #72	; 0x48
 8002e28:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002e32:	79fa      	ldrb	r2, [r7, #7]
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	68b9      	ldr	r1, [r7, #8]
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f805 	bl	8002e4e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002e44:	69bb      	ldr	r3, [r7, #24]
	}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3720      	adds	r7, #32
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b084      	sub	sp, #16
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	60f8      	str	r0, [r7, #12]
 8002e56:	60b9      	str	r1, [r7, #8]
 8002e58:	607a      	str	r2, [r7, #4]
 8002e5a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d103      	bne.n	8002e6a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	e002      	b.n	8002e70 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	69b8      	ldr	r0, [r7, #24]
 8002e80:	f7ff fece 	bl	8002c20 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e84:	bf00      	nop
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b08e      	sub	sp, #56	; 0x38
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
 8002e98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d109      	bne.n	8002ebc <xQueueGenericSend+0x30>
 8002ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eac:	f383 8811 	msr	BASEPRI, r3
 8002eb0:	f3bf 8f6f 	isb	sy
 8002eb4:	f3bf 8f4f 	dsb	sy
 8002eb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002eba:	e7fe      	b.n	8002eba <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d103      	bne.n	8002eca <xQueueGenericSend+0x3e>
 8002ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <xQueueGenericSend+0x42>
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <xQueueGenericSend+0x44>
 8002ece:	2300      	movs	r3, #0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d109      	bne.n	8002ee8 <xQueueGenericSend+0x5c>
 8002ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ed8:	f383 8811 	msr	BASEPRI, r3
 8002edc:	f3bf 8f6f 	isb	sy
 8002ee0:	f3bf 8f4f 	dsb	sy
 8002ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ee6:	e7fe      	b.n	8002ee6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d103      	bne.n	8002ef6 <xQueueGenericSend+0x6a>
 8002eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <xQueueGenericSend+0x6e>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <xQueueGenericSend+0x70>
 8002efa:	2300      	movs	r3, #0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d109      	bne.n	8002f14 <xQueueGenericSend+0x88>
 8002f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f04:	f383 8811 	msr	BASEPRI, r3
 8002f08:	f3bf 8f6f 	isb	sy
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	623b      	str	r3, [r7, #32]
 8002f12:	e7fe      	b.n	8002f12 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f14:	f001 f968 	bl	80041e8 <xTaskGetSchedulerState>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d102      	bne.n	8002f24 <xQueueGenericSend+0x98>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <xQueueGenericSend+0x9c>
 8002f24:	2301      	movs	r3, #1
 8002f26:	e000      	b.n	8002f2a <xQueueGenericSend+0x9e>
 8002f28:	2300      	movs	r3, #0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d109      	bne.n	8002f42 <xQueueGenericSend+0xb6>
 8002f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f32:	f383 8811 	msr	BASEPRI, r3
 8002f36:	f3bf 8f6f 	isb	sy
 8002f3a:	f3bf 8f4f 	dsb	sy
 8002f3e:	61fb      	str	r3, [r7, #28]
 8002f40:	e7fe      	b.n	8002f40 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f42:	f001 fb41 	bl	80045c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d302      	bcc.n	8002f58 <xQueueGenericSend+0xcc>
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d129      	bne.n	8002fac <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	68b9      	ldr	r1, [r7, #8]
 8002f5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f5e:	f000 fa7c 	bl	800345a <prvCopyDataToQueue>
 8002f62:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d010      	beq.n	8002f8e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f6e:	3324      	adds	r3, #36	; 0x24
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 ff7f 	bl	8003e74 <xTaskRemoveFromEventList>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d013      	beq.n	8002fa4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002f7c:	4b3f      	ldr	r3, [pc, #252]	; (800307c <xQueueGenericSend+0x1f0>)
 8002f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	f3bf 8f4f 	dsb	sy
 8002f88:	f3bf 8f6f 	isb	sy
 8002f8c:	e00a      	b.n	8002fa4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d007      	beq.n	8002fa4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002f94:	4b39      	ldr	r3, [pc, #228]	; (800307c <xQueueGenericSend+0x1f0>)
 8002f96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	f3bf 8f4f 	dsb	sy
 8002fa0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002fa4:	f001 fb3e 	bl	8004624 <vPortExitCritical>
				return pdPASS;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e063      	b.n	8003074 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d103      	bne.n	8002fba <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002fb2:	f001 fb37 	bl	8004624 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	e05c      	b.n	8003074 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d106      	bne.n	8002fce <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002fc0:	f107 0314 	add.w	r3, r7, #20
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f000 ffb7 	bl	8003f38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002fce:	f001 fb29 	bl	8004624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002fd2:	f000 fd6b 	bl	8003aac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002fd6:	f001 faf7 	bl	80045c8 <vPortEnterCritical>
 8002fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fdc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002fe0:	b25b      	sxtb	r3, r3
 8002fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe6:	d103      	bne.n	8002ff0 <xQueueGenericSend+0x164>
 8002fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ff6:	b25b      	sxtb	r3, r3
 8002ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ffc:	d103      	bne.n	8003006 <xQueueGenericSend+0x17a>
 8002ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003006:	f001 fb0d 	bl	8004624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800300a:	1d3a      	adds	r2, r7, #4
 800300c:	f107 0314 	add.w	r3, r7, #20
 8003010:	4611      	mov	r1, r2
 8003012:	4618      	mov	r0, r3
 8003014:	f000 ffa6 	bl	8003f64 <xTaskCheckForTimeOut>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d124      	bne.n	8003068 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800301e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003020:	f000 fb13 	bl	800364a <prvIsQueueFull>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d018      	beq.n	800305c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800302a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800302c:	3310      	adds	r3, #16
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	4611      	mov	r1, r2
 8003032:	4618      	mov	r0, r3
 8003034:	f000 fefa 	bl	8003e2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003038:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800303a:	f000 fa9e 	bl	800357a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800303e:	f000 fd43 	bl	8003ac8 <xTaskResumeAll>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	f47f af7c 	bne.w	8002f42 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800304a:	4b0c      	ldr	r3, [pc, #48]	; (800307c <xQueueGenericSend+0x1f0>)
 800304c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	f3bf 8f4f 	dsb	sy
 8003056:	f3bf 8f6f 	isb	sy
 800305a:	e772      	b.n	8002f42 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800305c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800305e:	f000 fa8c 	bl	800357a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003062:	f000 fd31 	bl	8003ac8 <xTaskResumeAll>
 8003066:	e76c      	b.n	8002f42 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003068:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800306a:	f000 fa86 	bl	800357a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800306e:	f000 fd2b 	bl	8003ac8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003072:	2300      	movs	r3, #0
		}
	}
}
 8003074:	4618      	mov	r0, r3
 8003076:	3738      	adds	r7, #56	; 0x38
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	e000ed04 	.word	0xe000ed04

08003080 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b08e      	sub	sp, #56	; 0x38
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
 800308c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003094:	2b00      	cmp	r3, #0
 8003096:	d109      	bne.n	80030ac <xQueueGenericSendFromISR+0x2c>
 8003098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800309c:	f383 8811 	msr	BASEPRI, r3
 80030a0:	f3bf 8f6f 	isb	sy
 80030a4:	f3bf 8f4f 	dsb	sy
 80030a8:	627b      	str	r3, [r7, #36]	; 0x24
 80030aa:	e7fe      	b.n	80030aa <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d103      	bne.n	80030ba <xQueueGenericSendFromISR+0x3a>
 80030b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <xQueueGenericSendFromISR+0x3e>
 80030ba:	2301      	movs	r3, #1
 80030bc:	e000      	b.n	80030c0 <xQueueGenericSendFromISR+0x40>
 80030be:	2300      	movs	r3, #0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d109      	bne.n	80030d8 <xQueueGenericSendFromISR+0x58>
 80030c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c8:	f383 8811 	msr	BASEPRI, r3
 80030cc:	f3bf 8f6f 	isb	sy
 80030d0:	f3bf 8f4f 	dsb	sy
 80030d4:	623b      	str	r3, [r7, #32]
 80030d6:	e7fe      	b.n	80030d6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d103      	bne.n	80030e6 <xQueueGenericSendFromISR+0x66>
 80030de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <xQueueGenericSendFromISR+0x6a>
 80030e6:	2301      	movs	r3, #1
 80030e8:	e000      	b.n	80030ec <xQueueGenericSendFromISR+0x6c>
 80030ea:	2300      	movs	r3, #0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d109      	bne.n	8003104 <xQueueGenericSendFromISR+0x84>
 80030f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f4:	f383 8811 	msr	BASEPRI, r3
 80030f8:	f3bf 8f6f 	isb	sy
 80030fc:	f3bf 8f4f 	dsb	sy
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	e7fe      	b.n	8003102 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003104:	f001 fb1a 	bl	800473c <vPortValidateInterruptPriority>
	__asm volatile
 8003108:	f3ef 8211 	mrs	r2, BASEPRI
 800310c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003110:	f383 8811 	msr	BASEPRI, r3
 8003114:	f3bf 8f6f 	isb	sy
 8003118:	f3bf 8f4f 	dsb	sy
 800311c:	61ba      	str	r2, [r7, #24]
 800311e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8003120:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003122:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003126:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800312c:	429a      	cmp	r2, r3
 800312e:	d302      	bcc.n	8003136 <xQueueGenericSendFromISR+0xb6>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2b02      	cmp	r3, #2
 8003134:	d12c      	bne.n	8003190 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003138:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800313c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	68b9      	ldr	r1, [r7, #8]
 8003144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003146:	f000 f988 	bl	800345a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800314a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800314e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003152:	d112      	bne.n	800317a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003158:	2b00      	cmp	r3, #0
 800315a:	d016      	beq.n	800318a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800315c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315e:	3324      	adds	r3, #36	; 0x24
 8003160:	4618      	mov	r0, r3
 8003162:	f000 fe87 	bl	8003e74 <xTaskRemoveFromEventList>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00e      	beq.n	800318a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00b      	beq.n	800318a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	e007      	b.n	800318a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800317a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800317e:	3301      	adds	r3, #1
 8003180:	b2db      	uxtb	r3, r3
 8003182:	b25a      	sxtb	r2, r3
 8003184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003186:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800318a:	2301      	movs	r3, #1
 800318c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800318e:	e001      	b.n	8003194 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003190:	2300      	movs	r3, #0
 8003192:	637b      	str	r3, [r7, #52]	; 0x34
 8003194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003196:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800319e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3738      	adds	r7, #56	; 0x38
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b08c      	sub	sp, #48	; 0x30
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80031b4:	2300      	movs	r3, #0
 80031b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80031bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d109      	bne.n	80031d6 <xQueueReceive+0x2e>
	__asm volatile
 80031c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c6:	f383 8811 	msr	BASEPRI, r3
 80031ca:	f3bf 8f6f 	isb	sy
 80031ce:	f3bf 8f4f 	dsb	sy
 80031d2:	623b      	str	r3, [r7, #32]
 80031d4:	e7fe      	b.n	80031d4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d103      	bne.n	80031e4 <xQueueReceive+0x3c>
 80031dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <xQueueReceive+0x40>
 80031e4:	2301      	movs	r3, #1
 80031e6:	e000      	b.n	80031ea <xQueueReceive+0x42>
 80031e8:	2300      	movs	r3, #0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d109      	bne.n	8003202 <xQueueReceive+0x5a>
 80031ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f2:	f383 8811 	msr	BASEPRI, r3
 80031f6:	f3bf 8f6f 	isb	sy
 80031fa:	f3bf 8f4f 	dsb	sy
 80031fe:	61fb      	str	r3, [r7, #28]
 8003200:	e7fe      	b.n	8003200 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003202:	f000 fff1 	bl	80041e8 <xTaskGetSchedulerState>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d102      	bne.n	8003212 <xQueueReceive+0x6a>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <xQueueReceive+0x6e>
 8003212:	2301      	movs	r3, #1
 8003214:	e000      	b.n	8003218 <xQueueReceive+0x70>
 8003216:	2300      	movs	r3, #0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d109      	bne.n	8003230 <xQueueReceive+0x88>
 800321c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003220:	f383 8811 	msr	BASEPRI, r3
 8003224:	f3bf 8f6f 	isb	sy
 8003228:	f3bf 8f4f 	dsb	sy
 800322c:	61bb      	str	r3, [r7, #24]
 800322e:	e7fe      	b.n	800322e <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003230:	f001 f9ca 	bl	80045c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003238:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800323a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323c:	2b00      	cmp	r3, #0
 800323e:	d01f      	beq.n	8003280 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003240:	68b9      	ldr	r1, [r7, #8]
 8003242:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003244:	f000 f973 	bl	800352e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324a:	1e5a      	subs	r2, r3, #1
 800324c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00f      	beq.n	8003278 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800325a:	3310      	adds	r3, #16
 800325c:	4618      	mov	r0, r3
 800325e:	f000 fe09 	bl	8003e74 <xTaskRemoveFromEventList>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d007      	beq.n	8003278 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003268:	4b3c      	ldr	r3, [pc, #240]	; (800335c <xQueueReceive+0x1b4>)
 800326a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	f3bf 8f4f 	dsb	sy
 8003274:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003278:	f001 f9d4 	bl	8004624 <vPortExitCritical>
				return pdPASS;
 800327c:	2301      	movs	r3, #1
 800327e:	e069      	b.n	8003354 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d103      	bne.n	800328e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003286:	f001 f9cd 	bl	8004624 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800328a:	2300      	movs	r3, #0
 800328c:	e062      	b.n	8003354 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800328e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003290:	2b00      	cmp	r3, #0
 8003292:	d106      	bne.n	80032a2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003294:	f107 0310 	add.w	r3, r7, #16
 8003298:	4618      	mov	r0, r3
 800329a:	f000 fe4d 	bl	8003f38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800329e:	2301      	movs	r3, #1
 80032a0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80032a2:	f001 f9bf 	bl	8004624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80032a6:	f000 fc01 	bl	8003aac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80032aa:	f001 f98d 	bl	80045c8 <vPortEnterCritical>
 80032ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032b4:	b25b      	sxtb	r3, r3
 80032b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ba:	d103      	bne.n	80032c4 <xQueueReceive+0x11c>
 80032bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032ca:	b25b      	sxtb	r3, r3
 80032cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d0:	d103      	bne.n	80032da <xQueueReceive+0x132>
 80032d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032da:	f001 f9a3 	bl	8004624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032de:	1d3a      	adds	r2, r7, #4
 80032e0:	f107 0310 	add.w	r3, r7, #16
 80032e4:	4611      	mov	r1, r2
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fe3c 	bl	8003f64 <xTaskCheckForTimeOut>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d123      	bne.n	800333a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032f4:	f000 f993 	bl	800361e <prvIsQueueEmpty>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d017      	beq.n	800332e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003300:	3324      	adds	r3, #36	; 0x24
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	4611      	mov	r1, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f000 fd90 	bl	8003e2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800330c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800330e:	f000 f934 	bl	800357a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003312:	f000 fbd9 	bl	8003ac8 <xTaskResumeAll>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d189      	bne.n	8003230 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800331c:	4b0f      	ldr	r3, [pc, #60]	; (800335c <xQueueReceive+0x1b4>)
 800331e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003322:	601a      	str	r2, [r3, #0]
 8003324:	f3bf 8f4f 	dsb	sy
 8003328:	f3bf 8f6f 	isb	sy
 800332c:	e780      	b.n	8003230 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800332e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003330:	f000 f923 	bl	800357a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003334:	f000 fbc8 	bl	8003ac8 <xTaskResumeAll>
 8003338:	e77a      	b.n	8003230 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800333a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800333c:	f000 f91d 	bl	800357a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003340:	f000 fbc2 	bl	8003ac8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003344:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003346:	f000 f96a 	bl	800361e <prvIsQueueEmpty>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	f43f af6f 	beq.w	8003230 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003352:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003354:	4618      	mov	r0, r3
 8003356:	3730      	adds	r7, #48	; 0x30
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	e000ed04 	.word	0xe000ed04

08003360 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b08e      	sub	sp, #56	; 0x38
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003372:	2b00      	cmp	r3, #0
 8003374:	d109      	bne.n	800338a <xQueueReceiveFromISR+0x2a>
 8003376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800337a:	f383 8811 	msr	BASEPRI, r3
 800337e:	f3bf 8f6f 	isb	sy
 8003382:	f3bf 8f4f 	dsb	sy
 8003386:	623b      	str	r3, [r7, #32]
 8003388:	e7fe      	b.n	8003388 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d103      	bne.n	8003398 <xQueueReceiveFromISR+0x38>
 8003390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	2b00      	cmp	r3, #0
 8003396:	d101      	bne.n	800339c <xQueueReceiveFromISR+0x3c>
 8003398:	2301      	movs	r3, #1
 800339a:	e000      	b.n	800339e <xQueueReceiveFromISR+0x3e>
 800339c:	2300      	movs	r3, #0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d109      	bne.n	80033b6 <xQueueReceiveFromISR+0x56>
 80033a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a6:	f383 8811 	msr	BASEPRI, r3
 80033aa:	f3bf 8f6f 	isb	sy
 80033ae:	f3bf 8f4f 	dsb	sy
 80033b2:	61fb      	str	r3, [r7, #28]
 80033b4:	e7fe      	b.n	80033b4 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80033b6:	f001 f9c1 	bl	800473c <vPortValidateInterruptPriority>
	__asm volatile
 80033ba:	f3ef 8211 	mrs	r2, BASEPRI
 80033be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c2:	f383 8811 	msr	BASEPRI, r3
 80033c6:	f3bf 8f6f 	isb	sy
 80033ca:	f3bf 8f4f 	dsb	sy
 80033ce:	61ba      	str	r2, [r7, #24]
 80033d0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80033d2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80033d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033da:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80033dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d02f      	beq.n	8003442 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80033e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80033ec:	68b9      	ldr	r1, [r7, #8]
 80033ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033f0:	f000 f89d 	bl	800352e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80033f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f6:	1e5a      	subs	r2, r3, #1
 80033f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033fa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80033fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003404:	d112      	bne.n	800342c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d016      	beq.n	800343c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800340e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003410:	3310      	adds	r3, #16
 8003412:	4618      	mov	r0, r3
 8003414:	f000 fd2e 	bl	8003e74 <xTaskRemoveFromEventList>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00e      	beq.n	800343c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00b      	beq.n	800343c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	e007      	b.n	800343c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800342c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003430:	3301      	adds	r3, #1
 8003432:	b2db      	uxtb	r3, r3
 8003434:	b25a      	sxtb	r2, r3
 8003436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800343c:	2301      	movs	r3, #1
 800343e:	637b      	str	r3, [r7, #52]	; 0x34
 8003440:	e001      	b.n	8003446 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8003442:	2300      	movs	r3, #0
 8003444:	637b      	str	r3, [r7, #52]	; 0x34
 8003446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003448:	613b      	str	r3, [r7, #16]
	__asm volatile
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003452:	4618      	mov	r0, r3
 8003454:	3738      	adds	r7, #56	; 0x38
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b086      	sub	sp, #24
 800345e:	af00      	add	r7, sp, #0
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003466:	2300      	movs	r3, #0
 8003468:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800346e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10d      	bne.n	8003494 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d14d      	bne.n	800351c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	4618      	mov	r0, r3
 8003486:	f000 fecd 	bl	8004224 <xTaskPriorityDisinherit>
 800348a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	605a      	str	r2, [r3, #4]
 8003492:	e043      	b.n	800351c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d119      	bne.n	80034ce <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6898      	ldr	r0, [r3, #8]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	461a      	mov	r2, r3
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	f001 fb83 	bl	8004bb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	441a      	add	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d32b      	bcc.n	800351c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	609a      	str	r2, [r3, #8]
 80034cc:	e026      	b.n	800351c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	68d8      	ldr	r0, [r3, #12]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	461a      	mov	r2, r3
 80034d8:	68b9      	ldr	r1, [r7, #8]
 80034da:	f001 fb69 	bl	8004bb0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	425b      	negs	r3, r3
 80034e8:	441a      	add	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d207      	bcs.n	800350a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	425b      	negs	r3, r3
 8003504:	441a      	add	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b02      	cmp	r3, #2
 800350e:	d105      	bne.n	800351c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d002      	beq.n	800351c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	3b01      	subs	r3, #1
 800351a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	1c5a      	adds	r2, r3, #1
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003524:	697b      	ldr	r3, [r7, #20]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800352e:	b580      	push	{r7, lr}
 8003530:	b082      	sub	sp, #8
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
 8003536:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353c:	2b00      	cmp	r3, #0
 800353e:	d018      	beq.n	8003572 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68da      	ldr	r2, [r3, #12]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	441a      	add	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	68da      	ldr	r2, [r3, #12]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	429a      	cmp	r2, r3
 8003558:	d303      	bcc.n	8003562 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68d9      	ldr	r1, [r3, #12]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	461a      	mov	r2, r3
 800356c:	6838      	ldr	r0, [r7, #0]
 800356e:	f001 fb1f 	bl	8004bb0 <memcpy>
	}
}
 8003572:	bf00      	nop
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003582:	f001 f821 	bl	80045c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800358c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800358e:	e011      	b.n	80035b4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	2b00      	cmp	r3, #0
 8003596:	d012      	beq.n	80035be <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3324      	adds	r3, #36	; 0x24
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fc69 	bl	8003e74 <xTaskRemoveFromEventList>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80035a8:	f000 fd3c 	bl	8004024 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80035ac:	7bfb      	ldrb	r3, [r7, #15]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	dce9      	bgt.n	8003590 <prvUnlockQueue+0x16>
 80035bc:	e000      	b.n	80035c0 <prvUnlockQueue+0x46>
					break;
 80035be:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	22ff      	movs	r2, #255	; 0xff
 80035c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80035c8:	f001 f82c 	bl	8004624 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80035cc:	f000 fffc 	bl	80045c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035d6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035d8:	e011      	b.n	80035fe <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d012      	beq.n	8003608 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3310      	adds	r3, #16
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fc44 	bl	8003e74 <xTaskRemoveFromEventList>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80035f2:	f000 fd17 	bl	8004024 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80035f6:	7bbb      	ldrb	r3, [r7, #14]
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003602:	2b00      	cmp	r3, #0
 8003604:	dce9      	bgt.n	80035da <prvUnlockQueue+0x60>
 8003606:	e000      	b.n	800360a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003608:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	22ff      	movs	r2, #255	; 0xff
 800360e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003612:	f001 f807 	bl	8004624 <vPortExitCritical>
}
 8003616:	bf00      	nop
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b084      	sub	sp, #16
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003626:	f000 ffcf 	bl	80045c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800362e:	2b00      	cmp	r3, #0
 8003630:	d102      	bne.n	8003638 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003632:	2301      	movs	r3, #1
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	e001      	b.n	800363c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003638:	2300      	movs	r3, #0
 800363a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800363c:	f000 fff2 	bl	8004624 <vPortExitCritical>

	return xReturn;
 8003640:	68fb      	ldr	r3, [r7, #12]
}
 8003642:	4618      	mov	r0, r3
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b084      	sub	sp, #16
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003652:	f000 ffb9 	bl	80045c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800365e:	429a      	cmp	r2, r3
 8003660:	d102      	bne.n	8003668 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003662:	2301      	movs	r3, #1
 8003664:	60fb      	str	r3, [r7, #12]
 8003666:	e001      	b.n	800366c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003668:	2300      	movs	r3, #0
 800366a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800366c:	f000 ffda 	bl	8004624 <vPortExitCritical>

	return xReturn;
 8003670:	68fb      	ldr	r3, [r7, #12]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800367a:	b580      	push	{r7, lr}
 800367c:	b08e      	sub	sp, #56	; 0x38
 800367e:	af04      	add	r7, sp, #16
 8003680:	60f8      	str	r0, [r7, #12]
 8003682:	60b9      	str	r1, [r7, #8]
 8003684:	607a      	str	r2, [r7, #4]
 8003686:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800368a:	2b00      	cmp	r3, #0
 800368c:	d109      	bne.n	80036a2 <xTaskCreateStatic+0x28>
	__asm volatile
 800368e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003692:	f383 8811 	msr	BASEPRI, r3
 8003696:	f3bf 8f6f 	isb	sy
 800369a:	f3bf 8f4f 	dsb	sy
 800369e:	623b      	str	r3, [r7, #32]
 80036a0:	e7fe      	b.n	80036a0 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80036a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d109      	bne.n	80036bc <xTaskCreateStatic+0x42>
 80036a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ac:	f383 8811 	msr	BASEPRI, r3
 80036b0:	f3bf 8f6f 	isb	sy
 80036b4:	f3bf 8f4f 	dsb	sy
 80036b8:	61fb      	str	r3, [r7, #28]
 80036ba:	e7fe      	b.n	80036ba <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80036bc:	2354      	movs	r3, #84	; 0x54
 80036be:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	2b54      	cmp	r3, #84	; 0x54
 80036c4:	d009      	beq.n	80036da <xTaskCreateStatic+0x60>
 80036c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ca:	f383 8811 	msr	BASEPRI, r3
 80036ce:	f3bf 8f6f 	isb	sy
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	61bb      	str	r3, [r7, #24]
 80036d8:	e7fe      	b.n	80036d8 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80036da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d01e      	beq.n	800371e <xTaskCreateStatic+0xa4>
 80036e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d01b      	beq.n	800371e <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80036e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036ee:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	2202      	movs	r2, #2
 80036f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80036f8:	2300      	movs	r3, #0
 80036fa:	9303      	str	r3, [sp, #12]
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	9302      	str	r3, [sp, #8]
 8003700:	f107 0314 	add.w	r3, r7, #20
 8003704:	9301      	str	r3, [sp, #4]
 8003706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003708:	9300      	str	r3, [sp, #0]
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	68b9      	ldr	r1, [r7, #8]
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f000 f850 	bl	80037b6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003716:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003718:	f000 f8cc 	bl	80038b4 <prvAddNewTaskToReadyList>
 800371c:	e001      	b.n	8003722 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800371e:	2300      	movs	r3, #0
 8003720:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003722:	697b      	ldr	r3, [r7, #20]
	}
 8003724:	4618      	mov	r0, r3
 8003726:	3728      	adds	r7, #40	; 0x28
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800372c:	b580      	push	{r7, lr}
 800372e:	b08c      	sub	sp, #48	; 0x30
 8003730:	af04      	add	r7, sp, #16
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	4613      	mov	r3, r2
 800373a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800373c:	88fb      	ldrh	r3, [r7, #6]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4618      	mov	r0, r3
 8003742:	f001 f837 	bl	80047b4 <pvPortMalloc>
 8003746:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00e      	beq.n	800376c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800374e:	2054      	movs	r0, #84	; 0x54
 8003750:	f001 f830 	bl	80047b4 <pvPortMalloc>
 8003754:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	631a      	str	r2, [r3, #48]	; 0x30
 8003762:	e005      	b.n	8003770 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003764:	6978      	ldr	r0, [r7, #20]
 8003766:	f001 f8e7 	bl	8004938 <vPortFree>
 800376a:	e001      	b.n	8003770 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800376c:	2300      	movs	r3, #0
 800376e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d017      	beq.n	80037a6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800377e:	88fa      	ldrh	r2, [r7, #6]
 8003780:	2300      	movs	r3, #0
 8003782:	9303      	str	r3, [sp, #12]
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	9302      	str	r3, [sp, #8]
 8003788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800378a:	9301      	str	r3, [sp, #4]
 800378c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	68b9      	ldr	r1, [r7, #8]
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f000 f80e 	bl	80037b6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800379a:	69f8      	ldr	r0, [r7, #28]
 800379c:	f000 f88a 	bl	80038b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80037a0:	2301      	movs	r3, #1
 80037a2:	61bb      	str	r3, [r7, #24]
 80037a4:	e002      	b.n	80037ac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80037a6:	f04f 33ff 	mov.w	r3, #4294967295
 80037aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80037ac:	69bb      	ldr	r3, [r7, #24]
	}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3720      	adds	r7, #32
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b088      	sub	sp, #32
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	607a      	str	r2, [r7, #4]
 80037c2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80037c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80037ce:	3b01      	subs	r3, #1
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	4413      	add	r3, r2
 80037d4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	f023 0307 	bic.w	r3, r3, #7
 80037dc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	f003 0307 	and.w	r3, r3, #7
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d009      	beq.n	80037fc <prvInitialiseNewTask+0x46>
 80037e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ec:	f383 8811 	msr	BASEPRI, r3
 80037f0:	f3bf 8f6f 	isb	sy
 80037f4:	f3bf 8f4f 	dsb	sy
 80037f8:	617b      	str	r3, [r7, #20]
 80037fa:	e7fe      	b.n	80037fa <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037fc:	2300      	movs	r3, #0
 80037fe:	61fb      	str	r3, [r7, #28]
 8003800:	e012      	b.n	8003828 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	4413      	add	r3, r2
 8003808:	7819      	ldrb	r1, [r3, #0]
 800380a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	4413      	add	r3, r2
 8003810:	3334      	adds	r3, #52	; 0x34
 8003812:	460a      	mov	r2, r1
 8003814:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003816:	68ba      	ldr	r2, [r7, #8]
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	4413      	add	r3, r2
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d006      	beq.n	8003830 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3301      	adds	r3, #1
 8003826:	61fb      	str	r3, [r7, #28]
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	2b0f      	cmp	r3, #15
 800382c:	d9e9      	bls.n	8003802 <prvInitialiseNewTask+0x4c>
 800382e:	e000      	b.n	8003832 <prvInitialiseNewTask+0x7c>
		{
			break;
 8003830:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003834:	2200      	movs	r2, #0
 8003836:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800383a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800383c:	2b06      	cmp	r3, #6
 800383e:	d901      	bls.n	8003844 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003840:	2306      	movs	r3, #6
 8003842:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003846:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003848:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800384a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800384c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800384e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003852:	2200      	movs	r2, #0
 8003854:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003858:	3304      	adds	r3, #4
 800385a:	4618      	mov	r0, r3
 800385c:	f7ff f950 	bl	8002b00 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003862:	3318      	adds	r3, #24
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff f94b 	bl	8002b00 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800386a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800386c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800386e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003872:	f1c3 0207 	rsb	r2, r3, #7
 8003876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003878:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800387a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800387c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800387e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003882:	2200      	movs	r2, #0
 8003884:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	68f9      	ldr	r1, [r7, #12]
 8003892:	69b8      	ldr	r0, [r7, #24]
 8003894:	f000 fdb0 	bl	80043f8 <pxPortInitialiseStack>
 8003898:	4602      	mov	r2, r0
 800389a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800389c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800389e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d002      	beq.n	80038aa <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80038a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038aa:	bf00      	nop
 80038ac:	3720      	adds	r7, #32
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80038bc:	f000 fe84 	bl	80045c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80038c0:	4b2a      	ldr	r3, [pc, #168]	; (800396c <prvAddNewTaskToReadyList+0xb8>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3301      	adds	r3, #1
 80038c6:	4a29      	ldr	r2, [pc, #164]	; (800396c <prvAddNewTaskToReadyList+0xb8>)
 80038c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80038ca:	4b29      	ldr	r3, [pc, #164]	; (8003970 <prvAddNewTaskToReadyList+0xbc>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d109      	bne.n	80038e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80038d2:	4a27      	ldr	r2, [pc, #156]	; (8003970 <prvAddNewTaskToReadyList+0xbc>)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80038d8:	4b24      	ldr	r3, [pc, #144]	; (800396c <prvAddNewTaskToReadyList+0xb8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d110      	bne.n	8003902 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038e0:	f000 fbc4 	bl	800406c <prvInitialiseTaskLists>
 80038e4:	e00d      	b.n	8003902 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038e6:	4b23      	ldr	r3, [pc, #140]	; (8003974 <prvAddNewTaskToReadyList+0xc0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d109      	bne.n	8003902 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038ee:	4b20      	ldr	r3, [pc, #128]	; (8003970 <prvAddNewTaskToReadyList+0xbc>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d802      	bhi.n	8003902 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038fc:	4a1c      	ldr	r2, [pc, #112]	; (8003970 <prvAddNewTaskToReadyList+0xbc>)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003902:	4b1d      	ldr	r3, [pc, #116]	; (8003978 <prvAddNewTaskToReadyList+0xc4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	3301      	adds	r3, #1
 8003908:	4a1b      	ldr	r2, [pc, #108]	; (8003978 <prvAddNewTaskToReadyList+0xc4>)
 800390a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	2201      	movs	r2, #1
 8003912:	409a      	lsls	r2, r3
 8003914:	4b19      	ldr	r3, [pc, #100]	; (800397c <prvAddNewTaskToReadyList+0xc8>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4313      	orrs	r3, r2
 800391a:	4a18      	ldr	r2, [pc, #96]	; (800397c <prvAddNewTaskToReadyList+0xc8>)
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003922:	4613      	mov	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	4413      	add	r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	4a15      	ldr	r2, [pc, #84]	; (8003980 <prvAddNewTaskToReadyList+0xcc>)
 800392c:	441a      	add	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	3304      	adds	r3, #4
 8003932:	4619      	mov	r1, r3
 8003934:	4610      	mov	r0, r2
 8003936:	f7ff f8ef 	bl	8002b18 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800393a:	f000 fe73 	bl	8004624 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800393e:	4b0d      	ldr	r3, [pc, #52]	; (8003974 <prvAddNewTaskToReadyList+0xc0>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00e      	beq.n	8003964 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003946:	4b0a      	ldr	r3, [pc, #40]	; (8003970 <prvAddNewTaskToReadyList+0xbc>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003950:	429a      	cmp	r2, r3
 8003952:	d207      	bcs.n	8003964 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003954:	4b0b      	ldr	r3, [pc, #44]	; (8003984 <prvAddNewTaskToReadyList+0xd0>)
 8003956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	f3bf 8f4f 	dsb	sy
 8003960:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003964:	bf00      	nop
 8003966:	3708      	adds	r7, #8
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}
 800396c:	200003e8 	.word	0x200003e8
 8003970:	200002e8 	.word	0x200002e8
 8003974:	200003f4 	.word	0x200003f4
 8003978:	20000404 	.word	0x20000404
 800397c:	200003f0 	.word	0x200003f0
 8003980:	200002ec 	.word	0x200002ec
 8003984:	e000ed04 	.word	0xe000ed04

08003988 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d016      	beq.n	80039c8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800399a:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <vTaskDelay+0x60>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d009      	beq.n	80039b6 <vTaskDelay+0x2e>
 80039a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a6:	f383 8811 	msr	BASEPRI, r3
 80039aa:	f3bf 8f6f 	isb	sy
 80039ae:	f3bf 8f4f 	dsb	sy
 80039b2:	60bb      	str	r3, [r7, #8]
 80039b4:	e7fe      	b.n	80039b4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80039b6:	f000 f879 	bl	8003aac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80039ba:	2100      	movs	r1, #0
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f000 fcb5 	bl	800432c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80039c2:	f000 f881 	bl	8003ac8 <xTaskResumeAll>
 80039c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d107      	bne.n	80039de <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80039ce:	4b07      	ldr	r3, [pc, #28]	; (80039ec <vTaskDelay+0x64>)
 80039d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	f3bf 8f4f 	dsb	sy
 80039da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80039de:	bf00      	nop
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	20000410 	.word	0x20000410
 80039ec:	e000ed04 	.word	0xe000ed04

080039f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b08a      	sub	sp, #40	; 0x28
 80039f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039f6:	2300      	movs	r3, #0
 80039f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039fe:	463a      	mov	r2, r7
 8003a00:	1d39      	adds	r1, r7, #4
 8003a02:	f107 0308 	add.w	r3, r7, #8
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fc fc1a 	bl	8000240 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003a0c:	6839      	ldr	r1, [r7, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68ba      	ldr	r2, [r7, #8]
 8003a12:	9202      	str	r2, [sp, #8]
 8003a14:	9301      	str	r3, [sp, #4]
 8003a16:	2300      	movs	r3, #0
 8003a18:	9300      	str	r3, [sp, #0]
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	460a      	mov	r2, r1
 8003a1e:	491d      	ldr	r1, [pc, #116]	; (8003a94 <vTaskStartScheduler+0xa4>)
 8003a20:	481d      	ldr	r0, [pc, #116]	; (8003a98 <vTaskStartScheduler+0xa8>)
 8003a22:	f7ff fe2a 	bl	800367a <xTaskCreateStatic>
 8003a26:	4602      	mov	r2, r0
 8003a28:	4b1c      	ldr	r3, [pc, #112]	; (8003a9c <vTaskStartScheduler+0xac>)
 8003a2a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a2c:	4b1b      	ldr	r3, [pc, #108]	; (8003a9c <vTaskStartScheduler+0xac>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d002      	beq.n	8003a3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a34:	2301      	movs	r3, #1
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	e001      	b.n	8003a3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d115      	bne.n	8003a70 <vTaskStartScheduler+0x80>
 8003a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a48:	f383 8811 	msr	BASEPRI, r3
 8003a4c:	f3bf 8f6f 	isb	sy
 8003a50:	f3bf 8f4f 	dsb	sy
 8003a54:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a56:	4b12      	ldr	r3, [pc, #72]	; (8003aa0 <vTaskStartScheduler+0xb0>)
 8003a58:	f04f 32ff 	mov.w	r2, #4294967295
 8003a5c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a5e:	4b11      	ldr	r3, [pc, #68]	; (8003aa4 <vTaskStartScheduler+0xb4>)
 8003a60:	2201      	movs	r2, #1
 8003a62:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003a64:	4b10      	ldr	r3, [pc, #64]	; (8003aa8 <vTaskStartScheduler+0xb8>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a6a:	f000 fd3d 	bl	80044e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a6e:	e00d      	b.n	8003a8c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a76:	d109      	bne.n	8003a8c <vTaskStartScheduler+0x9c>
 8003a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a7c:	f383 8811 	msr	BASEPRI, r3
 8003a80:	f3bf 8f6f 	isb	sy
 8003a84:	f3bf 8f4f 	dsb	sy
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	e7fe      	b.n	8003a8a <vTaskStartScheduler+0x9a>
}
 8003a8c:	bf00      	nop
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	080054d8 	.word	0x080054d8
 8003a98:	0800403d 	.word	0x0800403d
 8003a9c:	2000040c 	.word	0x2000040c
 8003aa0:	20000408 	.word	0x20000408
 8003aa4:	200003f4 	.word	0x200003f4
 8003aa8:	200003ec 	.word	0x200003ec

08003aac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003aac:	b480      	push	{r7}
 8003aae:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003ab0:	4b04      	ldr	r3, [pc, #16]	; (8003ac4 <vTaskSuspendAll+0x18>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	4a03      	ldr	r2, [pc, #12]	; (8003ac4 <vTaskSuspendAll+0x18>)
 8003ab8:	6013      	str	r3, [r2, #0]
}
 8003aba:	bf00      	nop
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bc80      	pop	{r7}
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20000410 	.word	0x20000410

08003ac8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003ad6:	4b41      	ldr	r3, [pc, #260]	; (8003bdc <xTaskResumeAll+0x114>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d109      	bne.n	8003af2 <xTaskResumeAll+0x2a>
 8003ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae2:	f383 8811 	msr	BASEPRI, r3
 8003ae6:	f3bf 8f6f 	isb	sy
 8003aea:	f3bf 8f4f 	dsb	sy
 8003aee:	603b      	str	r3, [r7, #0]
 8003af0:	e7fe      	b.n	8003af0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003af2:	f000 fd69 	bl	80045c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003af6:	4b39      	ldr	r3, [pc, #228]	; (8003bdc <xTaskResumeAll+0x114>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	4a37      	ldr	r2, [pc, #220]	; (8003bdc <xTaskResumeAll+0x114>)
 8003afe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b00:	4b36      	ldr	r3, [pc, #216]	; (8003bdc <xTaskResumeAll+0x114>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d161      	bne.n	8003bcc <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b08:	4b35      	ldr	r3, [pc, #212]	; (8003be0 <xTaskResumeAll+0x118>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d05d      	beq.n	8003bcc <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b10:	e02e      	b.n	8003b70 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003b12:	4b34      	ldr	r3, [pc, #208]	; (8003be4 <xTaskResumeAll+0x11c>)
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	3318      	adds	r3, #24
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff f855 	bl	8002bce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	3304      	adds	r3, #4
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7ff f850 	bl	8002bce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b32:	2201      	movs	r2, #1
 8003b34:	409a      	lsls	r2, r3
 8003b36:	4b2c      	ldr	r3, [pc, #176]	; (8003be8 <xTaskResumeAll+0x120>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	4a2a      	ldr	r2, [pc, #168]	; (8003be8 <xTaskResumeAll+0x120>)
 8003b3e:	6013      	str	r3, [r2, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4a27      	ldr	r2, [pc, #156]	; (8003bec <xTaskResumeAll+0x124>)
 8003b4e:	441a      	add	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	3304      	adds	r3, #4
 8003b54:	4619      	mov	r1, r3
 8003b56:	4610      	mov	r0, r2
 8003b58:	f7fe ffde 	bl	8002b18 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b60:	4b23      	ldr	r3, [pc, #140]	; (8003bf0 <xTaskResumeAll+0x128>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d302      	bcc.n	8003b70 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8003b6a:	4b22      	ldr	r3, [pc, #136]	; (8003bf4 <xTaskResumeAll+0x12c>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b70:	4b1c      	ldr	r3, [pc, #112]	; (8003be4 <xTaskResumeAll+0x11c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1cc      	bne.n	8003b12 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b7e:	f000 fb0f 	bl	80041a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003b82:	4b1d      	ldr	r3, [pc, #116]	; (8003bf8 <xTaskResumeAll+0x130>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d010      	beq.n	8003bb0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b8e:	f000 f837 	bl	8003c00 <xTaskIncrementTick>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8003b98:	4b16      	ldr	r3, [pc, #88]	; (8003bf4 <xTaskResumeAll+0x12c>)
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1f1      	bne.n	8003b8e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8003baa:	4b13      	ldr	r3, [pc, #76]	; (8003bf8 <xTaskResumeAll+0x130>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003bb0:	4b10      	ldr	r3, [pc, #64]	; (8003bf4 <xTaskResumeAll+0x12c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d009      	beq.n	8003bcc <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003bbc:	4b0f      	ldr	r3, [pc, #60]	; (8003bfc <xTaskResumeAll+0x134>)
 8003bbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	f3bf 8f4f 	dsb	sy
 8003bc8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003bcc:	f000 fd2a 	bl	8004624 <vPortExitCritical>

	return xAlreadyYielded;
 8003bd0:	68bb      	ldr	r3, [r7, #8]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	20000410 	.word	0x20000410
 8003be0:	200003e8 	.word	0x200003e8
 8003be4:	200003a8 	.word	0x200003a8
 8003be8:	200003f0 	.word	0x200003f0
 8003bec:	200002ec 	.word	0x200002ec
 8003bf0:	200002e8 	.word	0x200002e8
 8003bf4:	200003fc 	.word	0x200003fc
 8003bf8:	200003f8 	.word	0x200003f8
 8003bfc:	e000ed04 	.word	0xe000ed04

08003c00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c0a:	4b50      	ldr	r3, [pc, #320]	; (8003d4c <xTaskIncrementTick+0x14c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f040 808c 	bne.w	8003d2c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c14:	4b4e      	ldr	r3, [pc, #312]	; (8003d50 <xTaskIncrementTick+0x150>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c1c:	4a4c      	ldr	r2, [pc, #304]	; (8003d50 <xTaskIncrementTick+0x150>)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d11f      	bne.n	8003c68 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c28:	4b4a      	ldr	r3, [pc, #296]	; (8003d54 <xTaskIncrementTick+0x154>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d009      	beq.n	8003c46 <xTaskIncrementTick+0x46>
 8003c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c36:	f383 8811 	msr	BASEPRI, r3
 8003c3a:	f3bf 8f6f 	isb	sy
 8003c3e:	f3bf 8f4f 	dsb	sy
 8003c42:	603b      	str	r3, [r7, #0]
 8003c44:	e7fe      	b.n	8003c44 <xTaskIncrementTick+0x44>
 8003c46:	4b43      	ldr	r3, [pc, #268]	; (8003d54 <xTaskIncrementTick+0x154>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	60fb      	str	r3, [r7, #12]
 8003c4c:	4b42      	ldr	r3, [pc, #264]	; (8003d58 <xTaskIncrementTick+0x158>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a40      	ldr	r2, [pc, #256]	; (8003d54 <xTaskIncrementTick+0x154>)
 8003c52:	6013      	str	r3, [r2, #0]
 8003c54:	4a40      	ldr	r2, [pc, #256]	; (8003d58 <xTaskIncrementTick+0x158>)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	4b40      	ldr	r3, [pc, #256]	; (8003d5c <xTaskIncrementTick+0x15c>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	4a3e      	ldr	r2, [pc, #248]	; (8003d5c <xTaskIncrementTick+0x15c>)
 8003c62:	6013      	str	r3, [r2, #0]
 8003c64:	f000 fa9c 	bl	80041a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c68:	4b3d      	ldr	r3, [pc, #244]	; (8003d60 <xTaskIncrementTick+0x160>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d34d      	bcc.n	8003d0e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c72:	4b38      	ldr	r3, [pc, #224]	; (8003d54 <xTaskIncrementTick+0x154>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <xTaskIncrementTick+0x80>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <xTaskIncrementTick+0x82>
 8003c80:	2300      	movs	r3, #0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d004      	beq.n	8003c90 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c86:	4b36      	ldr	r3, [pc, #216]	; (8003d60 <xTaskIncrementTick+0x160>)
 8003c88:	f04f 32ff 	mov.w	r2, #4294967295
 8003c8c:	601a      	str	r2, [r3, #0]
					break;
 8003c8e:	e03e      	b.n	8003d0e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003c90:	4b30      	ldr	r3, [pc, #192]	; (8003d54 <xTaskIncrementTick+0x154>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d203      	bcs.n	8003cb0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003ca8:	4a2d      	ldr	r2, [pc, #180]	; (8003d60 <xTaskIncrementTick+0x160>)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6013      	str	r3, [r2, #0]
						break;
 8003cae:	e02e      	b.n	8003d0e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7fe ff8a 	bl	8002bce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d004      	beq.n	8003ccc <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	3318      	adds	r3, #24
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fe ff81 	bl	8002bce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	409a      	lsls	r2, r3
 8003cd4:	4b23      	ldr	r3, [pc, #140]	; (8003d64 <xTaskIncrementTick+0x164>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	4a22      	ldr	r2, [pc, #136]	; (8003d64 <xTaskIncrementTick+0x164>)
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4413      	add	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4a1f      	ldr	r2, [pc, #124]	; (8003d68 <xTaskIncrementTick+0x168>)
 8003cec:	441a      	add	r2, r3
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4610      	mov	r0, r2
 8003cf6:	f7fe ff0f 	bl	8002b18 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cfe:	4b1b      	ldr	r3, [pc, #108]	; (8003d6c <xTaskIncrementTick+0x16c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d3b4      	bcc.n	8003c72 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d0c:	e7b1      	b.n	8003c72 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d0e:	4b17      	ldr	r3, [pc, #92]	; (8003d6c <xTaskIncrementTick+0x16c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d14:	4914      	ldr	r1, [pc, #80]	; (8003d68 <xTaskIncrementTick+0x168>)
 8003d16:	4613      	mov	r3, r2
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	4413      	add	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	440b      	add	r3, r1
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d907      	bls.n	8003d36 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8003d26:	2301      	movs	r3, #1
 8003d28:	617b      	str	r3, [r7, #20]
 8003d2a:	e004      	b.n	8003d36 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003d2c:	4b10      	ldr	r3, [pc, #64]	; (8003d70 <xTaskIncrementTick+0x170>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	3301      	adds	r3, #1
 8003d32:	4a0f      	ldr	r2, [pc, #60]	; (8003d70 <xTaskIncrementTick+0x170>)
 8003d34:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003d36:	4b0f      	ldr	r3, [pc, #60]	; (8003d74 <xTaskIncrementTick+0x174>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003d42:	697b      	ldr	r3, [r7, #20]
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	20000410 	.word	0x20000410
 8003d50:	200003ec 	.word	0x200003ec
 8003d54:	200003a0 	.word	0x200003a0
 8003d58:	200003a4 	.word	0x200003a4
 8003d5c:	20000400 	.word	0x20000400
 8003d60:	20000408 	.word	0x20000408
 8003d64:	200003f0 	.word	0x200003f0
 8003d68:	200002ec 	.word	0x200002ec
 8003d6c:	200002e8 	.word	0x200002e8
 8003d70:	200003f8 	.word	0x200003f8
 8003d74:	200003fc 	.word	0x200003fc

08003d78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b087      	sub	sp, #28
 8003d7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d7e:	4b26      	ldr	r3, [pc, #152]	; (8003e18 <vTaskSwitchContext+0xa0>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d86:	4b25      	ldr	r3, [pc, #148]	; (8003e1c <vTaskSwitchContext+0xa4>)
 8003d88:	2201      	movs	r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d8c:	e03e      	b.n	8003e0c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8003d8e:	4b23      	ldr	r3, [pc, #140]	; (8003e1c <vTaskSwitchContext+0xa4>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003d94:	4b22      	ldr	r3, [pc, #136]	; (8003e20 <vTaskSwitchContext+0xa8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	fab3 f383 	clz	r3, r3
 8003da0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003da2:	7afb      	ldrb	r3, [r7, #11]
 8003da4:	f1c3 031f 	rsb	r3, r3, #31
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	491e      	ldr	r1, [pc, #120]	; (8003e24 <vTaskSwitchContext+0xac>)
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	4613      	mov	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	4413      	add	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	440b      	add	r3, r1
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d109      	bne.n	8003dd2 <vTaskSwitchContext+0x5a>
	__asm volatile
 8003dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc2:	f383 8811 	msr	BASEPRI, r3
 8003dc6:	f3bf 8f6f 	isb	sy
 8003dca:	f3bf 8f4f 	dsb	sy
 8003dce:	607b      	str	r3, [r7, #4]
 8003dd0:	e7fe      	b.n	8003dd0 <vTaskSwitchContext+0x58>
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	4413      	add	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4a11      	ldr	r2, [pc, #68]	; (8003e24 <vTaskSwitchContext+0xac>)
 8003dde:	4413      	add	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	605a      	str	r2, [r3, #4]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	3308      	adds	r3, #8
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d104      	bne.n	8003e02 <vTaskSwitchContext+0x8a>
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	605a      	str	r2, [r3, #4]
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	4a07      	ldr	r2, [pc, #28]	; (8003e28 <vTaskSwitchContext+0xb0>)
 8003e0a:	6013      	str	r3, [r2, #0]
}
 8003e0c:	bf00      	nop
 8003e0e:	371c      	adds	r7, #28
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bc80      	pop	{r7}
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	20000410 	.word	0x20000410
 8003e1c:	200003fc 	.word	0x200003fc
 8003e20:	200003f0 	.word	0x200003f0
 8003e24:	200002ec 	.word	0x200002ec
 8003e28:	200002e8 	.word	0x200002e8

08003e2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d109      	bne.n	8003e50 <vTaskPlaceOnEventList+0x24>
 8003e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e40:	f383 8811 	msr	BASEPRI, r3
 8003e44:	f3bf 8f6f 	isb	sy
 8003e48:	f3bf 8f4f 	dsb	sy
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	e7fe      	b.n	8003e4e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e50:	4b07      	ldr	r3, [pc, #28]	; (8003e70 <vTaskPlaceOnEventList+0x44>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	3318      	adds	r3, #24
 8003e56:	4619      	mov	r1, r3
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7fe fe80 	bl	8002b5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e5e:	2101      	movs	r1, #1
 8003e60:	6838      	ldr	r0, [r7, #0]
 8003e62:	f000 fa63 	bl	800432c <prvAddCurrentTaskToDelayedList>
}
 8003e66:	bf00      	nop
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	200002e8 	.word	0x200002e8

08003e74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d109      	bne.n	8003e9e <xTaskRemoveFromEventList+0x2a>
 8003e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e8e:	f383 8811 	msr	BASEPRI, r3
 8003e92:	f3bf 8f6f 	isb	sy
 8003e96:	f3bf 8f4f 	dsb	sy
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	e7fe      	b.n	8003e9c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	3318      	adds	r3, #24
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7fe fe93 	bl	8002bce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ea8:	4b1d      	ldr	r3, [pc, #116]	; (8003f20 <xTaskRemoveFromEventList+0xac>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d11c      	bne.n	8003eea <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7fe fe8a 	bl	8002bce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	409a      	lsls	r2, r3
 8003ec2:	4b18      	ldr	r3, [pc, #96]	; (8003f24 <xTaskRemoveFromEventList+0xb0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	4a16      	ldr	r2, [pc, #88]	; (8003f24 <xTaskRemoveFromEventList+0xb0>)
 8003eca:	6013      	str	r3, [r2, #0]
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	4a13      	ldr	r2, [pc, #76]	; (8003f28 <xTaskRemoveFromEventList+0xb4>)
 8003eda:	441a      	add	r2, r3
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	3304      	adds	r3, #4
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	4610      	mov	r0, r2
 8003ee4:	f7fe fe18 	bl	8002b18 <vListInsertEnd>
 8003ee8:	e005      	b.n	8003ef6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	3318      	adds	r3, #24
 8003eee:	4619      	mov	r1, r3
 8003ef0:	480e      	ldr	r0, [pc, #56]	; (8003f2c <xTaskRemoveFromEventList+0xb8>)
 8003ef2:	f7fe fe11 	bl	8002b18 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003efa:	4b0d      	ldr	r3, [pc, #52]	; (8003f30 <xTaskRemoveFromEventList+0xbc>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d905      	bls.n	8003f10 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f04:	2301      	movs	r3, #1
 8003f06:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f08:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <xTaskRemoveFromEventList+0xc0>)
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	e001      	b.n	8003f14 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8003f10:	2300      	movs	r3, #0
 8003f12:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003f14:	697b      	ldr	r3, [r7, #20]
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3718      	adds	r7, #24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20000410 	.word	0x20000410
 8003f24:	200003f0 	.word	0x200003f0
 8003f28:	200002ec 	.word	0x200002ec
 8003f2c:	200003a8 	.word	0x200003a8
 8003f30:	200002e8 	.word	0x200002e8
 8003f34:	200003fc 	.word	0x200003fc

08003f38 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003f40:	4b06      	ldr	r3, [pc, #24]	; (8003f5c <vTaskInternalSetTimeOutState+0x24>)
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003f48:	4b05      	ldr	r3, [pc, #20]	; (8003f60 <vTaskInternalSetTimeOutState+0x28>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	605a      	str	r2, [r3, #4]
}
 8003f50:	bf00      	nop
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bc80      	pop	{r7}
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000400 	.word	0x20000400
 8003f60:	200003ec 	.word	0x200003ec

08003f64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d109      	bne.n	8003f88 <xTaskCheckForTimeOut+0x24>
 8003f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f78:	f383 8811 	msr	BASEPRI, r3
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	613b      	str	r3, [r7, #16]
 8003f86:	e7fe      	b.n	8003f86 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d109      	bne.n	8003fa2 <xTaskCheckForTimeOut+0x3e>
 8003f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f92:	f383 8811 	msr	BASEPRI, r3
 8003f96:	f3bf 8f6f 	isb	sy
 8003f9a:	f3bf 8f4f 	dsb	sy
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	e7fe      	b.n	8003fa0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8003fa2:	f000 fb11 	bl	80045c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003fa6:	4b1d      	ldr	r3, [pc, #116]	; (800401c <xTaskCheckForTimeOut+0xb8>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fbe:	d102      	bne.n	8003fc6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	61fb      	str	r3, [r7, #28]
 8003fc4:	e023      	b.n	800400e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	4b15      	ldr	r3, [pc, #84]	; (8004020 <xTaskCheckForTimeOut+0xbc>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d007      	beq.n	8003fe2 <xTaskCheckForTimeOut+0x7e>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d302      	bcc.n	8003fe2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	61fb      	str	r3, [r7, #28]
 8003fe0:	e015      	b.n	800400e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d20b      	bcs.n	8004004 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	1ad2      	subs	r2, r2, r3
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff ff9d 	bl	8003f38 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003ffe:	2300      	movs	r3, #0
 8004000:	61fb      	str	r3, [r7, #28]
 8004002:	e004      	b.n	800400e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	2200      	movs	r2, #0
 8004008:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800400a:	2301      	movs	r3, #1
 800400c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800400e:	f000 fb09 	bl	8004624 <vPortExitCritical>

	return xReturn;
 8004012:	69fb      	ldr	r3, [r7, #28]
}
 8004014:	4618      	mov	r0, r3
 8004016:	3720      	adds	r7, #32
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	200003ec 	.word	0x200003ec
 8004020:	20000400 	.word	0x20000400

08004024 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <vTaskMissedYield+0x14>)
 800402a:	2201      	movs	r2, #1
 800402c:	601a      	str	r2, [r3, #0]
}
 800402e:	bf00      	nop
 8004030:	46bd      	mov	sp, r7
 8004032:	bc80      	pop	{r7}
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	200003fc 	.word	0x200003fc

0800403c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004044:	f000 f852 	bl	80040ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004048:	4b06      	ldr	r3, [pc, #24]	; (8004064 <prvIdleTask+0x28>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d9f9      	bls.n	8004044 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004050:	4b05      	ldr	r3, [pc, #20]	; (8004068 <prvIdleTask+0x2c>)
 8004052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004056:	601a      	str	r2, [r3, #0]
 8004058:	f3bf 8f4f 	dsb	sy
 800405c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004060:	e7f0      	b.n	8004044 <prvIdleTask+0x8>
 8004062:	bf00      	nop
 8004064:	200002ec 	.word	0x200002ec
 8004068:	e000ed04 	.word	0xe000ed04

0800406c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004072:	2300      	movs	r3, #0
 8004074:	607b      	str	r3, [r7, #4]
 8004076:	e00c      	b.n	8004092 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	4613      	mov	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	4a12      	ldr	r2, [pc, #72]	; (80040cc <prvInitialiseTaskLists+0x60>)
 8004084:	4413      	add	r3, r2
 8004086:	4618      	mov	r0, r3
 8004088:	f7fe fd1b 	bl	8002ac2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3301      	adds	r3, #1
 8004090:	607b      	str	r3, [r7, #4]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b06      	cmp	r3, #6
 8004096:	d9ef      	bls.n	8004078 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004098:	480d      	ldr	r0, [pc, #52]	; (80040d0 <prvInitialiseTaskLists+0x64>)
 800409a:	f7fe fd12 	bl	8002ac2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800409e:	480d      	ldr	r0, [pc, #52]	; (80040d4 <prvInitialiseTaskLists+0x68>)
 80040a0:	f7fe fd0f 	bl	8002ac2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80040a4:	480c      	ldr	r0, [pc, #48]	; (80040d8 <prvInitialiseTaskLists+0x6c>)
 80040a6:	f7fe fd0c 	bl	8002ac2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80040aa:	480c      	ldr	r0, [pc, #48]	; (80040dc <prvInitialiseTaskLists+0x70>)
 80040ac:	f7fe fd09 	bl	8002ac2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80040b0:	480b      	ldr	r0, [pc, #44]	; (80040e0 <prvInitialiseTaskLists+0x74>)
 80040b2:	f7fe fd06 	bl	8002ac2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80040b6:	4b0b      	ldr	r3, [pc, #44]	; (80040e4 <prvInitialiseTaskLists+0x78>)
 80040b8:	4a05      	ldr	r2, [pc, #20]	; (80040d0 <prvInitialiseTaskLists+0x64>)
 80040ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80040bc:	4b0a      	ldr	r3, [pc, #40]	; (80040e8 <prvInitialiseTaskLists+0x7c>)
 80040be:	4a05      	ldr	r2, [pc, #20]	; (80040d4 <prvInitialiseTaskLists+0x68>)
 80040c0:	601a      	str	r2, [r3, #0]
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	200002ec 	.word	0x200002ec
 80040d0:	20000378 	.word	0x20000378
 80040d4:	2000038c 	.word	0x2000038c
 80040d8:	200003a8 	.word	0x200003a8
 80040dc:	200003bc 	.word	0x200003bc
 80040e0:	200003d4 	.word	0x200003d4
 80040e4:	200003a0 	.word	0x200003a0
 80040e8:	200003a4 	.word	0x200003a4

080040ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040f2:	e019      	b.n	8004128 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80040f4:	f000 fa68 	bl	80045c8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80040f8:	4b0f      	ldr	r3, [pc, #60]	; (8004138 <prvCheckTasksWaitingTermination+0x4c>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3304      	adds	r3, #4
 8004104:	4618      	mov	r0, r3
 8004106:	f7fe fd62 	bl	8002bce <uxListRemove>
				--uxCurrentNumberOfTasks;
 800410a:	4b0c      	ldr	r3, [pc, #48]	; (800413c <prvCheckTasksWaitingTermination+0x50>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	3b01      	subs	r3, #1
 8004110:	4a0a      	ldr	r2, [pc, #40]	; (800413c <prvCheckTasksWaitingTermination+0x50>)
 8004112:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004114:	4b0a      	ldr	r3, [pc, #40]	; (8004140 <prvCheckTasksWaitingTermination+0x54>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	3b01      	subs	r3, #1
 800411a:	4a09      	ldr	r2, [pc, #36]	; (8004140 <prvCheckTasksWaitingTermination+0x54>)
 800411c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800411e:	f000 fa81 	bl	8004624 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 f80e 	bl	8004144 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004128:	4b05      	ldr	r3, [pc, #20]	; (8004140 <prvCheckTasksWaitingTermination+0x54>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1e1      	bne.n	80040f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004130:	bf00      	nop
 8004132:	3708      	adds	r7, #8
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	200003bc 	.word	0x200003bc
 800413c:	200003e8 	.word	0x200003e8
 8004140:	200003d0 	.word	0x200003d0

08004144 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004152:	2b00      	cmp	r3, #0
 8004154:	d108      	bne.n	8004168 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415a:	4618      	mov	r0, r3
 800415c:	f000 fbec 	bl	8004938 <vPortFree>
				vPortFree( pxTCB );
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 fbe9 	bl	8004938 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004166:	e017      	b.n	8004198 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800416e:	2b01      	cmp	r3, #1
 8004170:	d103      	bne.n	800417a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 fbe0 	bl	8004938 <vPortFree>
	}
 8004178:	e00e      	b.n	8004198 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004180:	2b02      	cmp	r3, #2
 8004182:	d009      	beq.n	8004198 <prvDeleteTCB+0x54>
 8004184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004188:	f383 8811 	msr	BASEPRI, r3
 800418c:	f3bf 8f6f 	isb	sy
 8004190:	f3bf 8f4f 	dsb	sy
 8004194:	60fb      	str	r3, [r7, #12]
 8004196:	e7fe      	b.n	8004196 <prvDeleteTCB+0x52>
	}
 8004198:	bf00      	nop
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041a6:	4b0e      	ldr	r3, [pc, #56]	; (80041e0 <prvResetNextTaskUnblockTime+0x40>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d101      	bne.n	80041b4 <prvResetNextTaskUnblockTime+0x14>
 80041b0:	2301      	movs	r3, #1
 80041b2:	e000      	b.n	80041b6 <prvResetNextTaskUnblockTime+0x16>
 80041b4:	2300      	movs	r3, #0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d004      	beq.n	80041c4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80041ba:	4b0a      	ldr	r3, [pc, #40]	; (80041e4 <prvResetNextTaskUnblockTime+0x44>)
 80041bc:	f04f 32ff 	mov.w	r2, #4294967295
 80041c0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80041c2:	e008      	b.n	80041d6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80041c4:	4b06      	ldr	r3, [pc, #24]	; (80041e0 <prvResetNextTaskUnblockTime+0x40>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	4a04      	ldr	r2, [pc, #16]	; (80041e4 <prvResetNextTaskUnblockTime+0x44>)
 80041d4:	6013      	str	r3, [r2, #0]
}
 80041d6:	bf00      	nop
 80041d8:	370c      	adds	r7, #12
 80041da:	46bd      	mov	sp, r7
 80041dc:	bc80      	pop	{r7}
 80041de:	4770      	bx	lr
 80041e0:	200003a0 	.word	0x200003a0
 80041e4:	20000408 	.word	0x20000408

080041e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80041ee:	4b0b      	ldr	r3, [pc, #44]	; (800421c <xTaskGetSchedulerState+0x34>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d102      	bne.n	80041fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80041f6:	2301      	movs	r3, #1
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	e008      	b.n	800420e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041fc:	4b08      	ldr	r3, [pc, #32]	; (8004220 <xTaskGetSchedulerState+0x38>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d102      	bne.n	800420a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004204:	2302      	movs	r3, #2
 8004206:	607b      	str	r3, [r7, #4]
 8004208:	e001      	b.n	800420e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800420a:	2300      	movs	r3, #0
 800420c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800420e:	687b      	ldr	r3, [r7, #4]
	}
 8004210:	4618      	mov	r0, r3
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	bc80      	pop	{r7}
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	200003f4 	.word	0x200003f4
 8004220:	20000410 	.word	0x20000410

08004224 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d06c      	beq.n	8004314 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800423a:	4b39      	ldr	r3, [pc, #228]	; (8004320 <xTaskPriorityDisinherit+0xfc>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	429a      	cmp	r2, r3
 8004242:	d009      	beq.n	8004258 <xTaskPriorityDisinherit+0x34>
 8004244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004248:	f383 8811 	msr	BASEPRI, r3
 800424c:	f3bf 8f6f 	isb	sy
 8004250:	f3bf 8f4f 	dsb	sy
 8004254:	60fb      	str	r3, [r7, #12]
 8004256:	e7fe      	b.n	8004256 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800425c:	2b00      	cmp	r3, #0
 800425e:	d109      	bne.n	8004274 <xTaskPriorityDisinherit+0x50>
 8004260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	60bb      	str	r3, [r7, #8]
 8004272:	e7fe      	b.n	8004272 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004278:	1e5a      	subs	r2, r3, #1
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004286:	429a      	cmp	r2, r3
 8004288:	d044      	beq.n	8004314 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800428e:	2b00      	cmp	r3, #0
 8004290:	d140      	bne.n	8004314 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	3304      	adds	r3, #4
 8004296:	4618      	mov	r0, r3
 8004298:	f7fe fc99 	bl	8002bce <uxListRemove>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d115      	bne.n	80042ce <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a6:	491f      	ldr	r1, [pc, #124]	; (8004324 <xTaskPriorityDisinherit+0x100>)
 80042a8:	4613      	mov	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	4413      	add	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d10a      	bne.n	80042ce <xTaskPriorityDisinherit+0xaa>
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042bc:	2201      	movs	r2, #1
 80042be:	fa02 f303 	lsl.w	r3, r2, r3
 80042c2:	43da      	mvns	r2, r3
 80042c4:	4b18      	ldr	r3, [pc, #96]	; (8004328 <xTaskPriorityDisinherit+0x104>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4013      	ands	r3, r2
 80042ca:	4a17      	ldr	r2, [pc, #92]	; (8004328 <xTaskPriorityDisinherit+0x104>)
 80042cc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042da:	f1c3 0207 	rsb	r2, r3, #7
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e6:	2201      	movs	r2, #1
 80042e8:	409a      	lsls	r2, r3
 80042ea:	4b0f      	ldr	r3, [pc, #60]	; (8004328 <xTaskPriorityDisinherit+0x104>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	4a0d      	ldr	r2, [pc, #52]	; (8004328 <xTaskPriorityDisinherit+0x104>)
 80042f2:	6013      	str	r3, [r2, #0]
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4a08      	ldr	r2, [pc, #32]	; (8004324 <xTaskPriorityDisinherit+0x100>)
 8004302:	441a      	add	r2, r3
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	3304      	adds	r3, #4
 8004308:	4619      	mov	r1, r3
 800430a:	4610      	mov	r0, r2
 800430c:	f7fe fc04 	bl	8002b18 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004310:	2301      	movs	r3, #1
 8004312:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004314:	697b      	ldr	r3, [r7, #20]
	}
 8004316:	4618      	mov	r0, r3
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	200002e8 	.word	0x200002e8
 8004324:	200002ec 	.word	0x200002ec
 8004328:	200003f0 	.word	0x200003f0

0800432c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004336:	4b29      	ldr	r3, [pc, #164]	; (80043dc <prvAddCurrentTaskToDelayedList+0xb0>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800433c:	4b28      	ldr	r3, [pc, #160]	; (80043e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	3304      	adds	r3, #4
 8004342:	4618      	mov	r0, r3
 8004344:	f7fe fc43 	bl	8002bce <uxListRemove>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10b      	bne.n	8004366 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800434e:	4b24      	ldr	r3, [pc, #144]	; (80043e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004354:	2201      	movs	r2, #1
 8004356:	fa02 f303 	lsl.w	r3, r2, r3
 800435a:	43da      	mvns	r2, r3
 800435c:	4b21      	ldr	r3, [pc, #132]	; (80043e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4013      	ands	r3, r2
 8004362:	4a20      	ldr	r2, [pc, #128]	; (80043e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004364:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800436c:	d10a      	bne.n	8004384 <prvAddCurrentTaskToDelayedList+0x58>
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004374:	4b1a      	ldr	r3, [pc, #104]	; (80043e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	3304      	adds	r3, #4
 800437a:	4619      	mov	r1, r3
 800437c:	481a      	ldr	r0, [pc, #104]	; (80043e8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800437e:	f7fe fbcb 	bl	8002b18 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004382:	e026      	b.n	80043d2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4413      	add	r3, r2
 800438a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800438c:	4b14      	ldr	r3, [pc, #80]	; (80043e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	429a      	cmp	r2, r3
 800439a:	d209      	bcs.n	80043b0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800439c:	4b13      	ldr	r3, [pc, #76]	; (80043ec <prvAddCurrentTaskToDelayedList+0xc0>)
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	4b0f      	ldr	r3, [pc, #60]	; (80043e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3304      	adds	r3, #4
 80043a6:	4619      	mov	r1, r3
 80043a8:	4610      	mov	r0, r2
 80043aa:	f7fe fbd8 	bl	8002b5e <vListInsert>
}
 80043ae:	e010      	b.n	80043d2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043b0:	4b0f      	ldr	r3, [pc, #60]	; (80043f0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	4b0a      	ldr	r3, [pc, #40]	; (80043e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	3304      	adds	r3, #4
 80043ba:	4619      	mov	r1, r3
 80043bc:	4610      	mov	r0, r2
 80043be:	f7fe fbce 	bl	8002b5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80043c2:	4b0c      	ldr	r3, [pc, #48]	; (80043f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68ba      	ldr	r2, [r7, #8]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d202      	bcs.n	80043d2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80043cc:	4a09      	ldr	r2, [pc, #36]	; (80043f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	6013      	str	r3, [r2, #0]
}
 80043d2:	bf00      	nop
 80043d4:	3710      	adds	r7, #16
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	200003ec 	.word	0x200003ec
 80043e0:	200002e8 	.word	0x200002e8
 80043e4:	200003f0 	.word	0x200003f0
 80043e8:	200003d4 	.word	0x200003d4
 80043ec:	200003a4 	.word	0x200003a4
 80043f0:	200003a0 	.word	0x200003a0
 80043f4:	20000408 	.word	0x20000408

080043f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	3b04      	subs	r3, #4
 8004408:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004410:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	3b04      	subs	r3, #4
 8004416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	f023 0201 	bic.w	r2, r3, #1
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	3b04      	subs	r3, #4
 8004426:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004428:	4a08      	ldr	r2, [pc, #32]	; (800444c <pxPortInitialiseStack+0x54>)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	3b14      	subs	r3, #20
 8004432:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	3b20      	subs	r3, #32
 800443e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004440:	68fb      	ldr	r3, [r7, #12]
}
 8004442:	4618      	mov	r0, r3
 8004444:	3714      	adds	r7, #20
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr
 800444c:	08004451 	.word	0x08004451

08004450 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004456:	2300      	movs	r3, #0
 8004458:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800445a:	4b10      	ldr	r3, [pc, #64]	; (800449c <prvTaskExitError+0x4c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004462:	d009      	beq.n	8004478 <prvTaskExitError+0x28>
 8004464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004468:	f383 8811 	msr	BASEPRI, r3
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	f3bf 8f4f 	dsb	sy
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	e7fe      	b.n	8004476 <prvTaskExitError+0x26>
 8004478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447c:	f383 8811 	msr	BASEPRI, r3
 8004480:	f3bf 8f6f 	isb	sy
 8004484:	f3bf 8f4f 	dsb	sy
 8004488:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800448a:	bf00      	nop
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0fc      	beq.n	800448c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr
 800449c:	2000000c 	.word	0x2000000c

080044a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80044a0:	4b07      	ldr	r3, [pc, #28]	; (80044c0 <pxCurrentTCBConst2>)
 80044a2:	6819      	ldr	r1, [r3, #0]
 80044a4:	6808      	ldr	r0, [r1, #0]
 80044a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80044aa:	f380 8809 	msr	PSP, r0
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f04f 0000 	mov.w	r0, #0
 80044b6:	f380 8811 	msr	BASEPRI, r0
 80044ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80044be:	4770      	bx	lr

080044c0 <pxCurrentTCBConst2>:
 80044c0:	200002e8 	.word	0x200002e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop

080044c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80044c8:	4806      	ldr	r0, [pc, #24]	; (80044e4 <prvPortStartFirstTask+0x1c>)
 80044ca:	6800      	ldr	r0, [r0, #0]
 80044cc:	6800      	ldr	r0, [r0, #0]
 80044ce:	f380 8808 	msr	MSP, r0
 80044d2:	b662      	cpsie	i
 80044d4:	b661      	cpsie	f
 80044d6:	f3bf 8f4f 	dsb	sy
 80044da:	f3bf 8f6f 	isb	sy
 80044de:	df00      	svc	0
 80044e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80044e2:	bf00      	nop
 80044e4:	e000ed08 	.word	0xe000ed08

080044e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80044ee:	4b31      	ldr	r3, [pc, #196]	; (80045b4 <xPortStartScheduler+0xcc>)
 80044f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	22ff      	movs	r2, #255	; 0xff
 80044fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	b2db      	uxtb	r3, r3
 8004506:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004508:	78fb      	ldrb	r3, [r7, #3]
 800450a:	b2db      	uxtb	r3, r3
 800450c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004510:	b2da      	uxtb	r2, r3
 8004512:	4b29      	ldr	r3, [pc, #164]	; (80045b8 <xPortStartScheduler+0xd0>)
 8004514:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004516:	4b29      	ldr	r3, [pc, #164]	; (80045bc <xPortStartScheduler+0xd4>)
 8004518:	2207      	movs	r2, #7
 800451a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800451c:	e009      	b.n	8004532 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800451e:	4b27      	ldr	r3, [pc, #156]	; (80045bc <xPortStartScheduler+0xd4>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	3b01      	subs	r3, #1
 8004524:	4a25      	ldr	r2, [pc, #148]	; (80045bc <xPortStartScheduler+0xd4>)
 8004526:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004528:	78fb      	ldrb	r3, [r7, #3]
 800452a:	b2db      	uxtb	r3, r3
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	b2db      	uxtb	r3, r3
 8004530:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004532:	78fb      	ldrb	r3, [r7, #3]
 8004534:	b2db      	uxtb	r3, r3
 8004536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453a:	2b80      	cmp	r3, #128	; 0x80
 800453c:	d0ef      	beq.n	800451e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800453e:	4b1f      	ldr	r3, [pc, #124]	; (80045bc <xPortStartScheduler+0xd4>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f1c3 0307 	rsb	r3, r3, #7
 8004546:	2b04      	cmp	r3, #4
 8004548:	d009      	beq.n	800455e <xPortStartScheduler+0x76>
 800454a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	60bb      	str	r3, [r7, #8]
 800455c:	e7fe      	b.n	800455c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800455e:	4b17      	ldr	r3, [pc, #92]	; (80045bc <xPortStartScheduler+0xd4>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	021b      	lsls	r3, r3, #8
 8004564:	4a15      	ldr	r2, [pc, #84]	; (80045bc <xPortStartScheduler+0xd4>)
 8004566:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004568:	4b14      	ldr	r3, [pc, #80]	; (80045bc <xPortStartScheduler+0xd4>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004570:	4a12      	ldr	r2, [pc, #72]	; (80045bc <xPortStartScheduler+0xd4>)
 8004572:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	b2da      	uxtb	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800457c:	4b10      	ldr	r3, [pc, #64]	; (80045c0 <xPortStartScheduler+0xd8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a0f      	ldr	r2, [pc, #60]	; (80045c0 <xPortStartScheduler+0xd8>)
 8004582:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004586:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004588:	4b0d      	ldr	r3, [pc, #52]	; (80045c0 <xPortStartScheduler+0xd8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a0c      	ldr	r2, [pc, #48]	; (80045c0 <xPortStartScheduler+0xd8>)
 800458e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004592:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004594:	f000 f8b0 	bl	80046f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004598:	4b0a      	ldr	r3, [pc, #40]	; (80045c4 <xPortStartScheduler+0xdc>)
 800459a:	2200      	movs	r2, #0
 800459c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800459e:	f7ff ff93 	bl	80044c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80045a2:	f7ff fbe9 	bl	8003d78 <vTaskSwitchContext>
	prvTaskExitError();
 80045a6:	f7ff ff53 	bl	8004450 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	e000e400 	.word	0xe000e400
 80045b8:	20000414 	.word	0x20000414
 80045bc:	20000418 	.word	0x20000418
 80045c0:	e000ed20 	.word	0xe000ed20
 80045c4:	2000000c 	.word	0x2000000c

080045c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d2:	f383 8811 	msr	BASEPRI, r3
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	f3bf 8f4f 	dsb	sy
 80045de:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80045e0:	4b0e      	ldr	r3, [pc, #56]	; (800461c <vPortEnterCritical+0x54>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	3301      	adds	r3, #1
 80045e6:	4a0d      	ldr	r2, [pc, #52]	; (800461c <vPortEnterCritical+0x54>)
 80045e8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80045ea:	4b0c      	ldr	r3, [pc, #48]	; (800461c <vPortEnterCritical+0x54>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d10e      	bne.n	8004610 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80045f2:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <vPortEnterCritical+0x58>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d009      	beq.n	8004610 <vPortEnterCritical+0x48>
 80045fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004600:	f383 8811 	msr	BASEPRI, r3
 8004604:	f3bf 8f6f 	isb	sy
 8004608:	f3bf 8f4f 	dsb	sy
 800460c:	603b      	str	r3, [r7, #0]
 800460e:	e7fe      	b.n	800460e <vPortEnterCritical+0x46>
	}
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	2000000c 	.word	0x2000000c
 8004620:	e000ed04 	.word	0xe000ed04

08004624 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800462a:	4b10      	ldr	r3, [pc, #64]	; (800466c <vPortExitCritical+0x48>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d109      	bne.n	8004646 <vPortExitCritical+0x22>
 8004632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004636:	f383 8811 	msr	BASEPRI, r3
 800463a:	f3bf 8f6f 	isb	sy
 800463e:	f3bf 8f4f 	dsb	sy
 8004642:	607b      	str	r3, [r7, #4]
 8004644:	e7fe      	b.n	8004644 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004646:	4b09      	ldr	r3, [pc, #36]	; (800466c <vPortExitCritical+0x48>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3b01      	subs	r3, #1
 800464c:	4a07      	ldr	r2, [pc, #28]	; (800466c <vPortExitCritical+0x48>)
 800464e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004650:	4b06      	ldr	r3, [pc, #24]	; (800466c <vPortExitCritical+0x48>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d104      	bne.n	8004662 <vPortExitCritical+0x3e>
 8004658:	2300      	movs	r3, #0
 800465a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004662:	bf00      	nop
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	bc80      	pop	{r7}
 800466a:	4770      	bx	lr
 800466c:	2000000c 	.word	0x2000000c

08004670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004670:	f3ef 8009 	mrs	r0, PSP
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	4b0d      	ldr	r3, [pc, #52]	; (80046b0 <pxCurrentTCBConst>)
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004680:	6010      	str	r0, [r2, #0]
 8004682:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004686:	f04f 0050 	mov.w	r0, #80	; 0x50
 800468a:	f380 8811 	msr	BASEPRI, r0
 800468e:	f7ff fb73 	bl	8003d78 <vTaskSwitchContext>
 8004692:	f04f 0000 	mov.w	r0, #0
 8004696:	f380 8811 	msr	BASEPRI, r0
 800469a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800469e:	6819      	ldr	r1, [r3, #0]
 80046a0:	6808      	ldr	r0, [r1, #0]
 80046a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80046a6:	f380 8809 	msr	PSP, r0
 80046aa:	f3bf 8f6f 	isb	sy
 80046ae:	4770      	bx	lr

080046b0 <pxCurrentTCBConst>:
 80046b0:	200002e8 	.word	0x200002e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop

080046b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0
	__asm volatile
 80046be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c2:	f383 8811 	msr	BASEPRI, r3
 80046c6:	f3bf 8f6f 	isb	sy
 80046ca:	f3bf 8f4f 	dsb	sy
 80046ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80046d0:	f7ff fa96 	bl	8003c00 <xTaskIncrementTick>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80046da:	4b06      	ldr	r3, [pc, #24]	; (80046f4 <SysTick_Handler+0x3c>)
 80046dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046e0:	601a      	str	r2, [r3, #0]
 80046e2:	2300      	movs	r3, #0
 80046e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80046ec:	bf00      	nop
 80046ee:	3708      	adds	r7, #8
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	e000ed04 	.word	0xe000ed04

080046f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046fc:	4b0a      	ldr	r3, [pc, #40]	; (8004728 <vPortSetupTimerInterrupt+0x30>)
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004702:	4b0a      	ldr	r3, [pc, #40]	; (800472c <vPortSetupTimerInterrupt+0x34>)
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004708:	4b09      	ldr	r3, [pc, #36]	; (8004730 <vPortSetupTimerInterrupt+0x38>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a09      	ldr	r2, [pc, #36]	; (8004734 <vPortSetupTimerInterrupt+0x3c>)
 800470e:	fba2 2303 	umull	r2, r3, r2, r3
 8004712:	099b      	lsrs	r3, r3, #6
 8004714:	4a08      	ldr	r2, [pc, #32]	; (8004738 <vPortSetupTimerInterrupt+0x40>)
 8004716:	3b01      	subs	r3, #1
 8004718:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800471a:	4b03      	ldr	r3, [pc, #12]	; (8004728 <vPortSetupTimerInterrupt+0x30>)
 800471c:	2207      	movs	r2, #7
 800471e:	601a      	str	r2, [r3, #0]
}
 8004720:	bf00      	nop
 8004722:	46bd      	mov	sp, r7
 8004724:	bc80      	pop	{r7}
 8004726:	4770      	bx	lr
 8004728:	e000e010 	.word	0xe000e010
 800472c:	e000e018 	.word	0xe000e018
 8004730:	20000000 	.word	0x20000000
 8004734:	10624dd3 	.word	0x10624dd3
 8004738:	e000e014 	.word	0xe000e014

0800473c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004742:	f3ef 8305 	mrs	r3, IPSR
 8004746:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2b0f      	cmp	r3, #15
 800474c:	d913      	bls.n	8004776 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800474e:	4a15      	ldr	r2, [pc, #84]	; (80047a4 <vPortValidateInterruptPriority+0x68>)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4413      	add	r3, r2
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004758:	4b13      	ldr	r3, [pc, #76]	; (80047a8 <vPortValidateInterruptPriority+0x6c>)
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	7afa      	ldrb	r2, [r7, #11]
 800475e:	429a      	cmp	r2, r3
 8004760:	d209      	bcs.n	8004776 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004766:	f383 8811 	msr	BASEPRI, r3
 800476a:	f3bf 8f6f 	isb	sy
 800476e:	f3bf 8f4f 	dsb	sy
 8004772:	607b      	str	r3, [r7, #4]
 8004774:	e7fe      	b.n	8004774 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004776:	4b0d      	ldr	r3, [pc, #52]	; (80047ac <vPortValidateInterruptPriority+0x70>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800477e:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <vPortValidateInterruptPriority+0x74>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d909      	bls.n	800479a <vPortValidateInterruptPriority+0x5e>
 8004786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800478a:	f383 8811 	msr	BASEPRI, r3
 800478e:	f3bf 8f6f 	isb	sy
 8004792:	f3bf 8f4f 	dsb	sy
 8004796:	603b      	str	r3, [r7, #0]
 8004798:	e7fe      	b.n	8004798 <vPortValidateInterruptPriority+0x5c>
	}
 800479a:	bf00      	nop
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr
 80047a4:	e000e3f0 	.word	0xe000e3f0
 80047a8:	20000414 	.word	0x20000414
 80047ac:	e000ed0c 	.word	0xe000ed0c
 80047b0:	20000418 	.word	0x20000418

080047b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b08a      	sub	sp, #40	; 0x28
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80047bc:	2300      	movs	r3, #0
 80047be:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80047c0:	f7ff f974 	bl	8003aac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80047c4:	4b57      	ldr	r3, [pc, #348]	; (8004924 <pvPortMalloc+0x170>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d101      	bne.n	80047d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80047cc:	f000 f90c 	bl	80049e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80047d0:	4b55      	ldr	r3, [pc, #340]	; (8004928 <pvPortMalloc+0x174>)
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4013      	ands	r3, r2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f040 808c 	bne.w	80048f6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d01c      	beq.n	800481e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80047e4:	2208      	movs	r2, #8
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4413      	add	r3, r2
 80047ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d013      	beq.n	800481e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f023 0307 	bic.w	r3, r3, #7
 80047fc:	3308      	adds	r3, #8
 80047fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	2b00      	cmp	r3, #0
 8004808:	d009      	beq.n	800481e <pvPortMalloc+0x6a>
 800480a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480e:	f383 8811 	msr	BASEPRI, r3
 8004812:	f3bf 8f6f 	isb	sy
 8004816:	f3bf 8f4f 	dsb	sy
 800481a:	617b      	str	r3, [r7, #20]
 800481c:	e7fe      	b.n	800481c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d068      	beq.n	80048f6 <pvPortMalloc+0x142>
 8004824:	4b41      	ldr	r3, [pc, #260]	; (800492c <pvPortMalloc+0x178>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	429a      	cmp	r2, r3
 800482c:	d863      	bhi.n	80048f6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800482e:	4b40      	ldr	r3, [pc, #256]	; (8004930 <pvPortMalloc+0x17c>)
 8004830:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004832:	4b3f      	ldr	r3, [pc, #252]	; (8004930 <pvPortMalloc+0x17c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004838:	e004      	b.n	8004844 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800483a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800483e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	429a      	cmp	r2, r3
 800484c:	d903      	bls.n	8004856 <pvPortMalloc+0xa2>
 800484e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1f1      	bne.n	800483a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004856:	4b33      	ldr	r3, [pc, #204]	; (8004924 <pvPortMalloc+0x170>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800485c:	429a      	cmp	r2, r3
 800485e:	d04a      	beq.n	80048f6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004860:	6a3b      	ldr	r3, [r7, #32]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2208      	movs	r2, #8
 8004866:	4413      	add	r3, r2
 8004868:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004874:	685a      	ldr	r2, [r3, #4]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	1ad2      	subs	r2, r2, r3
 800487a:	2308      	movs	r3, #8
 800487c:	005b      	lsls	r3, r3, #1
 800487e:	429a      	cmp	r2, r3
 8004880:	d91e      	bls.n	80048c0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4413      	add	r3, r2
 8004888:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	2b00      	cmp	r3, #0
 8004892:	d009      	beq.n	80048a8 <pvPortMalloc+0xf4>
 8004894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004898:	f383 8811 	msr	BASEPRI, r3
 800489c:	f3bf 8f6f 	isb	sy
 80048a0:	f3bf 8f4f 	dsb	sy
 80048a4:	613b      	str	r3, [r7, #16]
 80048a6:	e7fe      	b.n	80048a6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80048a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	1ad2      	subs	r2, r2, r3
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80048b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80048ba:	69b8      	ldr	r0, [r7, #24]
 80048bc:	f000 f8f6 	bl	8004aac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80048c0:	4b1a      	ldr	r3, [pc, #104]	; (800492c <pvPortMalloc+0x178>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	4a18      	ldr	r2, [pc, #96]	; (800492c <pvPortMalloc+0x178>)
 80048cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80048ce:	4b17      	ldr	r3, [pc, #92]	; (800492c <pvPortMalloc+0x178>)
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	4b18      	ldr	r3, [pc, #96]	; (8004934 <pvPortMalloc+0x180>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d203      	bcs.n	80048e2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80048da:	4b14      	ldr	r3, [pc, #80]	; (800492c <pvPortMalloc+0x178>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a15      	ldr	r2, [pc, #84]	; (8004934 <pvPortMalloc+0x180>)
 80048e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80048e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e4:	685a      	ldr	r2, [r3, #4]
 80048e6:	4b10      	ldr	r3, [pc, #64]	; (8004928 <pvPortMalloc+0x174>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	431a      	orrs	r2, r3
 80048ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048f6:	f7ff f8e7 	bl	8003ac8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	f003 0307 	and.w	r3, r3, #7
 8004900:	2b00      	cmp	r3, #0
 8004902:	d009      	beq.n	8004918 <pvPortMalloc+0x164>
 8004904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004908:	f383 8811 	msr	BASEPRI, r3
 800490c:	f3bf 8f6f 	isb	sy
 8004910:	f3bf 8f4f 	dsb	sy
 8004914:	60fb      	str	r3, [r7, #12]
 8004916:	e7fe      	b.n	8004916 <pvPortMalloc+0x162>
	return pvReturn;
 8004918:	69fb      	ldr	r3, [r7, #28]
}
 800491a:	4618      	mov	r0, r3
 800491c:	3728      	adds	r7, #40	; 0x28
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	20001024 	.word	0x20001024
 8004928:	20001030 	.word	0x20001030
 800492c:	20001028 	.word	0x20001028
 8004930:	2000101c 	.word	0x2000101c
 8004934:	2000102c 	.word	0x2000102c

08004938 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d046      	beq.n	80049d8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800494a:	2308      	movs	r3, #8
 800494c:	425b      	negs	r3, r3
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	4413      	add	r3, r2
 8004952:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	4b20      	ldr	r3, [pc, #128]	; (80049e0 <vPortFree+0xa8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4013      	ands	r3, r2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d109      	bne.n	800497a <vPortFree+0x42>
 8004966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496a:	f383 8811 	msr	BASEPRI, r3
 800496e:	f3bf 8f6f 	isb	sy
 8004972:	f3bf 8f4f 	dsb	sy
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	e7fe      	b.n	8004978 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d009      	beq.n	8004996 <vPortFree+0x5e>
 8004982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004986:	f383 8811 	msr	BASEPRI, r3
 800498a:	f3bf 8f6f 	isb	sy
 800498e:	f3bf 8f4f 	dsb	sy
 8004992:	60bb      	str	r3, [r7, #8]
 8004994:	e7fe      	b.n	8004994 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	4b11      	ldr	r3, [pc, #68]	; (80049e0 <vPortFree+0xa8>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4013      	ands	r3, r2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d019      	beq.n	80049d8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d115      	bne.n	80049d8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	4b0b      	ldr	r3, [pc, #44]	; (80049e0 <vPortFree+0xa8>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	43db      	mvns	r3, r3
 80049b6:	401a      	ands	r2, r3
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80049bc:	f7ff f876 	bl	8003aac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	685a      	ldr	r2, [r3, #4]
 80049c4:	4b07      	ldr	r3, [pc, #28]	; (80049e4 <vPortFree+0xac>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4413      	add	r3, r2
 80049ca:	4a06      	ldr	r2, [pc, #24]	; (80049e4 <vPortFree+0xac>)
 80049cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80049ce:	6938      	ldr	r0, [r7, #16]
 80049d0:	f000 f86c 	bl	8004aac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80049d4:	f7ff f878 	bl	8003ac8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049d8:	bf00      	nop
 80049da:	3718      	adds	r7, #24
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	20001030 	.word	0x20001030
 80049e4:	20001028 	.word	0x20001028

080049e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80049f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049f4:	4b27      	ldr	r3, [pc, #156]	; (8004a94 <prvHeapInit+0xac>)
 80049f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00c      	beq.n	8004a1c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	3307      	adds	r3, #7
 8004a06:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f023 0307 	bic.w	r3, r3, #7
 8004a0e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	4a1f      	ldr	r2, [pc, #124]	; (8004a94 <prvHeapInit+0xac>)
 8004a18:	4413      	add	r3, r2
 8004a1a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a20:	4a1d      	ldr	r2, [pc, #116]	; (8004a98 <prvHeapInit+0xb0>)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a26:	4b1c      	ldr	r3, [pc, #112]	; (8004a98 <prvHeapInit+0xb0>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	4413      	add	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a34:	2208      	movs	r2, #8
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f023 0307 	bic.w	r3, r3, #7
 8004a42:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	4a15      	ldr	r2, [pc, #84]	; (8004a9c <prvHeapInit+0xb4>)
 8004a48:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a4a:	4b14      	ldr	r3, [pc, #80]	; (8004a9c <prvHeapInit+0xb4>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a52:	4b12      	ldr	r3, [pc, #72]	; (8004a9c <prvHeapInit+0xb4>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2200      	movs	r2, #0
 8004a58:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	1ad2      	subs	r2, r2, r3
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a68:	4b0c      	ldr	r3, [pc, #48]	; (8004a9c <prvHeapInit+0xb4>)
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	4a0a      	ldr	r2, [pc, #40]	; (8004aa0 <prvHeapInit+0xb8>)
 8004a76:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	4a09      	ldr	r2, [pc, #36]	; (8004aa4 <prvHeapInit+0xbc>)
 8004a7e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a80:	4b09      	ldr	r3, [pc, #36]	; (8004aa8 <prvHeapInit+0xc0>)
 8004a82:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a86:	601a      	str	r2, [r3, #0]
}
 8004a88:	bf00      	nop
 8004a8a:	3714      	adds	r7, #20
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bc80      	pop	{r7}
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	2000041c 	.word	0x2000041c
 8004a98:	2000101c 	.word	0x2000101c
 8004a9c:	20001024 	.word	0x20001024
 8004aa0:	2000102c 	.word	0x2000102c
 8004aa4:	20001028 	.word	0x20001028
 8004aa8:	20001030 	.word	0x20001030

08004aac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004ab4:	4b27      	ldr	r3, [pc, #156]	; (8004b54 <prvInsertBlockIntoFreeList+0xa8>)
 8004ab6:	60fb      	str	r3, [r7, #12]
 8004ab8:	e002      	b.n	8004ac0 <prvInsertBlockIntoFreeList+0x14>
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	60fb      	str	r3, [r7, #12]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d8f7      	bhi.n	8004aba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	4413      	add	r3, r2
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d108      	bne.n	8004aee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	441a      	add	r2, r3
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	68ba      	ldr	r2, [r7, #8]
 8004af8:	441a      	add	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d118      	bne.n	8004b34 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	4b14      	ldr	r3, [pc, #80]	; (8004b58 <prvInsertBlockIntoFreeList+0xac>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d00d      	beq.n	8004b2a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	441a      	add	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	e008      	b.n	8004b3c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b2a:	4b0b      	ldr	r3, [pc, #44]	; (8004b58 <prvInsertBlockIntoFreeList+0xac>)
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	e003      	b.n	8004b3c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b3c:	68fa      	ldr	r2, [r7, #12]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d002      	beq.n	8004b4a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b4a:	bf00      	nop
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr
 8004b54:	2000101c 	.word	0x2000101c
 8004b58:	20001024 	.word	0x20001024

08004b5c <__errno>:
 8004b5c:	4b01      	ldr	r3, [pc, #4]	; (8004b64 <__errno+0x8>)
 8004b5e:	6818      	ldr	r0, [r3, #0]
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	20000010 	.word	0x20000010

08004b68 <__libc_init_array>:
 8004b68:	b570      	push	{r4, r5, r6, lr}
 8004b6a:	2500      	movs	r5, #0
 8004b6c:	4e0c      	ldr	r6, [pc, #48]	; (8004ba0 <__libc_init_array+0x38>)
 8004b6e:	4c0d      	ldr	r4, [pc, #52]	; (8004ba4 <__libc_init_array+0x3c>)
 8004b70:	1ba4      	subs	r4, r4, r6
 8004b72:	10a4      	asrs	r4, r4, #2
 8004b74:	42a5      	cmp	r5, r4
 8004b76:	d109      	bne.n	8004b8c <__libc_init_array+0x24>
 8004b78:	f000 fc36 	bl	80053e8 <_init>
 8004b7c:	2500      	movs	r5, #0
 8004b7e:	4e0a      	ldr	r6, [pc, #40]	; (8004ba8 <__libc_init_array+0x40>)
 8004b80:	4c0a      	ldr	r4, [pc, #40]	; (8004bac <__libc_init_array+0x44>)
 8004b82:	1ba4      	subs	r4, r4, r6
 8004b84:	10a4      	asrs	r4, r4, #2
 8004b86:	42a5      	cmp	r5, r4
 8004b88:	d105      	bne.n	8004b96 <__libc_init_array+0x2e>
 8004b8a:	bd70      	pop	{r4, r5, r6, pc}
 8004b8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b90:	4798      	blx	r3
 8004b92:	3501      	adds	r5, #1
 8004b94:	e7ee      	b.n	8004b74 <__libc_init_array+0xc>
 8004b96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b9a:	4798      	blx	r3
 8004b9c:	3501      	adds	r5, #1
 8004b9e:	e7f2      	b.n	8004b86 <__libc_init_array+0x1e>
 8004ba0:	0800552c 	.word	0x0800552c
 8004ba4:	0800552c 	.word	0x0800552c
 8004ba8:	0800552c 	.word	0x0800552c
 8004bac:	08005530 	.word	0x08005530

08004bb0 <memcpy>:
 8004bb0:	b510      	push	{r4, lr}
 8004bb2:	1e43      	subs	r3, r0, #1
 8004bb4:	440a      	add	r2, r1
 8004bb6:	4291      	cmp	r1, r2
 8004bb8:	d100      	bne.n	8004bbc <memcpy+0xc>
 8004bba:	bd10      	pop	{r4, pc}
 8004bbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bc4:	e7f7      	b.n	8004bb6 <memcpy+0x6>

08004bc6 <memset>:
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	4402      	add	r2, r0
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d100      	bne.n	8004bd0 <memset+0xa>
 8004bce:	4770      	bx	lr
 8004bd0:	f803 1b01 	strb.w	r1, [r3], #1
 8004bd4:	e7f9      	b.n	8004bca <memset+0x4>
	...

08004bd8 <siprintf>:
 8004bd8:	b40e      	push	{r1, r2, r3}
 8004bda:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004bde:	b500      	push	{lr}
 8004be0:	b09c      	sub	sp, #112	; 0x70
 8004be2:	ab1d      	add	r3, sp, #116	; 0x74
 8004be4:	9002      	str	r0, [sp, #8]
 8004be6:	9006      	str	r0, [sp, #24]
 8004be8:	9107      	str	r1, [sp, #28]
 8004bea:	9104      	str	r1, [sp, #16]
 8004bec:	4808      	ldr	r0, [pc, #32]	; (8004c10 <siprintf+0x38>)
 8004bee:	4909      	ldr	r1, [pc, #36]	; (8004c14 <siprintf+0x3c>)
 8004bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bf4:	9105      	str	r1, [sp, #20]
 8004bf6:	6800      	ldr	r0, [r0, #0]
 8004bf8:	a902      	add	r1, sp, #8
 8004bfa:	9301      	str	r3, [sp, #4]
 8004bfc:	f000 f866 	bl	8004ccc <_svfiprintf_r>
 8004c00:	2200      	movs	r2, #0
 8004c02:	9b02      	ldr	r3, [sp, #8]
 8004c04:	701a      	strb	r2, [r3, #0]
 8004c06:	b01c      	add	sp, #112	; 0x70
 8004c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c0c:	b003      	add	sp, #12
 8004c0e:	4770      	bx	lr
 8004c10:	20000010 	.word	0x20000010
 8004c14:	ffff0208 	.word	0xffff0208

08004c18 <__ssputs_r>:
 8004c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c1c:	688e      	ldr	r6, [r1, #8]
 8004c1e:	4682      	mov	sl, r0
 8004c20:	429e      	cmp	r6, r3
 8004c22:	460c      	mov	r4, r1
 8004c24:	4690      	mov	r8, r2
 8004c26:	4699      	mov	r9, r3
 8004c28:	d837      	bhi.n	8004c9a <__ssputs_r+0x82>
 8004c2a:	898a      	ldrh	r2, [r1, #12]
 8004c2c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c30:	d031      	beq.n	8004c96 <__ssputs_r+0x7e>
 8004c32:	2302      	movs	r3, #2
 8004c34:	6825      	ldr	r5, [r4, #0]
 8004c36:	6909      	ldr	r1, [r1, #16]
 8004c38:	1a6f      	subs	r7, r5, r1
 8004c3a:	6965      	ldr	r5, [r4, #20]
 8004c3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c40:	fb95 f5f3 	sdiv	r5, r5, r3
 8004c44:	f109 0301 	add.w	r3, r9, #1
 8004c48:	443b      	add	r3, r7
 8004c4a:	429d      	cmp	r5, r3
 8004c4c:	bf38      	it	cc
 8004c4e:	461d      	movcc	r5, r3
 8004c50:	0553      	lsls	r3, r2, #21
 8004c52:	d530      	bpl.n	8004cb6 <__ssputs_r+0x9e>
 8004c54:	4629      	mov	r1, r5
 8004c56:	f000 fb2d 	bl	80052b4 <_malloc_r>
 8004c5a:	4606      	mov	r6, r0
 8004c5c:	b950      	cbnz	r0, 8004c74 <__ssputs_r+0x5c>
 8004c5e:	230c      	movs	r3, #12
 8004c60:	f04f 30ff 	mov.w	r0, #4294967295
 8004c64:	f8ca 3000 	str.w	r3, [sl]
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c6e:	81a3      	strh	r3, [r4, #12]
 8004c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c74:	463a      	mov	r2, r7
 8004c76:	6921      	ldr	r1, [r4, #16]
 8004c78:	f7ff ff9a 	bl	8004bb0 <memcpy>
 8004c7c:	89a3      	ldrh	r3, [r4, #12]
 8004c7e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c86:	81a3      	strh	r3, [r4, #12]
 8004c88:	6126      	str	r6, [r4, #16]
 8004c8a:	443e      	add	r6, r7
 8004c8c:	6026      	str	r6, [r4, #0]
 8004c8e:	464e      	mov	r6, r9
 8004c90:	6165      	str	r5, [r4, #20]
 8004c92:	1bed      	subs	r5, r5, r7
 8004c94:	60a5      	str	r5, [r4, #8]
 8004c96:	454e      	cmp	r6, r9
 8004c98:	d900      	bls.n	8004c9c <__ssputs_r+0x84>
 8004c9a:	464e      	mov	r6, r9
 8004c9c:	4632      	mov	r2, r6
 8004c9e:	4641      	mov	r1, r8
 8004ca0:	6820      	ldr	r0, [r4, #0]
 8004ca2:	f000 faa1 	bl	80051e8 <memmove>
 8004ca6:	68a3      	ldr	r3, [r4, #8]
 8004ca8:	2000      	movs	r0, #0
 8004caa:	1b9b      	subs	r3, r3, r6
 8004cac:	60a3      	str	r3, [r4, #8]
 8004cae:	6823      	ldr	r3, [r4, #0]
 8004cb0:	441e      	add	r6, r3
 8004cb2:	6026      	str	r6, [r4, #0]
 8004cb4:	e7dc      	b.n	8004c70 <__ssputs_r+0x58>
 8004cb6:	462a      	mov	r2, r5
 8004cb8:	f000 fb56 	bl	8005368 <_realloc_r>
 8004cbc:	4606      	mov	r6, r0
 8004cbe:	2800      	cmp	r0, #0
 8004cc0:	d1e2      	bne.n	8004c88 <__ssputs_r+0x70>
 8004cc2:	6921      	ldr	r1, [r4, #16]
 8004cc4:	4650      	mov	r0, sl
 8004cc6:	f000 faa9 	bl	800521c <_free_r>
 8004cca:	e7c8      	b.n	8004c5e <__ssputs_r+0x46>

08004ccc <_svfiprintf_r>:
 8004ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cd0:	461d      	mov	r5, r3
 8004cd2:	898b      	ldrh	r3, [r1, #12]
 8004cd4:	b09d      	sub	sp, #116	; 0x74
 8004cd6:	061f      	lsls	r7, r3, #24
 8004cd8:	4680      	mov	r8, r0
 8004cda:	460c      	mov	r4, r1
 8004cdc:	4616      	mov	r6, r2
 8004cde:	d50f      	bpl.n	8004d00 <_svfiprintf_r+0x34>
 8004ce0:	690b      	ldr	r3, [r1, #16]
 8004ce2:	b96b      	cbnz	r3, 8004d00 <_svfiprintf_r+0x34>
 8004ce4:	2140      	movs	r1, #64	; 0x40
 8004ce6:	f000 fae5 	bl	80052b4 <_malloc_r>
 8004cea:	6020      	str	r0, [r4, #0]
 8004cec:	6120      	str	r0, [r4, #16]
 8004cee:	b928      	cbnz	r0, 8004cfc <_svfiprintf_r+0x30>
 8004cf0:	230c      	movs	r3, #12
 8004cf2:	f8c8 3000 	str.w	r3, [r8]
 8004cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cfa:	e0c8      	b.n	8004e8e <_svfiprintf_r+0x1c2>
 8004cfc:	2340      	movs	r3, #64	; 0x40
 8004cfe:	6163      	str	r3, [r4, #20]
 8004d00:	2300      	movs	r3, #0
 8004d02:	9309      	str	r3, [sp, #36]	; 0x24
 8004d04:	2320      	movs	r3, #32
 8004d06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d0a:	2330      	movs	r3, #48	; 0x30
 8004d0c:	f04f 0b01 	mov.w	fp, #1
 8004d10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d14:	9503      	str	r5, [sp, #12]
 8004d16:	4637      	mov	r7, r6
 8004d18:	463d      	mov	r5, r7
 8004d1a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004d1e:	b10b      	cbz	r3, 8004d24 <_svfiprintf_r+0x58>
 8004d20:	2b25      	cmp	r3, #37	; 0x25
 8004d22:	d13e      	bne.n	8004da2 <_svfiprintf_r+0xd6>
 8004d24:	ebb7 0a06 	subs.w	sl, r7, r6
 8004d28:	d00b      	beq.n	8004d42 <_svfiprintf_r+0x76>
 8004d2a:	4653      	mov	r3, sl
 8004d2c:	4632      	mov	r2, r6
 8004d2e:	4621      	mov	r1, r4
 8004d30:	4640      	mov	r0, r8
 8004d32:	f7ff ff71 	bl	8004c18 <__ssputs_r>
 8004d36:	3001      	adds	r0, #1
 8004d38:	f000 80a4 	beq.w	8004e84 <_svfiprintf_r+0x1b8>
 8004d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d3e:	4453      	add	r3, sl
 8004d40:	9309      	str	r3, [sp, #36]	; 0x24
 8004d42:	783b      	ldrb	r3, [r7, #0]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 809d 	beq.w	8004e84 <_svfiprintf_r+0x1b8>
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d54:	9304      	str	r3, [sp, #16]
 8004d56:	9307      	str	r3, [sp, #28]
 8004d58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d5c:	931a      	str	r3, [sp, #104]	; 0x68
 8004d5e:	462f      	mov	r7, r5
 8004d60:	2205      	movs	r2, #5
 8004d62:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004d66:	4850      	ldr	r0, [pc, #320]	; (8004ea8 <_svfiprintf_r+0x1dc>)
 8004d68:	f000 fa30 	bl	80051cc <memchr>
 8004d6c:	9b04      	ldr	r3, [sp, #16]
 8004d6e:	b9d0      	cbnz	r0, 8004da6 <_svfiprintf_r+0xda>
 8004d70:	06d9      	lsls	r1, r3, #27
 8004d72:	bf44      	itt	mi
 8004d74:	2220      	movmi	r2, #32
 8004d76:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d7a:	071a      	lsls	r2, r3, #28
 8004d7c:	bf44      	itt	mi
 8004d7e:	222b      	movmi	r2, #43	; 0x2b
 8004d80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d84:	782a      	ldrb	r2, [r5, #0]
 8004d86:	2a2a      	cmp	r2, #42	; 0x2a
 8004d88:	d015      	beq.n	8004db6 <_svfiprintf_r+0xea>
 8004d8a:	462f      	mov	r7, r5
 8004d8c:	2000      	movs	r0, #0
 8004d8e:	250a      	movs	r5, #10
 8004d90:	9a07      	ldr	r2, [sp, #28]
 8004d92:	4639      	mov	r1, r7
 8004d94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d98:	3b30      	subs	r3, #48	; 0x30
 8004d9a:	2b09      	cmp	r3, #9
 8004d9c:	d94d      	bls.n	8004e3a <_svfiprintf_r+0x16e>
 8004d9e:	b1b8      	cbz	r0, 8004dd0 <_svfiprintf_r+0x104>
 8004da0:	e00f      	b.n	8004dc2 <_svfiprintf_r+0xf6>
 8004da2:	462f      	mov	r7, r5
 8004da4:	e7b8      	b.n	8004d18 <_svfiprintf_r+0x4c>
 8004da6:	4a40      	ldr	r2, [pc, #256]	; (8004ea8 <_svfiprintf_r+0x1dc>)
 8004da8:	463d      	mov	r5, r7
 8004daa:	1a80      	subs	r0, r0, r2
 8004dac:	fa0b f000 	lsl.w	r0, fp, r0
 8004db0:	4318      	orrs	r0, r3
 8004db2:	9004      	str	r0, [sp, #16]
 8004db4:	e7d3      	b.n	8004d5e <_svfiprintf_r+0x92>
 8004db6:	9a03      	ldr	r2, [sp, #12]
 8004db8:	1d11      	adds	r1, r2, #4
 8004dba:	6812      	ldr	r2, [r2, #0]
 8004dbc:	9103      	str	r1, [sp, #12]
 8004dbe:	2a00      	cmp	r2, #0
 8004dc0:	db01      	blt.n	8004dc6 <_svfiprintf_r+0xfa>
 8004dc2:	9207      	str	r2, [sp, #28]
 8004dc4:	e004      	b.n	8004dd0 <_svfiprintf_r+0x104>
 8004dc6:	4252      	negs	r2, r2
 8004dc8:	f043 0302 	orr.w	r3, r3, #2
 8004dcc:	9207      	str	r2, [sp, #28]
 8004dce:	9304      	str	r3, [sp, #16]
 8004dd0:	783b      	ldrb	r3, [r7, #0]
 8004dd2:	2b2e      	cmp	r3, #46	; 0x2e
 8004dd4:	d10c      	bne.n	8004df0 <_svfiprintf_r+0x124>
 8004dd6:	787b      	ldrb	r3, [r7, #1]
 8004dd8:	2b2a      	cmp	r3, #42	; 0x2a
 8004dda:	d133      	bne.n	8004e44 <_svfiprintf_r+0x178>
 8004ddc:	9b03      	ldr	r3, [sp, #12]
 8004dde:	3702      	adds	r7, #2
 8004de0:	1d1a      	adds	r2, r3, #4
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	9203      	str	r2, [sp, #12]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	bfb8      	it	lt
 8004dea:	f04f 33ff 	movlt.w	r3, #4294967295
 8004dee:	9305      	str	r3, [sp, #20]
 8004df0:	4d2e      	ldr	r5, [pc, #184]	; (8004eac <_svfiprintf_r+0x1e0>)
 8004df2:	2203      	movs	r2, #3
 8004df4:	7839      	ldrb	r1, [r7, #0]
 8004df6:	4628      	mov	r0, r5
 8004df8:	f000 f9e8 	bl	80051cc <memchr>
 8004dfc:	b138      	cbz	r0, 8004e0e <_svfiprintf_r+0x142>
 8004dfe:	2340      	movs	r3, #64	; 0x40
 8004e00:	1b40      	subs	r0, r0, r5
 8004e02:	fa03 f000 	lsl.w	r0, r3, r0
 8004e06:	9b04      	ldr	r3, [sp, #16]
 8004e08:	3701      	adds	r7, #1
 8004e0a:	4303      	orrs	r3, r0
 8004e0c:	9304      	str	r3, [sp, #16]
 8004e0e:	7839      	ldrb	r1, [r7, #0]
 8004e10:	2206      	movs	r2, #6
 8004e12:	4827      	ldr	r0, [pc, #156]	; (8004eb0 <_svfiprintf_r+0x1e4>)
 8004e14:	1c7e      	adds	r6, r7, #1
 8004e16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e1a:	f000 f9d7 	bl	80051cc <memchr>
 8004e1e:	2800      	cmp	r0, #0
 8004e20:	d038      	beq.n	8004e94 <_svfiprintf_r+0x1c8>
 8004e22:	4b24      	ldr	r3, [pc, #144]	; (8004eb4 <_svfiprintf_r+0x1e8>)
 8004e24:	bb13      	cbnz	r3, 8004e6c <_svfiprintf_r+0x1a0>
 8004e26:	9b03      	ldr	r3, [sp, #12]
 8004e28:	3307      	adds	r3, #7
 8004e2a:	f023 0307 	bic.w	r3, r3, #7
 8004e2e:	3308      	adds	r3, #8
 8004e30:	9303      	str	r3, [sp, #12]
 8004e32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e34:	444b      	add	r3, r9
 8004e36:	9309      	str	r3, [sp, #36]	; 0x24
 8004e38:	e76d      	b.n	8004d16 <_svfiprintf_r+0x4a>
 8004e3a:	fb05 3202 	mla	r2, r5, r2, r3
 8004e3e:	2001      	movs	r0, #1
 8004e40:	460f      	mov	r7, r1
 8004e42:	e7a6      	b.n	8004d92 <_svfiprintf_r+0xc6>
 8004e44:	2300      	movs	r3, #0
 8004e46:	250a      	movs	r5, #10
 8004e48:	4619      	mov	r1, r3
 8004e4a:	3701      	adds	r7, #1
 8004e4c:	9305      	str	r3, [sp, #20]
 8004e4e:	4638      	mov	r0, r7
 8004e50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e54:	3a30      	subs	r2, #48	; 0x30
 8004e56:	2a09      	cmp	r2, #9
 8004e58:	d903      	bls.n	8004e62 <_svfiprintf_r+0x196>
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0c8      	beq.n	8004df0 <_svfiprintf_r+0x124>
 8004e5e:	9105      	str	r1, [sp, #20]
 8004e60:	e7c6      	b.n	8004df0 <_svfiprintf_r+0x124>
 8004e62:	fb05 2101 	mla	r1, r5, r1, r2
 8004e66:	2301      	movs	r3, #1
 8004e68:	4607      	mov	r7, r0
 8004e6a:	e7f0      	b.n	8004e4e <_svfiprintf_r+0x182>
 8004e6c:	ab03      	add	r3, sp, #12
 8004e6e:	9300      	str	r3, [sp, #0]
 8004e70:	4622      	mov	r2, r4
 8004e72:	4b11      	ldr	r3, [pc, #68]	; (8004eb8 <_svfiprintf_r+0x1ec>)
 8004e74:	a904      	add	r1, sp, #16
 8004e76:	4640      	mov	r0, r8
 8004e78:	f3af 8000 	nop.w
 8004e7c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004e80:	4681      	mov	r9, r0
 8004e82:	d1d6      	bne.n	8004e32 <_svfiprintf_r+0x166>
 8004e84:	89a3      	ldrh	r3, [r4, #12]
 8004e86:	065b      	lsls	r3, r3, #25
 8004e88:	f53f af35 	bmi.w	8004cf6 <_svfiprintf_r+0x2a>
 8004e8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e8e:	b01d      	add	sp, #116	; 0x74
 8004e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e94:	ab03      	add	r3, sp, #12
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	4622      	mov	r2, r4
 8004e9a:	4b07      	ldr	r3, [pc, #28]	; (8004eb8 <_svfiprintf_r+0x1ec>)
 8004e9c:	a904      	add	r1, sp, #16
 8004e9e:	4640      	mov	r0, r8
 8004ea0:	f000 f882 	bl	8004fa8 <_printf_i>
 8004ea4:	e7ea      	b.n	8004e7c <_svfiprintf_r+0x1b0>
 8004ea6:	bf00      	nop
 8004ea8:	080054f8 	.word	0x080054f8
 8004eac:	080054fe 	.word	0x080054fe
 8004eb0:	08005502 	.word	0x08005502
 8004eb4:	00000000 	.word	0x00000000
 8004eb8:	08004c19 	.word	0x08004c19

08004ebc <_printf_common>:
 8004ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ec0:	4691      	mov	r9, r2
 8004ec2:	461f      	mov	r7, r3
 8004ec4:	688a      	ldr	r2, [r1, #8]
 8004ec6:	690b      	ldr	r3, [r1, #16]
 8004ec8:	4606      	mov	r6, r0
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	bfb8      	it	lt
 8004ece:	4613      	movlt	r3, r2
 8004ed0:	f8c9 3000 	str.w	r3, [r9]
 8004ed4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ed8:	460c      	mov	r4, r1
 8004eda:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ede:	b112      	cbz	r2, 8004ee6 <_printf_common+0x2a>
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	f8c9 3000 	str.w	r3, [r9]
 8004ee6:	6823      	ldr	r3, [r4, #0]
 8004ee8:	0699      	lsls	r1, r3, #26
 8004eea:	bf42      	ittt	mi
 8004eec:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004ef0:	3302      	addmi	r3, #2
 8004ef2:	f8c9 3000 	strmi.w	r3, [r9]
 8004ef6:	6825      	ldr	r5, [r4, #0]
 8004ef8:	f015 0506 	ands.w	r5, r5, #6
 8004efc:	d107      	bne.n	8004f0e <_printf_common+0x52>
 8004efe:	f104 0a19 	add.w	sl, r4, #25
 8004f02:	68e3      	ldr	r3, [r4, #12]
 8004f04:	f8d9 2000 	ldr.w	r2, [r9]
 8004f08:	1a9b      	subs	r3, r3, r2
 8004f0a:	42ab      	cmp	r3, r5
 8004f0c:	dc29      	bgt.n	8004f62 <_printf_common+0xa6>
 8004f0e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004f12:	6822      	ldr	r2, [r4, #0]
 8004f14:	3300      	adds	r3, #0
 8004f16:	bf18      	it	ne
 8004f18:	2301      	movne	r3, #1
 8004f1a:	0692      	lsls	r2, r2, #26
 8004f1c:	d42e      	bmi.n	8004f7c <_printf_common+0xc0>
 8004f1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f22:	4639      	mov	r1, r7
 8004f24:	4630      	mov	r0, r6
 8004f26:	47c0      	blx	r8
 8004f28:	3001      	adds	r0, #1
 8004f2a:	d021      	beq.n	8004f70 <_printf_common+0xb4>
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	68e5      	ldr	r5, [r4, #12]
 8004f30:	f003 0306 	and.w	r3, r3, #6
 8004f34:	2b04      	cmp	r3, #4
 8004f36:	bf18      	it	ne
 8004f38:	2500      	movne	r5, #0
 8004f3a:	f8d9 2000 	ldr.w	r2, [r9]
 8004f3e:	f04f 0900 	mov.w	r9, #0
 8004f42:	bf08      	it	eq
 8004f44:	1aad      	subeq	r5, r5, r2
 8004f46:	68a3      	ldr	r3, [r4, #8]
 8004f48:	6922      	ldr	r2, [r4, #16]
 8004f4a:	bf08      	it	eq
 8004f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f50:	4293      	cmp	r3, r2
 8004f52:	bfc4      	itt	gt
 8004f54:	1a9b      	subgt	r3, r3, r2
 8004f56:	18ed      	addgt	r5, r5, r3
 8004f58:	341a      	adds	r4, #26
 8004f5a:	454d      	cmp	r5, r9
 8004f5c:	d11a      	bne.n	8004f94 <_printf_common+0xd8>
 8004f5e:	2000      	movs	r0, #0
 8004f60:	e008      	b.n	8004f74 <_printf_common+0xb8>
 8004f62:	2301      	movs	r3, #1
 8004f64:	4652      	mov	r2, sl
 8004f66:	4639      	mov	r1, r7
 8004f68:	4630      	mov	r0, r6
 8004f6a:	47c0      	blx	r8
 8004f6c:	3001      	adds	r0, #1
 8004f6e:	d103      	bne.n	8004f78 <_printf_common+0xbc>
 8004f70:	f04f 30ff 	mov.w	r0, #4294967295
 8004f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f78:	3501      	adds	r5, #1
 8004f7a:	e7c2      	b.n	8004f02 <_printf_common+0x46>
 8004f7c:	2030      	movs	r0, #48	; 0x30
 8004f7e:	18e1      	adds	r1, r4, r3
 8004f80:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f8a:	4422      	add	r2, r4
 8004f8c:	3302      	adds	r3, #2
 8004f8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f92:	e7c4      	b.n	8004f1e <_printf_common+0x62>
 8004f94:	2301      	movs	r3, #1
 8004f96:	4622      	mov	r2, r4
 8004f98:	4639      	mov	r1, r7
 8004f9a:	4630      	mov	r0, r6
 8004f9c:	47c0      	blx	r8
 8004f9e:	3001      	adds	r0, #1
 8004fa0:	d0e6      	beq.n	8004f70 <_printf_common+0xb4>
 8004fa2:	f109 0901 	add.w	r9, r9, #1
 8004fa6:	e7d8      	b.n	8004f5a <_printf_common+0x9e>

08004fa8 <_printf_i>:
 8004fa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004fac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004fb0:	460c      	mov	r4, r1
 8004fb2:	7e09      	ldrb	r1, [r1, #24]
 8004fb4:	b085      	sub	sp, #20
 8004fb6:	296e      	cmp	r1, #110	; 0x6e
 8004fb8:	4617      	mov	r7, r2
 8004fba:	4606      	mov	r6, r0
 8004fbc:	4698      	mov	r8, r3
 8004fbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fc0:	f000 80b3 	beq.w	800512a <_printf_i+0x182>
 8004fc4:	d822      	bhi.n	800500c <_printf_i+0x64>
 8004fc6:	2963      	cmp	r1, #99	; 0x63
 8004fc8:	d036      	beq.n	8005038 <_printf_i+0x90>
 8004fca:	d80a      	bhi.n	8004fe2 <_printf_i+0x3a>
 8004fcc:	2900      	cmp	r1, #0
 8004fce:	f000 80b9 	beq.w	8005144 <_printf_i+0x19c>
 8004fd2:	2958      	cmp	r1, #88	; 0x58
 8004fd4:	f000 8083 	beq.w	80050de <_printf_i+0x136>
 8004fd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fdc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004fe0:	e032      	b.n	8005048 <_printf_i+0xa0>
 8004fe2:	2964      	cmp	r1, #100	; 0x64
 8004fe4:	d001      	beq.n	8004fea <_printf_i+0x42>
 8004fe6:	2969      	cmp	r1, #105	; 0x69
 8004fe8:	d1f6      	bne.n	8004fd8 <_printf_i+0x30>
 8004fea:	6820      	ldr	r0, [r4, #0]
 8004fec:	6813      	ldr	r3, [r2, #0]
 8004fee:	0605      	lsls	r5, r0, #24
 8004ff0:	f103 0104 	add.w	r1, r3, #4
 8004ff4:	d52a      	bpl.n	800504c <_printf_i+0xa4>
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6011      	str	r1, [r2, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	da03      	bge.n	8005006 <_printf_i+0x5e>
 8004ffe:	222d      	movs	r2, #45	; 0x2d
 8005000:	425b      	negs	r3, r3
 8005002:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005006:	486f      	ldr	r0, [pc, #444]	; (80051c4 <_printf_i+0x21c>)
 8005008:	220a      	movs	r2, #10
 800500a:	e039      	b.n	8005080 <_printf_i+0xd8>
 800500c:	2973      	cmp	r1, #115	; 0x73
 800500e:	f000 809d 	beq.w	800514c <_printf_i+0x1a4>
 8005012:	d808      	bhi.n	8005026 <_printf_i+0x7e>
 8005014:	296f      	cmp	r1, #111	; 0x6f
 8005016:	d020      	beq.n	800505a <_printf_i+0xb2>
 8005018:	2970      	cmp	r1, #112	; 0x70
 800501a:	d1dd      	bne.n	8004fd8 <_printf_i+0x30>
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	f043 0320 	orr.w	r3, r3, #32
 8005022:	6023      	str	r3, [r4, #0]
 8005024:	e003      	b.n	800502e <_printf_i+0x86>
 8005026:	2975      	cmp	r1, #117	; 0x75
 8005028:	d017      	beq.n	800505a <_printf_i+0xb2>
 800502a:	2978      	cmp	r1, #120	; 0x78
 800502c:	d1d4      	bne.n	8004fd8 <_printf_i+0x30>
 800502e:	2378      	movs	r3, #120	; 0x78
 8005030:	4865      	ldr	r0, [pc, #404]	; (80051c8 <_printf_i+0x220>)
 8005032:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005036:	e055      	b.n	80050e4 <_printf_i+0x13c>
 8005038:	6813      	ldr	r3, [r2, #0]
 800503a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800503e:	1d19      	adds	r1, r3, #4
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	6011      	str	r1, [r2, #0]
 8005044:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005048:	2301      	movs	r3, #1
 800504a:	e08c      	b.n	8005166 <_printf_i+0x1be>
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005052:	6011      	str	r1, [r2, #0]
 8005054:	bf18      	it	ne
 8005056:	b21b      	sxthne	r3, r3
 8005058:	e7cf      	b.n	8004ffa <_printf_i+0x52>
 800505a:	6813      	ldr	r3, [r2, #0]
 800505c:	6825      	ldr	r5, [r4, #0]
 800505e:	1d18      	adds	r0, r3, #4
 8005060:	6010      	str	r0, [r2, #0]
 8005062:	0628      	lsls	r0, r5, #24
 8005064:	d501      	bpl.n	800506a <_printf_i+0xc2>
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	e002      	b.n	8005070 <_printf_i+0xc8>
 800506a:	0668      	lsls	r0, r5, #25
 800506c:	d5fb      	bpl.n	8005066 <_printf_i+0xbe>
 800506e:	881b      	ldrh	r3, [r3, #0]
 8005070:	296f      	cmp	r1, #111	; 0x6f
 8005072:	bf14      	ite	ne
 8005074:	220a      	movne	r2, #10
 8005076:	2208      	moveq	r2, #8
 8005078:	4852      	ldr	r0, [pc, #328]	; (80051c4 <_printf_i+0x21c>)
 800507a:	2100      	movs	r1, #0
 800507c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005080:	6865      	ldr	r5, [r4, #4]
 8005082:	2d00      	cmp	r5, #0
 8005084:	60a5      	str	r5, [r4, #8]
 8005086:	f2c0 8095 	blt.w	80051b4 <_printf_i+0x20c>
 800508a:	6821      	ldr	r1, [r4, #0]
 800508c:	f021 0104 	bic.w	r1, r1, #4
 8005090:	6021      	str	r1, [r4, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d13d      	bne.n	8005112 <_printf_i+0x16a>
 8005096:	2d00      	cmp	r5, #0
 8005098:	f040 808e 	bne.w	80051b8 <_printf_i+0x210>
 800509c:	4665      	mov	r5, ip
 800509e:	2a08      	cmp	r2, #8
 80050a0:	d10b      	bne.n	80050ba <_printf_i+0x112>
 80050a2:	6823      	ldr	r3, [r4, #0]
 80050a4:	07db      	lsls	r3, r3, #31
 80050a6:	d508      	bpl.n	80050ba <_printf_i+0x112>
 80050a8:	6923      	ldr	r3, [r4, #16]
 80050aa:	6862      	ldr	r2, [r4, #4]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	bfde      	ittt	le
 80050b0:	2330      	movle	r3, #48	; 0x30
 80050b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80050b6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80050ba:	ebac 0305 	sub.w	r3, ip, r5
 80050be:	6123      	str	r3, [r4, #16]
 80050c0:	f8cd 8000 	str.w	r8, [sp]
 80050c4:	463b      	mov	r3, r7
 80050c6:	aa03      	add	r2, sp, #12
 80050c8:	4621      	mov	r1, r4
 80050ca:	4630      	mov	r0, r6
 80050cc:	f7ff fef6 	bl	8004ebc <_printf_common>
 80050d0:	3001      	adds	r0, #1
 80050d2:	d14d      	bne.n	8005170 <_printf_i+0x1c8>
 80050d4:	f04f 30ff 	mov.w	r0, #4294967295
 80050d8:	b005      	add	sp, #20
 80050da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050de:	4839      	ldr	r0, [pc, #228]	; (80051c4 <_printf_i+0x21c>)
 80050e0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80050e4:	6813      	ldr	r3, [r2, #0]
 80050e6:	6821      	ldr	r1, [r4, #0]
 80050e8:	1d1d      	adds	r5, r3, #4
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	6015      	str	r5, [r2, #0]
 80050ee:	060a      	lsls	r2, r1, #24
 80050f0:	d50b      	bpl.n	800510a <_printf_i+0x162>
 80050f2:	07ca      	lsls	r2, r1, #31
 80050f4:	bf44      	itt	mi
 80050f6:	f041 0120 	orrmi.w	r1, r1, #32
 80050fa:	6021      	strmi	r1, [r4, #0]
 80050fc:	b91b      	cbnz	r3, 8005106 <_printf_i+0x15e>
 80050fe:	6822      	ldr	r2, [r4, #0]
 8005100:	f022 0220 	bic.w	r2, r2, #32
 8005104:	6022      	str	r2, [r4, #0]
 8005106:	2210      	movs	r2, #16
 8005108:	e7b7      	b.n	800507a <_printf_i+0xd2>
 800510a:	064d      	lsls	r5, r1, #25
 800510c:	bf48      	it	mi
 800510e:	b29b      	uxthmi	r3, r3
 8005110:	e7ef      	b.n	80050f2 <_printf_i+0x14a>
 8005112:	4665      	mov	r5, ip
 8005114:	fbb3 f1f2 	udiv	r1, r3, r2
 8005118:	fb02 3311 	mls	r3, r2, r1, r3
 800511c:	5cc3      	ldrb	r3, [r0, r3]
 800511e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005122:	460b      	mov	r3, r1
 8005124:	2900      	cmp	r1, #0
 8005126:	d1f5      	bne.n	8005114 <_printf_i+0x16c>
 8005128:	e7b9      	b.n	800509e <_printf_i+0xf6>
 800512a:	6813      	ldr	r3, [r2, #0]
 800512c:	6825      	ldr	r5, [r4, #0]
 800512e:	1d18      	adds	r0, r3, #4
 8005130:	6961      	ldr	r1, [r4, #20]
 8005132:	6010      	str	r0, [r2, #0]
 8005134:	0628      	lsls	r0, r5, #24
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	d501      	bpl.n	800513e <_printf_i+0x196>
 800513a:	6019      	str	r1, [r3, #0]
 800513c:	e002      	b.n	8005144 <_printf_i+0x19c>
 800513e:	066a      	lsls	r2, r5, #25
 8005140:	d5fb      	bpl.n	800513a <_printf_i+0x192>
 8005142:	8019      	strh	r1, [r3, #0]
 8005144:	2300      	movs	r3, #0
 8005146:	4665      	mov	r5, ip
 8005148:	6123      	str	r3, [r4, #16]
 800514a:	e7b9      	b.n	80050c0 <_printf_i+0x118>
 800514c:	6813      	ldr	r3, [r2, #0]
 800514e:	1d19      	adds	r1, r3, #4
 8005150:	6011      	str	r1, [r2, #0]
 8005152:	681d      	ldr	r5, [r3, #0]
 8005154:	6862      	ldr	r2, [r4, #4]
 8005156:	2100      	movs	r1, #0
 8005158:	4628      	mov	r0, r5
 800515a:	f000 f837 	bl	80051cc <memchr>
 800515e:	b108      	cbz	r0, 8005164 <_printf_i+0x1bc>
 8005160:	1b40      	subs	r0, r0, r5
 8005162:	6060      	str	r0, [r4, #4]
 8005164:	6863      	ldr	r3, [r4, #4]
 8005166:	6123      	str	r3, [r4, #16]
 8005168:	2300      	movs	r3, #0
 800516a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800516e:	e7a7      	b.n	80050c0 <_printf_i+0x118>
 8005170:	6923      	ldr	r3, [r4, #16]
 8005172:	462a      	mov	r2, r5
 8005174:	4639      	mov	r1, r7
 8005176:	4630      	mov	r0, r6
 8005178:	47c0      	blx	r8
 800517a:	3001      	adds	r0, #1
 800517c:	d0aa      	beq.n	80050d4 <_printf_i+0x12c>
 800517e:	6823      	ldr	r3, [r4, #0]
 8005180:	079b      	lsls	r3, r3, #30
 8005182:	d413      	bmi.n	80051ac <_printf_i+0x204>
 8005184:	68e0      	ldr	r0, [r4, #12]
 8005186:	9b03      	ldr	r3, [sp, #12]
 8005188:	4298      	cmp	r0, r3
 800518a:	bfb8      	it	lt
 800518c:	4618      	movlt	r0, r3
 800518e:	e7a3      	b.n	80050d8 <_printf_i+0x130>
 8005190:	2301      	movs	r3, #1
 8005192:	464a      	mov	r2, r9
 8005194:	4639      	mov	r1, r7
 8005196:	4630      	mov	r0, r6
 8005198:	47c0      	blx	r8
 800519a:	3001      	adds	r0, #1
 800519c:	d09a      	beq.n	80050d4 <_printf_i+0x12c>
 800519e:	3501      	adds	r5, #1
 80051a0:	68e3      	ldr	r3, [r4, #12]
 80051a2:	9a03      	ldr	r2, [sp, #12]
 80051a4:	1a9b      	subs	r3, r3, r2
 80051a6:	42ab      	cmp	r3, r5
 80051a8:	dcf2      	bgt.n	8005190 <_printf_i+0x1e8>
 80051aa:	e7eb      	b.n	8005184 <_printf_i+0x1dc>
 80051ac:	2500      	movs	r5, #0
 80051ae:	f104 0919 	add.w	r9, r4, #25
 80051b2:	e7f5      	b.n	80051a0 <_printf_i+0x1f8>
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1ac      	bne.n	8005112 <_printf_i+0x16a>
 80051b8:	7803      	ldrb	r3, [r0, #0]
 80051ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051c2:	e76c      	b.n	800509e <_printf_i+0xf6>
 80051c4:	08005509 	.word	0x08005509
 80051c8:	0800551a 	.word	0x0800551a

080051cc <memchr>:
 80051cc:	b510      	push	{r4, lr}
 80051ce:	b2c9      	uxtb	r1, r1
 80051d0:	4402      	add	r2, r0
 80051d2:	4290      	cmp	r0, r2
 80051d4:	4603      	mov	r3, r0
 80051d6:	d101      	bne.n	80051dc <memchr+0x10>
 80051d8:	2300      	movs	r3, #0
 80051da:	e003      	b.n	80051e4 <memchr+0x18>
 80051dc:	781c      	ldrb	r4, [r3, #0]
 80051de:	3001      	adds	r0, #1
 80051e0:	428c      	cmp	r4, r1
 80051e2:	d1f6      	bne.n	80051d2 <memchr+0x6>
 80051e4:	4618      	mov	r0, r3
 80051e6:	bd10      	pop	{r4, pc}

080051e8 <memmove>:
 80051e8:	4288      	cmp	r0, r1
 80051ea:	b510      	push	{r4, lr}
 80051ec:	eb01 0302 	add.w	r3, r1, r2
 80051f0:	d807      	bhi.n	8005202 <memmove+0x1a>
 80051f2:	1e42      	subs	r2, r0, #1
 80051f4:	4299      	cmp	r1, r3
 80051f6:	d00a      	beq.n	800520e <memmove+0x26>
 80051f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051fc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005200:	e7f8      	b.n	80051f4 <memmove+0xc>
 8005202:	4283      	cmp	r3, r0
 8005204:	d9f5      	bls.n	80051f2 <memmove+0xa>
 8005206:	1881      	adds	r1, r0, r2
 8005208:	1ad2      	subs	r2, r2, r3
 800520a:	42d3      	cmn	r3, r2
 800520c:	d100      	bne.n	8005210 <memmove+0x28>
 800520e:	bd10      	pop	{r4, pc}
 8005210:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005214:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005218:	e7f7      	b.n	800520a <memmove+0x22>
	...

0800521c <_free_r>:
 800521c:	b538      	push	{r3, r4, r5, lr}
 800521e:	4605      	mov	r5, r0
 8005220:	2900      	cmp	r1, #0
 8005222:	d043      	beq.n	80052ac <_free_r+0x90>
 8005224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005228:	1f0c      	subs	r4, r1, #4
 800522a:	2b00      	cmp	r3, #0
 800522c:	bfb8      	it	lt
 800522e:	18e4      	addlt	r4, r4, r3
 8005230:	f000 f8d0 	bl	80053d4 <__malloc_lock>
 8005234:	4a1e      	ldr	r2, [pc, #120]	; (80052b0 <_free_r+0x94>)
 8005236:	6813      	ldr	r3, [r2, #0]
 8005238:	4610      	mov	r0, r2
 800523a:	b933      	cbnz	r3, 800524a <_free_r+0x2e>
 800523c:	6063      	str	r3, [r4, #4]
 800523e:	6014      	str	r4, [r2, #0]
 8005240:	4628      	mov	r0, r5
 8005242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005246:	f000 b8c6 	b.w	80053d6 <__malloc_unlock>
 800524a:	42a3      	cmp	r3, r4
 800524c:	d90b      	bls.n	8005266 <_free_r+0x4a>
 800524e:	6821      	ldr	r1, [r4, #0]
 8005250:	1862      	adds	r2, r4, r1
 8005252:	4293      	cmp	r3, r2
 8005254:	bf01      	itttt	eq
 8005256:	681a      	ldreq	r2, [r3, #0]
 8005258:	685b      	ldreq	r3, [r3, #4]
 800525a:	1852      	addeq	r2, r2, r1
 800525c:	6022      	streq	r2, [r4, #0]
 800525e:	6063      	str	r3, [r4, #4]
 8005260:	6004      	str	r4, [r0, #0]
 8005262:	e7ed      	b.n	8005240 <_free_r+0x24>
 8005264:	4613      	mov	r3, r2
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	b10a      	cbz	r2, 800526e <_free_r+0x52>
 800526a:	42a2      	cmp	r2, r4
 800526c:	d9fa      	bls.n	8005264 <_free_r+0x48>
 800526e:	6819      	ldr	r1, [r3, #0]
 8005270:	1858      	adds	r0, r3, r1
 8005272:	42a0      	cmp	r0, r4
 8005274:	d10b      	bne.n	800528e <_free_r+0x72>
 8005276:	6820      	ldr	r0, [r4, #0]
 8005278:	4401      	add	r1, r0
 800527a:	1858      	adds	r0, r3, r1
 800527c:	4282      	cmp	r2, r0
 800527e:	6019      	str	r1, [r3, #0]
 8005280:	d1de      	bne.n	8005240 <_free_r+0x24>
 8005282:	6810      	ldr	r0, [r2, #0]
 8005284:	6852      	ldr	r2, [r2, #4]
 8005286:	4401      	add	r1, r0
 8005288:	6019      	str	r1, [r3, #0]
 800528a:	605a      	str	r2, [r3, #4]
 800528c:	e7d8      	b.n	8005240 <_free_r+0x24>
 800528e:	d902      	bls.n	8005296 <_free_r+0x7a>
 8005290:	230c      	movs	r3, #12
 8005292:	602b      	str	r3, [r5, #0]
 8005294:	e7d4      	b.n	8005240 <_free_r+0x24>
 8005296:	6820      	ldr	r0, [r4, #0]
 8005298:	1821      	adds	r1, r4, r0
 800529a:	428a      	cmp	r2, r1
 800529c:	bf01      	itttt	eq
 800529e:	6811      	ldreq	r1, [r2, #0]
 80052a0:	6852      	ldreq	r2, [r2, #4]
 80052a2:	1809      	addeq	r1, r1, r0
 80052a4:	6021      	streq	r1, [r4, #0]
 80052a6:	6062      	str	r2, [r4, #4]
 80052a8:	605c      	str	r4, [r3, #4]
 80052aa:	e7c9      	b.n	8005240 <_free_r+0x24>
 80052ac:	bd38      	pop	{r3, r4, r5, pc}
 80052ae:	bf00      	nop
 80052b0:	20001034 	.word	0x20001034

080052b4 <_malloc_r>:
 80052b4:	b570      	push	{r4, r5, r6, lr}
 80052b6:	1ccd      	adds	r5, r1, #3
 80052b8:	f025 0503 	bic.w	r5, r5, #3
 80052bc:	3508      	adds	r5, #8
 80052be:	2d0c      	cmp	r5, #12
 80052c0:	bf38      	it	cc
 80052c2:	250c      	movcc	r5, #12
 80052c4:	2d00      	cmp	r5, #0
 80052c6:	4606      	mov	r6, r0
 80052c8:	db01      	blt.n	80052ce <_malloc_r+0x1a>
 80052ca:	42a9      	cmp	r1, r5
 80052cc:	d903      	bls.n	80052d6 <_malloc_r+0x22>
 80052ce:	230c      	movs	r3, #12
 80052d0:	6033      	str	r3, [r6, #0]
 80052d2:	2000      	movs	r0, #0
 80052d4:	bd70      	pop	{r4, r5, r6, pc}
 80052d6:	f000 f87d 	bl	80053d4 <__malloc_lock>
 80052da:	4a21      	ldr	r2, [pc, #132]	; (8005360 <_malloc_r+0xac>)
 80052dc:	6814      	ldr	r4, [r2, #0]
 80052de:	4621      	mov	r1, r4
 80052e0:	b991      	cbnz	r1, 8005308 <_malloc_r+0x54>
 80052e2:	4c20      	ldr	r4, [pc, #128]	; (8005364 <_malloc_r+0xb0>)
 80052e4:	6823      	ldr	r3, [r4, #0]
 80052e6:	b91b      	cbnz	r3, 80052f0 <_malloc_r+0x3c>
 80052e8:	4630      	mov	r0, r6
 80052ea:	f000 f863 	bl	80053b4 <_sbrk_r>
 80052ee:	6020      	str	r0, [r4, #0]
 80052f0:	4629      	mov	r1, r5
 80052f2:	4630      	mov	r0, r6
 80052f4:	f000 f85e 	bl	80053b4 <_sbrk_r>
 80052f8:	1c43      	adds	r3, r0, #1
 80052fa:	d124      	bne.n	8005346 <_malloc_r+0x92>
 80052fc:	230c      	movs	r3, #12
 80052fe:	4630      	mov	r0, r6
 8005300:	6033      	str	r3, [r6, #0]
 8005302:	f000 f868 	bl	80053d6 <__malloc_unlock>
 8005306:	e7e4      	b.n	80052d2 <_malloc_r+0x1e>
 8005308:	680b      	ldr	r3, [r1, #0]
 800530a:	1b5b      	subs	r3, r3, r5
 800530c:	d418      	bmi.n	8005340 <_malloc_r+0x8c>
 800530e:	2b0b      	cmp	r3, #11
 8005310:	d90f      	bls.n	8005332 <_malloc_r+0x7e>
 8005312:	600b      	str	r3, [r1, #0]
 8005314:	18cc      	adds	r4, r1, r3
 8005316:	50cd      	str	r5, [r1, r3]
 8005318:	4630      	mov	r0, r6
 800531a:	f000 f85c 	bl	80053d6 <__malloc_unlock>
 800531e:	f104 000b 	add.w	r0, r4, #11
 8005322:	1d23      	adds	r3, r4, #4
 8005324:	f020 0007 	bic.w	r0, r0, #7
 8005328:	1ac3      	subs	r3, r0, r3
 800532a:	d0d3      	beq.n	80052d4 <_malloc_r+0x20>
 800532c:	425a      	negs	r2, r3
 800532e:	50e2      	str	r2, [r4, r3]
 8005330:	e7d0      	b.n	80052d4 <_malloc_r+0x20>
 8005332:	684b      	ldr	r3, [r1, #4]
 8005334:	428c      	cmp	r4, r1
 8005336:	bf16      	itet	ne
 8005338:	6063      	strne	r3, [r4, #4]
 800533a:	6013      	streq	r3, [r2, #0]
 800533c:	460c      	movne	r4, r1
 800533e:	e7eb      	b.n	8005318 <_malloc_r+0x64>
 8005340:	460c      	mov	r4, r1
 8005342:	6849      	ldr	r1, [r1, #4]
 8005344:	e7cc      	b.n	80052e0 <_malloc_r+0x2c>
 8005346:	1cc4      	adds	r4, r0, #3
 8005348:	f024 0403 	bic.w	r4, r4, #3
 800534c:	42a0      	cmp	r0, r4
 800534e:	d005      	beq.n	800535c <_malloc_r+0xa8>
 8005350:	1a21      	subs	r1, r4, r0
 8005352:	4630      	mov	r0, r6
 8005354:	f000 f82e 	bl	80053b4 <_sbrk_r>
 8005358:	3001      	adds	r0, #1
 800535a:	d0cf      	beq.n	80052fc <_malloc_r+0x48>
 800535c:	6025      	str	r5, [r4, #0]
 800535e:	e7db      	b.n	8005318 <_malloc_r+0x64>
 8005360:	20001034 	.word	0x20001034
 8005364:	20001038 	.word	0x20001038

08005368 <_realloc_r>:
 8005368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536a:	4607      	mov	r7, r0
 800536c:	4614      	mov	r4, r2
 800536e:	460e      	mov	r6, r1
 8005370:	b921      	cbnz	r1, 800537c <_realloc_r+0x14>
 8005372:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005376:	4611      	mov	r1, r2
 8005378:	f7ff bf9c 	b.w	80052b4 <_malloc_r>
 800537c:	b922      	cbnz	r2, 8005388 <_realloc_r+0x20>
 800537e:	f7ff ff4d 	bl	800521c <_free_r>
 8005382:	4625      	mov	r5, r4
 8005384:	4628      	mov	r0, r5
 8005386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005388:	f000 f826 	bl	80053d8 <_malloc_usable_size_r>
 800538c:	42a0      	cmp	r0, r4
 800538e:	d20f      	bcs.n	80053b0 <_realloc_r+0x48>
 8005390:	4621      	mov	r1, r4
 8005392:	4638      	mov	r0, r7
 8005394:	f7ff ff8e 	bl	80052b4 <_malloc_r>
 8005398:	4605      	mov	r5, r0
 800539a:	2800      	cmp	r0, #0
 800539c:	d0f2      	beq.n	8005384 <_realloc_r+0x1c>
 800539e:	4631      	mov	r1, r6
 80053a0:	4622      	mov	r2, r4
 80053a2:	f7ff fc05 	bl	8004bb0 <memcpy>
 80053a6:	4631      	mov	r1, r6
 80053a8:	4638      	mov	r0, r7
 80053aa:	f7ff ff37 	bl	800521c <_free_r>
 80053ae:	e7e9      	b.n	8005384 <_realloc_r+0x1c>
 80053b0:	4635      	mov	r5, r6
 80053b2:	e7e7      	b.n	8005384 <_realloc_r+0x1c>

080053b4 <_sbrk_r>:
 80053b4:	b538      	push	{r3, r4, r5, lr}
 80053b6:	2300      	movs	r3, #0
 80053b8:	4c05      	ldr	r4, [pc, #20]	; (80053d0 <_sbrk_r+0x1c>)
 80053ba:	4605      	mov	r5, r0
 80053bc:	4608      	mov	r0, r1
 80053be:	6023      	str	r3, [r4, #0]
 80053c0:	f7fb f992 	bl	80006e8 <_sbrk>
 80053c4:	1c43      	adds	r3, r0, #1
 80053c6:	d102      	bne.n	80053ce <_sbrk_r+0x1a>
 80053c8:	6823      	ldr	r3, [r4, #0]
 80053ca:	b103      	cbz	r3, 80053ce <_sbrk_r+0x1a>
 80053cc:	602b      	str	r3, [r5, #0]
 80053ce:	bd38      	pop	{r3, r4, r5, pc}
 80053d0:	200010dc 	.word	0x200010dc

080053d4 <__malloc_lock>:
 80053d4:	4770      	bx	lr

080053d6 <__malloc_unlock>:
 80053d6:	4770      	bx	lr

080053d8 <_malloc_usable_size_r>:
 80053d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053dc:	1f18      	subs	r0, r3, #4
 80053de:	2b00      	cmp	r3, #0
 80053e0:	bfbc      	itt	lt
 80053e2:	580b      	ldrlt	r3, [r1, r0]
 80053e4:	18c0      	addlt	r0, r0, r3
 80053e6:	4770      	bx	lr

080053e8 <_init>:
 80053e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ea:	bf00      	nop
 80053ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ee:	bc08      	pop	{r3}
 80053f0:	469e      	mov	lr, r3
 80053f2:	4770      	bx	lr

080053f4 <_fini>:
 80053f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f6:	bf00      	nop
 80053f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053fa:	bc08      	pop	{r3}
 80053fc:	469e      	mov	lr, r3
 80053fe:	4770      	bx	lr
