<?xml version="1.0"?>
<!--
 Copyright (c) 2018 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.2" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2022-06-28T12:38:50Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="ATSAMRH71F20C-7GB-E" mhc:ordercode="ATSAMRH71F20C-7GB-E" package="CQFP256" pinout="CQFP256" speedmax="100000000" tempmax="+25" tempmin="+25" vccmax="3.6" vccmin="1.62"/>
    <variant ordercode="ATSAMRH71F20C-7GB-MQ" mhc:ordercode="ATSAMRH71F20C-7GB-MQ" package="CQFP256" pinout="CQFP256" speedmax="100000000" tempmax="+125" tempmin="-55" vccmax="3.6" vccmin="1.62"/>
    <variant ordercode="ATSAMRH71F20C-7GB-SV" mhc:ordercode="ATSAMRH71F20C-7GB-SV" package="CQFP256" pinout="CQFP256" speedmax="100000000" tempmax="+125" tempmin="-55" vccmax="3.6" vccmin="1.62"/>
  </variants>
  <devices>
    <device architecture="CORTEX-M7" family="SAMRH" name="ATSAMRH71F20C" series="SAMRH71">
      <address-spaces>
        <address-space id="base" name="base" endianness="little" size="0x100000000" start="0">
          <memory-segment name="PERIPHERALS" start="0x40000000" size="0x20000000" type="io" rw="RW"/>
          <memory-segment name="SYSTEM" start="0xE0000000" size="0x10000000" type="io" rw="RW"/>
          <memory-segment name="QSPIMEM" start="0x18000000" size="0x08000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="AXIMX" start="0x22000000" size="0x00100000" type="other" rw="RW"/>
          <memory-segment name="ITCM" start="0x00000000" size="0x00020000" type="other" rw="RW" exec="true"/>
          <memory-segment name="IFLASH" start="0x10000000" size="0x00020000" type="flash" pagesize="256" rw="RW" exec="true"/>
          <memory-segment name="DTCM" start="0x20000000" size="0x00040000" type="other" rw="RW" exec="true"/>
          <memory-segment name="FlexRAM" start="0x21000000" size="0x000C0000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="EBI_CSHEMC" start="0x60000000" size="0x80000000" type="other" rw="RW" exec="true"/>
        </address-space>
        <address-space id="fuses" name="fuses" endianness="little" size="0x10" start="0"/>
        <address-space id="lockbits" name="lockbits" endianness="little" size="0x4" start="0"/>
      </address-spaces>
      <parameters>
        <param name="__CM7_REV" value="0x0101" caption="CM7 Core Revision"/>
        <param name="__NVIC_PRIO_BITS" value="3" caption="Number of Bits used for Priority Levels"/>
        <param name="__Vendor_SysTickConfig" value="0" caption="Set to 1 if different SysTick Config is used"/>
        <param name="__MPU_PRESENT" value="1" caption="MPU present or not"/>
        <param name="__VTOR_PRESENT" value="1" caption="Vector Table Offset Register present or not"/>
        <param name="__FPU_PRESENT" value="1" caption="FPU present or not"/>
        <param name="__FPU_DP" value="1" caption="Double Precision FPU"/>
        <param name="__ICACHE_PRESENT" value="1" caption="Instruction Cache present"/>
        <param name="__DCACHE_PRESENT" value="1" caption="Data Cache present"/>
        <param name="__ITCM_PRESENT" value="1" caption="Instruction TCM present"/>
        <param name="__DTCM_PRESENT" value="1" caption="Data TCM present"/>
        <param name="__DEBUG_LVL" value="1"/>
        <param name="__TRACE_LVL" value="1"/>
        <param name="LITTLE_ENDIAN" value="1"/>
        <param name="__ARCH_ARM" value="1"/>
        <param name="__ARCH_ARM_CORTEX_M" value="1"/>
      </parameters>
      <peripherals>
        <module name="CHIPID" id="6417" version="ZQ">
          <instance name="CHIPID">
            <register-group address-space="base" name="CHIPID" name-in-module="CHIPID" offset="0x40100000"/>
          </instance>
        </module>
        <module name="FLEXCOM" id="11268" version="R">
          <instance name="FLEXCOM0">
            <register-group address-space="base" name="FLEXCOM0" name-in-module="FLEXCOM" offset="0x40010000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="0"/>
              <param name="DMAC_ID_RX" value="1"/>
              <param name="INSTANCE_ID" value="7"/>
              <param name="CLOCK_ID" value="7"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PC21" function="A" group="FLEXCOM0_IO" index="0"/>
              <signal pad="PC22" function="A" group="FLEXCOM0_IO" index="1"/>
              <signal pad="PC23" function="A" group="FLEXCOM0_IO" index="2"/>
              <signal pad="PC24" function="A" group="FLEXCOM0_IO" index="3"/>
              <signal pad="PC25" function="A" group="FLEXCOM0_IO" index="4"/>
              <signal pad="PC26" function="A" group="FLEXCOM0_IO" index="5"/>
              <signal pad="PC27" function="A" group="FLEXCOM0_IO" index="6"/>
              <signal pad="PC28" function="A" group="FLEXCOM0_IO" index="7"/>
            </signals>
          </instance>
          <instance name="FLEXCOM1">
            <register-group address-space="base" name="FLEXCOM1" name-in-module="FLEXCOM" offset="0x40014000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="2"/>
              <param name="DMAC_ID_RX" value="3"/>
              <param name="INSTANCE_ID" value="8"/>
              <param name="CLOCK_ID" value="8"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PF30" function="A" group="FLEXCOM1_IO" index="0"/>
              <signal pad="PF29" function="A" group="FLEXCOM1_IO" index="1"/>
              <signal pad="PF28" function="A" group="FLEXCOM1_IO" index="2"/>
              <signal pad="PF27" function="A" group="FLEXCOM1_IO" index="3"/>
              <signal pad="PF26" function="A" group="FLEXCOM1_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM2">
            <register-group address-space="base" name="FLEXCOM2" name-in-module="FLEXCOM" offset="0x40018000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="4"/>
              <param name="DMAC_ID_RX" value="5"/>
              <param name="INSTANCE_ID" value="13"/>
              <param name="CLOCK_ID" value="13"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA2" function="A" group="FLEXCOM2_IO" index="0"/>
              <signal pad="PA6" function="A" group="FLEXCOM2_IO" index="1"/>
              <signal pad="PA8" function="A" group="FLEXCOM2_IO" index="2"/>
              <signal pad="PA7" function="A" group="FLEXCOM2_IO" index="3"/>
              <signal pad="PA3" function="A" group="FLEXCOM2_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM3">
            <register-group address-space="base" name="FLEXCOM3" name-in-module="FLEXCOM" offset="0x4001C000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="6"/>
              <param name="DMAC_ID_RX" value="7"/>
              <param name="INSTANCE_ID" value="14"/>
              <param name="CLOCK_ID" value="14"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA20" function="A" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PA19" function="A" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PA23" function="A" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PA24" function="A" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PA21" function="A" group="FLEXCOM3_IO" index="4"/>
              <signal pad="PA22" function="A" group="FLEXCOM3_IO" index="5"/>
              <signal pad="PA12" function="A" group="FLEXCOM3_IO" index="6"/>
            </signals>
          </instance>
          <instance name="FLEXCOM4">
            <register-group address-space="base" name="FLEXCOM4" name-in-module="FLEXCOM" offset="0x40020000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="8"/>
              <param name="DMAC_ID_RX" value="9"/>
              <param name="INSTANCE_ID" value="15"/>
              <param name="CLOCK_ID" value="15"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PC0" function="A" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PC1" function="A" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PC2" function="A" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PC3" function="A" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PC4" function="A" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PC5" function="A" group="FLEXCOM4_IO" index="5"/>
              <signal pad="PC6" function="A" group="FLEXCOM4_IO" index="6"/>
            </signals>
          </instance>
          <instance name="FLEXCOM5">
            <register-group address-space="base" name="FLEXCOM5" name-in-module="FLEXCOM" offset="0x40024000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="10"/>
              <param name="DMAC_ID_RX" value="11"/>
              <param name="INSTANCE_ID" value="22"/>
              <param name="CLOCK_ID" value="22"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PC9" function="A" group="FLEXCOM5_IO" index="0"/>
              <signal pad="PC10" function="A" group="FLEXCOM5_IO" index="1"/>
              <signal pad="PA9" function="A" group="FLEXCOM5_IO" index="2"/>
              <signal pad="PA10" function="A" group="FLEXCOM5_IO" index="3"/>
              <signal pad="PA11" function="A" group="FLEXCOM5_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM6">
            <register-group address-space="base" name="FLEXCOM6" name-in-module="FLEXCOM" offset="0x40028000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="12"/>
              <param name="DMAC_ID_RX" value="13"/>
              <param name="INSTANCE_ID" value="23"/>
              <param name="CLOCK_ID" value="23"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PB6" function="A" group="FLEXCOM6_IO" index="0"/>
              <signal pad="PB7" function="A" group="FLEXCOM6_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM7">
            <register-group address-space="base" name="FLEXCOM7" name-in-module="FLEXCOM" offset="0x4002C000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="14"/>
              <param name="DMAC_ID_RX" value="15"/>
              <param name="INSTANCE_ID" value="24"/>
              <param name="CLOCK_ID" value="24"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PB4" function="A" group="FLEXCOM7_IO" index="0"/>
              <signal pad="PB5" function="A" group="FLEXCOM7_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM8">
            <register-group address-space="base" name="FLEXCOM8" name-in-module="FLEXCOM" offset="0x40030000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="16"/>
              <param name="DMAC_ID_RX" value="17"/>
              <param name="INSTANCE_ID" value="45"/>
              <param name="CLOCK_ID" value="45"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA27" function="A" group="FLEXCOM8_IO" index="0"/>
              <signal pad="PA28" function="A" group="FLEXCOM8_IO" index="1"/>
            </signals>
          </instance>
          <instance name="FLEXCOM9">
            <register-group address-space="base" name="FLEXCOM9" name-in-module="FLEXCOM" offset="0x40034000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="18"/>
              <param name="DMAC_ID_RX" value="19"/>
              <param name="INSTANCE_ID" value="46"/>
              <param name="CLOCK_ID" value="46"/>
              <param name="USART_FIFO_SIZE" value="16"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA25" function="A" group="FLEXCOM9_IO" index="0"/>
              <signal pad="PA26" function="A" group="FLEXCOM9_IO" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="FLEXRAMECC" id="44124" version="A">
          <instance name="FLEXRAMECC">
            <register-group address-space="base" name="FLEXRAMECC" name-in-module="FLEXRAMECC" offset="0x40100600"/>
          </instance>
        </module>
        <module name="GMAC" id="11046" version="T">
          <instance name="GMAC">
            <register-group address-space="base" name="GMAC" name-in-module="GMAC" offset="0x4009C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="69"/>
              <param name="CLOCK_ID" value="69"/>
            </parameters>
            <signals>
              <signal pad="PC26" function="B" group="GCOL"/>
              <signal pad="PC27" function="B" group="GCRS"/>
              <signal pad="PC20" function="B" group="GMDC"/>
              <signal pad="PC19" function="B" group="GMDIO"/>
              <signal pad="PC28" function="B" group="GRXCK"/>
              <signal pad="PC16" function="B" group="GRXDV"/>
              <signal pad="PC15" function="B" group="GRXER"/>
              <signal pad="PC12" function="B" group="GRX" index="0"/>
              <signal pad="PC11" function="B" group="GRX" index="1"/>
              <signal pad="PC30" function="B" group="GRX" index="2"/>
              <signal pad="PC29" function="B" group="GRX" index="3"/>
              <signal pad="PC31" function="B" group="GTSUCOMP"/>
              <signal pad="PC18" function="B" group="GTXCK"/>
              <signal pad="PC17" function="B" group="GTXEN"/>
              <signal pad="PC23" function="B" group="GTXER"/>
              <signal pad="PC14" function="B" group="GTX" index="0"/>
              <signal pad="PC13" function="B" group="GTX" index="1"/>
              <signal pad="PC24" function="B" group="GTX" index="2"/>
              <signal pad="PC25" function="B" group="GTX" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="HEFC" id="44123" version="A">
          <instance name="HEFC">
            <register-group address-space="base" name="HEFC" name-in-module="HEFC" offset="0x40004000"/>
            <parameters>
              <param name="FLASH_SIZE" value="131072"/>
              <param name="PAGE_SIZE" value="256"/>
              <param name="INSTANCE_ID" value="50"/>
              <param name="CLOCK_ID" value="50"/>
              <param name="PAGES_PR_REGION" value="512"/>
            </parameters>
          </instance>
        </module>
        <module name="HEMC" id="44121" version="A">
          <instance name="HEMC">
            <register-group address-space="base" name="HEMC" name-in-module="HEMC" offset="0x40080000"/>
            <signals>
              <signal pad="PG0" function="A" group="A" index="0"/>
              <signal pad="PG1" function="A" group="A" index="1"/>
              <signal pad="PG2" function="A" group="A" index="2"/>
              <signal pad="PG3" function="A" group="A" index="3"/>
              <signal pad="PG4" function="A" group="A" index="4"/>
              <signal pad="PG5" function="A" group="A" index="5"/>
              <signal pad="PG6" function="A" group="A" index="6"/>
              <signal pad="PG7" function="A" group="A" index="7"/>
              <signal pad="PG8" function="A" group="A" index="8"/>
              <signal pad="PG9" function="A" group="A" index="9"/>
              <signal pad="PG10" function="A" group="A" index="10"/>
              <signal pad="PG11" function="A" group="A" index="11"/>
              <signal pad="PG12" function="A" group="A" index="12"/>
              <signal pad="PG13" function="A" group="A" index="13"/>
              <signal pad="PG14" function="A" group="A" index="14"/>
              <signal pad="PG15" function="A" group="A" index="15"/>
              <signal pad="PG15" function="A" group="BA" index="0"/>
              <signal pad="PG16" function="A" group="A" index="16"/>
              <signal pad="PG16" function="A" group="BA" index="1"/>
              <signal pad="PG17" function="A" group="A" index="17"/>
              <signal pad="PG18" function="A" group="A" index="18"/>
              <signal pad="PG19" function="A" group="A" index="19"/>
              <signal pad="PG20" function="A" group="A" index="20"/>
              <signal pad="PG21" function="A" group="A" index="21"/>
              <signal pad="PG22" function="A" group="A" index="22"/>
              <signal pad="PG23" function="A" group="A" index="23"/>
              <signal pad="PG24" function="A" group="A" index="24"/>
              <signal pad="PG25" function="A" group="A" index="25"/>
              <signal pad="PG26" function="A" group="A" index="26"/>
              <signal pad="PG27" function="A" group="A" index="27"/>
              <signal pad="PF24" function="X1" group="BOOT_MODE"/>
              <signal pad="PF10" function="A" group="CAS"/>
              <signal pad="PE0" function="A" group="CB" index="0"/>
              <signal pad="PE1" function="A" group="CB" index="1"/>
              <signal pad="PE2" function="A" group="CB" index="2"/>
              <signal pad="PE3" function="A" group="CB" index="3"/>
              <signal pad="PE4" function="A" group="CB" index="4"/>
              <signal pad="PE5" function="A" group="CB" index="5"/>
              <signal pad="PE6" function="A" group="CB" index="6"/>
              <signal pad="PE7" function="A" group="CB" index="7"/>
              <signal pad="PE8" function="A" group="CB" index="8"/>
              <signal pad="PE9" function="A" group="CB" index="9"/>
              <signal pad="PE10" function="A" group="CB" index="10"/>
              <signal pad="PE11" function="A" group="CB" index="11"/>
              <signal pad="PE12" function="A" group="CB" index="12"/>
              <signal pad="PC31" function="A" group="CB" index="13"/>
              <signal pad="PC30" function="A" group="CB" index="14"/>
              <signal pad="PC29" function="A" group="CB" index="15"/>
              <signal pad="PG24" function="X1" group="CFG" index="0"/>
              <signal pad="PG25" function="X1" group="CFG" index="1"/>
              <signal pad="PG26" function="X1" group="CFG" index="2"/>
              <signal pad="PG27" function="X1" group="CFG" index="3"/>
              <signal pad="PD0" function="A" group="D" index="0"/>
              <signal pad="PD1" function="A" group="D" index="1"/>
              <signal pad="PD2" function="A" group="D" index="2"/>
              <signal pad="PD3" function="A" group="D" index="3"/>
              <signal pad="PD4" function="A" group="D" index="4"/>
              <signal pad="PD5" function="A" group="D" index="5"/>
              <signal pad="PD6" function="A" group="D" index="6"/>
              <signal pad="PD7" function="A" group="D" index="7"/>
              <signal pad="PD8" function="A" group="D" index="8"/>
              <signal pad="PD9" function="A" group="D" index="9"/>
              <signal pad="PD10" function="A" group="D" index="10"/>
              <signal pad="PD11" function="A" group="D" index="11"/>
              <signal pad="PD12" function="A" group="D" index="12"/>
              <signal pad="PD13" function="A" group="D" index="13"/>
              <signal pad="PD14" function="A" group="D" index="14"/>
              <signal pad="PD15" function="A" group="D" index="15"/>
              <signal pad="PD16" function="A" group="D" index="16"/>
              <signal pad="PD17" function="A" group="D" index="17"/>
              <signal pad="PD18" function="A" group="D" index="18"/>
              <signal pad="PD19" function="A" group="D" index="19"/>
              <signal pad="PD20" function="A" group="D" index="20"/>
              <signal pad="PD21" function="A" group="D" index="21"/>
              <signal pad="PD22" function="A" group="D" index="22"/>
              <signal pad="PD23" function="A" group="D" index="23"/>
              <signal pad="PD24" function="A" group="D" index="24"/>
              <signal pad="PD25" function="A" group="D" index="25"/>
              <signal pad="PD26" function="A" group="D" index="26"/>
              <signal pad="PD27" function="A" group="D" index="27"/>
              <signal pad="PD28" function="A" group="D" index="28"/>
              <signal pad="PD29" function="A" group="D" index="29"/>
              <signal pad="PD30" function="A" group="D" index="30"/>
              <signal pad="PD31" function="A" group="D" index="31"/>
              <signal pad="PF25" function="A" group="EXT_CTRL_BUFFER"/>
              <signal pad="PF11" function="A" group="NCS" index="0"/>
              <signal pad="PF12" function="A" group="NCS" index="1"/>
              <signal pad="PF13" function="A" group="NCS" index="2"/>
              <signal pad="PF14" function="A" group="NCS" index="3"/>
              <signal pad="PF15" function="A" group="NCS" index="4"/>
              <signal pad="PF16" function="A" group="NCS" index="5"/>
              <signal pad="PF17" function="A" group="NRD"/>
              <signal pad="PF24" function="A" group="NWAIT"/>
              <signal pad="PF18" function="A" group="NWE"/>
              <signal pad="PF19" function="A" group="NWR" index="0"/>
              <signal pad="PF20" function="A" group="NWR" index="1"/>
              <signal pad="PF21" function="A" group="NWR" index="2"/>
              <signal pad="PF22" function="A" group="NWR" index="3"/>
              <signal pad="PF23" function="A" group="NWR" index="4"/>
              <signal pad="PF0" function="A" group="RAS"/>
              <signal pad="PF1" function="A" group="SDA" index="10"/>
              <signal pad="PF2" function="A" group="SDCK"/>
              <signal pad="PF3" function="A" group="SDCKE"/>
              <signal pad="PF4" function="A" group="SDNBS" index="0"/>
              <signal pad="PF5" function="A" group="SDNBS" index="1"/>
              <signal pad="PF6" function="A" group="SDNBS" index="2"/>
              <signal pad="PF7" function="A" group="SDNBS" index="3"/>
              <signal pad="PF8" function="A" group="SDNBS" index="4"/>
              <signal pad="PF9" function="A" group="SDWE"/>
            </signals>
            <parameters>
              <param name="CLOCK_ID" value="59"/>
            </parameters>
          </instance>
        </module>
        <module name="HSDRAMC" id="44129" version="A">
          <instance name="HSDRAMC">
            <register-group address-space="base" name="HSDRAMC" name-in-module="HSDRAMC" offset="0x40082000"/>
          </instance>
        </module>
        <module name="HSMC" id="44128" version="A">
          <instance name="HSMC">
            <register-group address-space="base" name="HSMC" name-in-module="HSMC" offset="0x40081000"/>
          </instance>
        </module>
        <module name="ICM" id="11105" version="I">
          <instance name="ICM">
            <register-group address-space="base" name="ICM" name-in-module="ICM" offset="0x4008C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="33"/>
              <param name="CLOCK_ID" value="33"/>
            </parameters>
          </instance>
        </module>
        <module name="IP1553" id="44127" version="A">
          <instance name="IP1553">
            <register-group address-space="base" name="IP1553" name-in-module="IP1553" offset="0x4003C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="68"/>
              <param name="CLOCK_ID" value="68"/>
            </parameters>
          </instance>
        </module>
        <module name="MATRIX" id="44138" version="A">
          <instance name="MATRIX0">
            <register-group address-space="base" name="MATRIX0" name-in-module="MATRIX" offset="0x40000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="6"/>
            </parameters>
          </instance>
        </module>
        <module name="MCAN" id="11273" version="P">
          <instance name="MCAN0">
            <register-group address-space="base" name="MCAN0" name-in-module="MCAN" offset="0x40058000"/>
            <parameters>
              <param name="INSTANCE_ID" value="36"/>
              <param name="CLOCK_ID" value="36"/>
              <param name="ID_MCAN0_INT0" value="36"/>
              <param name="ID_MCAN0_INT1" value="37"/>
            </parameters>
            <signals>
              <signal pad="PB7" function="C" group="CANRX" index="0"/>
              <signal pad="PE8" function="C" group="CANRX" index="0"/>
              <signal pad="PB6" function="C" group="CANTX" index="0"/>
              <signal pad="PE9" function="C" group="CANTX" index="0"/>
            </signals>
          </instance>
          <instance name="MCAN1">
            <register-group address-space="base" name="MCAN1" name-in-module="MCAN" offset="0x4005C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="38"/>
              <param name="CLOCK_ID" value="38"/>
              <param name="ID_MCAN1_INT0" value="38"/>
              <param name="ID_MCAN1_INT1" value="39"/>
            </parameters>
            <signals>
              <signal pad="PB5" function="C" group="CANRX" index="1"/>
              <signal pad="PE10" function="C" group="CANRX" index="1"/>
              <signal pad="PB4" function="C" group="CANTX" index="1"/>
              <signal pad="PE11" function="C" group="CANTX" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="NMIC" id="44062" version="A">
          <instance name="NMIC">
            <register-group address-space="base" name="NMIC" name-in-module="NMIC" offset="0x400A8000"/>
            <parameters>
              <param name="INSTANCE_ID" value="9"/>
              <param name="CLOCK_ID" value="9"/>
              <param name="NUM_NMIC_SOURCE" value="9"/>
              <param name="NMIC_SOURCE_NMI" value="0" caption="External Pin NMI"/>
              <param name="NMIC_SOURCE_CPU_FAIL" value="1" caption="Wrong CPU Frequency Monitor Detection"/>
              <param name="NMIC_SOURCE_XTAL_12M_FAIL" value="2" caption="Fast XTAL Clock Failure Detection"/>
              <param name="NMIC_SOURCE_XTAL_32K_FAIL" value="3" caption="Slow XTAL 32KHZ Clock Failure Detection"/>
              <param name="NMIC_SOURCE_VDDCORE_FAIL" value="4" caption="VDDCORE Failure Detection"/>
              <param name="NMIC_SOURCE_NOFIX_TCM" value="5" caption="TCM non fixable error Detection"/>
              <param name="NMIC_SOURCE_NOFIX_HEMC" value="6" caption="HEMC non fixable error detection"/>
              <param name="NMIC_SOURCE_NOFIX_HEFC" value="7" caption="HEFC non fixable error detection"/>
              <param name="NMIC_SOURCE_NOFIX_FLEXRAM" value="8" caption="FlexRAM non fixable error detection"/>
              <param name="NMIC_READ_ONLY_GLFEN" value="0" caption="NMIC Glitch filter is read only"/>
            </parameters>
          </instance>
        </module>
        <module name="PIO" id="11264" version="K">
          <instance name="PIO">
            <register-group address-space="base" name="PIO" name-in-module="PIO" offset="0x40008000"/>
            <parameters>
              <param name="CLOCK_ID" value="10"/>
              <param name="DEBOUNCE_GLITCH_ACTIVE" value="1"/>
            </parameters>
            <signals>
              <signal group="P" index="0" function="default" pad="PA0"/>
              <signal group="P" index="1" function="default" pad="PA1"/>
              <signal group="P" index="2" function="default" pad="PA2"/>
              <signal group="P" index="3" function="default" pad="PA3"/>
              <signal group="P" index="4" function="default" pad="PA4"/>
              <signal group="P" index="5" function="default" pad="PA5"/>
              <signal group="P" index="6" function="default" pad="PA6"/>
              <signal group="P" index="7" function="default" pad="PA7"/>
              <signal group="P" index="8" function="default" pad="PA8"/>
              <signal group="P" index="9" function="default" pad="PA9"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="26" function="default" pad="PA26"/>
              <signal group="P" index="27" function="default" pad="PA27"/>
              <signal group="P" index="28" function="default" pad="PA28"/>
              <signal group="P" index="32" function="default" pad="PB0"/>
              <signal group="P" index="33" function="default" pad="PB1"/>
              <signal group="P" index="34" function="default" pad="PB2"/>
              <signal group="P" index="35" function="default" pad="PB3"/>
              <signal group="P" index="36" function="default" pad="PB4"/>
              <signal group="P" index="37" function="default" pad="PB5"/>
              <signal group="P" index="38" function="default" pad="PB6"/>
              <signal group="P" index="39" function="default" pad="PB7"/>
              <signal group="P" index="40" function="default" pad="PB8"/>
              <signal group="P" index="41" function="default" pad="PB9"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
              <signal group="P" index="48" function="default" pad="PB16"/>
              <signal group="P" index="49" function="default" pad="PB17"/>
              <signal group="P" index="50" function="default" pad="PB18"/>
              <signal group="P" index="51" function="default" pad="PB19"/>
              <signal group="P" index="52" function="default" pad="PB20"/>
              <signal group="P" index="53" function="default" pad="PB21"/>
              <signal group="P" index="54" function="default" pad="PB22"/>
              <signal group="P" index="55" function="default" pad="PB23"/>
              <signal group="P" index="56" function="default" pad="PB24"/>
              <signal group="P" index="57" function="default" pad="PB25"/>
              <signal group="P" index="58" function="default" pad="PB26"/>
              <signal group="P" index="59" function="default" pad="PB27"/>
              <signal group="P" index="60" function="default" pad="PB28"/>
              <signal group="P" index="61" function="default" pad="PB29"/>
              <signal group="P" index="64" function="default" pad="PC0"/>
              <signal group="P" index="65" function="default" pad="PC1"/>
              <signal group="P" index="66" function="default" pad="PC2"/>
              <signal group="P" index="67" function="default" pad="PC3"/>
              <signal group="P" index="68" function="default" pad="PC4"/>
              <signal group="P" index="69" function="default" pad="PC5"/>
              <signal group="P" index="70" function="default" pad="PC6"/>
              <signal group="P" index="71" function="default" pad="PC7"/>
              <signal group="P" index="72" function="default" pad="PC8"/>
              <signal group="P" index="73" function="default" pad="PC9"/>
              <signal group="P" index="74" function="default" pad="PC10"/>
              <signal group="P" index="75" function="default" pad="PC11"/>
              <signal group="P" index="76" function="default" pad="PC12"/>
              <signal group="P" index="77" function="default" pad="PC13"/>
              <signal group="P" index="78" function="default" pad="PC14"/>
              <signal group="P" index="79" function="default" pad="PC15"/>
              <signal group="P" index="80" function="default" pad="PC16"/>
              <signal group="P" index="81" function="default" pad="PC17"/>
              <signal group="P" index="82" function="default" pad="PC18"/>
              <signal group="P" index="83" function="default" pad="PC19"/>
              <signal group="P" index="84" function="default" pad="PC20"/>
              <signal group="P" index="85" function="default" pad="PC21"/>
              <signal group="P" index="86" function="default" pad="PC22"/>
              <signal group="P" index="87" function="default" pad="PC23"/>
              <signal group="P" index="88" function="default" pad="PC24"/>
              <signal group="P" index="89" function="default" pad="PC25"/>
              <signal group="P" index="90" function="default" pad="PC26"/>
              <signal group="P" index="91" function="default" pad="PC27"/>
              <signal group="P" index="92" function="default" pad="PC28"/>
              <signal group="P" index="93" function="default" pad="PC29"/>
              <signal group="P" index="94" function="default" pad="PC30"/>
              <signal group="P" index="95" function="default" pad="PC31"/>
              <signal group="P" index="96" function="default" pad="PD0"/>
              <signal group="P" index="97" function="default" pad="PD1"/>
              <signal group="P" index="98" function="default" pad="PD2"/>
              <signal group="P" index="99" function="default" pad="PD3"/>
              <signal group="P" index="100" function="default" pad="PD4"/>
              <signal group="P" index="101" function="default" pad="PD5"/>
              <signal group="P" index="102" function="default" pad="PD6"/>
              <signal group="P" index="103" function="default" pad="PD7"/>
              <signal group="P" index="104" function="default" pad="PD8"/>
              <signal group="P" index="105" function="default" pad="PD9"/>
              <signal group="P" index="106" function="default" pad="PD10"/>
              <signal group="P" index="107" function="default" pad="PD11"/>
              <signal group="P" index="108" function="default" pad="PD12"/>
              <signal group="P" index="109" function="default" pad="PD13"/>
              <signal group="P" index="110" function="default" pad="PD14"/>
              <signal group="P" index="111" function="default" pad="PD15"/>
              <signal group="P" index="112" function="default" pad="PD16"/>
              <signal group="P" index="113" function="default" pad="PD17"/>
              <signal group="P" index="114" function="default" pad="PD18"/>
              <signal group="P" index="115" function="default" pad="PD19"/>
              <signal group="P" index="116" function="default" pad="PD20"/>
              <signal group="P" index="117" function="default" pad="PD21"/>
              <signal group="P" index="118" function="default" pad="PD22"/>
              <signal group="P" index="119" function="default" pad="PD23"/>
              <signal group="P" index="120" function="default" pad="PD24"/>
              <signal group="P" index="121" function="default" pad="PD25"/>
              <signal group="P" index="122" function="default" pad="PD26"/>
              <signal group="P" index="123" function="default" pad="PD27"/>
              <signal group="P" index="124" function="default" pad="PD28"/>
              <signal group="P" index="125" function="default" pad="PD29"/>
              <signal group="P" index="126" function="default" pad="PD30"/>
              <signal group="P" index="127" function="default" pad="PD31"/>
              <signal group="P" index="128" function="default" pad="PE0"/>
              <signal group="P" index="129" function="default" pad="PE1"/>
              <signal group="P" index="130" function="default" pad="PE2"/>
              <signal group="P" index="131" function="default" pad="PE3"/>
              <signal group="P" index="132" function="default" pad="PE4"/>
              <signal group="P" index="133" function="default" pad="PE5"/>
              <signal group="P" index="134" function="default" pad="PE6"/>
              <signal group="P" index="135" function="default" pad="PE7"/>
              <signal group="P" index="136" function="default" pad="PE8"/>
              <signal group="P" index="137" function="default" pad="PE9"/>
              <signal group="P" index="138" function="default" pad="PE10"/>
              <signal group="P" index="139" function="default" pad="PE11"/>
              <signal group="P" index="140" function="default" pad="PE12"/>
              <signal group="P" index="160" function="default" pad="PF0"/>
              <signal group="P" index="161" function="default" pad="PF1"/>
              <signal group="P" index="162" function="default" pad="PF2"/>
              <signal group="P" index="163" function="default" pad="PF3"/>
              <signal group="P" index="164" function="default" pad="PF4"/>
              <signal group="P" index="165" function="default" pad="PF5"/>
              <signal group="P" index="166" function="default" pad="PF6"/>
              <signal group="P" index="167" function="default" pad="PF7"/>
              <signal group="P" index="168" function="default" pad="PF8"/>
              <signal group="P" index="169" function="default" pad="PF9"/>
              <signal group="P" index="170" function="default" pad="PF10"/>
              <signal group="P" index="171" function="default" pad="PF11"/>
              <signal group="P" index="172" function="default" pad="PF12"/>
              <signal group="P" index="173" function="default" pad="PF13"/>
              <signal group="P" index="174" function="default" pad="PF14"/>
              <signal group="P" index="175" function="default" pad="PF15"/>
              <signal group="P" index="176" function="default" pad="PF16"/>
              <signal group="P" index="177" function="default" pad="PF17"/>
              <signal group="P" index="178" function="default" pad="PF18"/>
              <signal group="P" index="179" function="default" pad="PF19"/>
              <signal group="P" index="180" function="default" pad="PF20"/>
              <signal group="P" index="181" function="default" pad="PF21"/>
              <signal group="P" index="182" function="default" pad="PF22"/>
              <signal group="P" index="183" function="default" pad="PF23"/>
              <signal group="P" index="184" function="default" pad="PF24"/>
              <signal group="P" index="185" function="default" pad="PF25"/>
              <signal group="P" index="186" function="default" pad="PF26"/>
              <signal group="P" index="187" function="default" pad="PF27"/>
              <signal group="P" index="188" function="default" pad="PF28"/>
              <signal group="P" index="189" function="default" pad="PF29"/>
              <signal group="P" index="190" function="default" pad="PF30"/>
              <signal group="P" index="192" function="default" pad="PG0"/>
              <signal group="P" index="193" function="default" pad="PG1"/>
              <signal group="P" index="194" function="default" pad="PG2"/>
              <signal group="P" index="195" function="default" pad="PG3"/>
              <signal group="P" index="196" function="default" pad="PG4"/>
              <signal group="P" index="197" function="default" pad="PG5"/>
              <signal group="P" index="198" function="default" pad="PG6"/>
              <signal group="P" index="199" function="default" pad="PG7"/>
              <signal group="P" index="200" function="default" pad="PG8"/>
              <signal group="P" index="201" function="default" pad="PG9"/>
              <signal group="P" index="202" function="default" pad="PG10"/>
              <signal group="P" index="203" function="default" pad="PG11"/>
              <signal group="P" index="204" function="default" pad="PG12"/>
              <signal group="P" index="205" function="default" pad="PG13"/>
              <signal group="P" index="206" function="default" pad="PG14"/>
              <signal group="P" index="207" function="default" pad="PG15"/>
              <signal group="P" index="208" function="default" pad="PG16"/>
              <signal group="P" index="209" function="default" pad="PG17"/>
              <signal group="P" index="210" function="default" pad="PG18"/>
              <signal group="P" index="211" function="default" pad="PG19"/>
              <signal group="P" index="212" function="default" pad="PG20"/>
              <signal group="P" index="213" function="default" pad="PG21"/>
              <signal group="P" index="214" function="default" pad="PG22"/>
              <signal group="P" index="215" function="default" pad="PG23"/>
              <signal group="P" index="216" function="default" pad="PG24"/>
              <signal group="P" index="217" function="default" pad="PG25"/>
              <signal group="P" index="218" function="default" pad="PG26"/>
              <signal group="P" index="219" function="default" pad="PG27"/>
              <signal group="P" index="222" function="default" pad="PG30"/>
              <signal group="P" index="223" function="default" pad="PG31"/>
            </signals>
          </instance>
          <instance name="PIOA">
            <parameters>
              <param name="INSTANCE_ID" value="10"/>
            </parameters>
          </instance>
          <instance name="PIOB">
            <parameters>
              <param name="INSTANCE_ID" value="11"/>
            </parameters>
          </instance>
          <instance name="PIOC">
            <parameters>
              <param name="INSTANCE_ID" value="12"/>
            </parameters>
          </instance>
          <instance name="PIOD">
            <parameters>
              <param name="INSTANCE_ID" value="16"/>
            </parameters>
          </instance>
          <instance name="PIOE">
            <parameters>
              <param name="INSTANCE_ID" value="17"/>
            </parameters>
          </instance>
          <instance name="PIOF">
            <parameters>
              <param name="INSTANCE_ID" value="34"/>
            </parameters>
          </instance>
          <instance name="PIOG">
            <parameters>
              <param name="INSTANCE_ID" value="35"/>
            </parameters>
          </instance>
        </module>
        <module name="PMC" id="44113" version="A">
          <instance name="PMC">
            <register-group address-space="base" name="PMC" name-in-module="PMC" offset="0x4000C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="5"/>
            </parameters>
            <signals>
              <signal pad="PA11" function="B" group="PCK" index="0"/>
              <signal pad="PC7" function="A" group="PCK" index="0"/>
              <signal pad="PC8" function="A" group="PCK" index="1"/>
              <signal pad="PE12" function="B" group="PCK" index="1"/>
              <signal pad="PA10" function="B" group="PCK" index="2"/>
            </signals>
          </instance>
        </module>
        <module name="PWM" id="6343" version="ZB">
          <instance name="PWM0">
            <register-group address-space="base" name="PWM0" name-in-module="PWM" offset="0x40068000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="22"/>
              <param name="INSTANCE_ID" value="31"/>
              <param name="CLOCK_ID" value="31"/>
              <param name="FAULT_PWM_ID0" value="0x0" caption="Fault 0 - PWM0_PWMFI0 Input pin"/>
              <param name="FAULT_PWM_ID1" value="0x1" caption="Fault 1 - PWM0_PWMFI1 Input pin"/>
              <param name="FAULT_PWM_ID2" value="0x2" caption="Fault 2 - PWM0_PWMFI2 Input pin"/>
              <param name="FAULT_PWM_ID3" value="0x3" caption="Fault 3 - MAIN_OSC_PMC"/>
              <param name="FAULT_PWM_ID6" value="0x6" caption="Fault 6 - TC0"/>
            </parameters>
            <signals>
              <signal pad="PA10" function="C" group="PWMC0_PWMEXTRG" index="0"/>
              <signal pad="PA11" function="C" group="PWMC0_PWMEXTRG" index="1"/>
              <signal pad="PA8" function="C" group="PWMC0_PWMFI" index="0"/>
              <signal pad="PA9" function="C" group="PWMC0_PWMFI" index="1"/>
              <signal pad="PA12" function="C" group="PWMC0_PWMFI" index="2"/>
              <signal pad="PA0" function="C" group="PWMC0_PWMH" index="0"/>
              <signal pad="PA1" function="C" group="PWMC0_PWMH" index="1"/>
              <signal pad="PA2" function="C" group="PWMC0_PWMH" index="2"/>
              <signal pad="PA3" function="C" group="PWMC0_PWMH" index="3"/>
              <signal pad="PA4" function="C" group="PWMC0_PWML" index="0"/>
              <signal pad="PA5" function="C" group="PWMC0_PWML" index="1"/>
              <signal pad="PA6" function="C" group="PWMC0_PWML" index="2"/>
              <signal pad="PA7" function="C" group="PWMC0_PWML" index="3"/>
            </signals>
          </instance>
          <instance name="PWM1">
            <register-group address-space="base" name="PWM1" name-in-module="PWM" offset="0x4006C000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="23"/>
              <param name="INSTANCE_ID" value="32"/>
              <param name="CLOCK_ID" value="32"/>
              <param name="FAULT_PWM_ID0" value="0x0" caption="Fault 0 - PWM1_PWMFI0 Input pin"/>
              <param name="FAULT_PWM_ID1" value="0x1" caption="Fault 1 - PWM1_PWMFI1 Input pin"/>
              <param name="FAULT_PWM_ID2" value="0x2" caption="Fault 2 - PWM1_PWMFI2 Input pin"/>
              <param name="FAULT_PWM_ID3" value="0x3" caption="Fault 3 - MAIN_OSC_PMC"/>
              <param name="FAULT_PWM_ID6" value="0x6" caption="Fault 6 - TC0"/>
            </parameters>
            <signals>
              <signal pad="PB17" function="A" group="PWMC1_PWMEXTRG" index="0"/>
              <signal pad="PB18" function="A" group="PWMC1_PWMEXTRG" index="1"/>
              <signal pad="PB27" function="A" group="PWMC1_PWMFI" index="0"/>
              <signal pad="PB28" function="A" group="PWMC1_PWMFI" index="1"/>
              <signal pad="PB29" function="A" group="PWMC1_PWMFI" index="2"/>
              <signal pad="PB19" function="A" group="PWMC1_PWMH" index="0"/>
              <signal pad="PB20" function="A" group="PWMC1_PWMH" index="1"/>
              <signal pad="PB21" function="A" group="PWMC1_PWMH" index="2"/>
              <signal pad="PB22" function="A" group="PWMC1_PWMH" index="3"/>
              <signal pad="PB23" function="A" group="PWMC1_PWML" index="0"/>
              <signal pad="PB24" function="A" group="PWMC1_PWML" index="1"/>
              <signal pad="PB25" function="A" group="PWMC1_PWML" index="2"/>
              <signal pad="PB26" function="A" group="PWMC1_PWML" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="QSPI" id="11171" version="N">
          <instance name="QSPI">
            <register-group address-space="base" name="QSPI" name-in-module="QSPI" offset="0x40038000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="20"/>
              <param name="DMAC_ID_RX" value="21"/>
              <param name="INSTANCE_ID" value="49"/>
              <param name="CLOCK_ID" value="49"/>
            </parameters>
            <signals>
              <signal pad="PA22" function="C" group="QCS"/>
              <signal pad="PA24" function="C" group="QIO" index="0"/>
              <signal pad="PA23" function="C" group="QIO" index="1"/>
              <signal pad="PA20" function="C" group="QIO" index="2"/>
              <signal pad="PA19" function="C" group="QIO" index="3"/>
              <signal pad="PA21" function="C" group="QSCK"/>
            </signals>
          </instance>
        </module>
        <module name="RSTC" id="11009" version="N">
          <instance name="RSTC">
            <register-group address-space="base" name="RSTC" name-in-module="RSTC" offset="0x40100200"/>
            <parameters>
              <param name="INSTANCE_ID" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="RSWDT" id="11110" version="G">
          <instance name="RSWDT">
            <register-group address-space="base" name="RSWDT" name-in-module="RSWDT" offset="0x40100300"/>
            <parameters>
              <param name="INSTANCE_ID" value="47"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="6056" version="ZF">
          <instance name="RTC">
            <register-group address-space="base" name="RTC" name-in-module="RTC" offset="0x40100260"/>
            <parameters>
              <param name="INSTANCE_ID" value="2"/>
            </parameters>
            <signals>
              <signal pad="PG30" function="A" group="RTCOUT" index="0"/>
              <signal pad="PG31" function="A" group="RTCOUT" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="RTT" id="6081" version="N">
          <instance name="RTT">
            <register-group address-space="base" name="RTT" name-in-module="RTT" offset="0x40100230"/>
            <parameters>
              <param name="INSTANCE_ID" value="3"/>
            </parameters>
          </instance>
        </module>
        <module name="SFR" id="11066" version="S">
          <instance name="SFR">
            <register-group address-space="base" name="SFR" name-in-module="SFR" offset="0x400A0000"/>
          </instance>
        </module>
        <module name="SHA" id="6156" version="O">
          <instance name="SHA">
            <register-group address-space="base" name="SHA" name-in-module="SHA" offset="0x40094000"/>
            <parameters>
              <param name="DMAC_ID_TX" value="28"/>
              <param name="INSTANCE_ID" value="44"/>
              <param name="CLOCK_ID" value="44"/>
            </parameters>
          </instance>
        </module>
        <module name="SPW" id="44126" version="A">
          <instance name="SPW">
            <register-group address-space="base" name="SPW" name-in-module="SPW" offset="0x40040000"/>
            <parameters>
              <param name="INSTANCE_ID_SPW" value="65"/>
              <param name="INSTANCE_ID_SPW_TIMETICK" value="66"/>
              <param name="CLOCK_ID_SPWCLK" value="65"/>
              <param name="CLOCK_ID_TIMETICK" value="66"/>
            </parameters>
          </instance>
        </module>
        <module name="SUPC" id="44082" version="C">
          <instance name="SUPC">
            <register-group address-space="base" name="SUPC" name-in-module="SUPC" offset="0x40100210"/>
            <parameters>
              <param name="INSTANCE_ID" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="TC" id="6082" version="ZO">
          <instance name="TC0">
            <register-group address-space="base" name="TC0" name-in-module="TC" offset="0x40070000"/>
            <parameters>
              <param name="DMAC_ID_RX" value="24"/>
              <param name="DMAC_ID_CPA" value="29"/>
              <param name="DMAC_ID_CPB" value="33"/>
              <param name="DMAC_ID_CPC" value="37"/>
              <param name="DMAC_ID_ETRG" value="41"/>
              <param name="INSTANCE_ID_CHANNEL0" value="25"/>
              <param name="INSTANCE_ID_CHANNEL1" value="26"/>
              <param name="INSTANCE_ID_CHANNEL2" value="27"/>
              <param name="CLOCK_ID_CHANNEL0" value="25"/>
              <param name="CLOCK_ID_CHANNEL1" value="26"/>
              <param name="CLOCK_ID_CHANNEL2" value="27"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PA0" function="B" group="TCLK" index="0"/>
              <signal pad="PA3" function="B" group="TCLK" index="1"/>
              <signal pad="PA6" function="B" group="TCLK" index="2"/>
              <signal pad="PA1" function="B" group="TIOA" index="0"/>
              <signal pad="PA4" function="B" group="TIOA" index="1"/>
              <signal pad="PA7" function="B" group="TIOA" index="2"/>
              <signal pad="PA2" function="B" group="TIOB" index="0"/>
              <signal pad="PA5" function="B" group="TIOB" index="1"/>
              <signal pad="PA8" function="B" group="TIOB" index="2"/>
            </signals>
          </instance>
          <instance name="TC1">
            <register-group address-space="base" name="TC1" name-in-module="TC" offset="0x40074000"/>
            <parameters>
              <param name="DMAC_ID_RX" value="25"/>
              <param name="DMAC_ID_CPA" value="30"/>
              <param name="DMAC_ID_CPB" value="34"/>
              <param name="DMAC_ID_CPC" value="38"/>
              <param name="DMAC_ID_ETRG" value="42"/>
              <param name="INSTANCE_ID_CHANNEL0" value="28"/>
              <param name="INSTANCE_ID_CHANNEL1" value="29"/>
              <param name="INSTANCE_ID_CHANNEL2" value="30"/>
              <param name="CLOCK_ID_CHANNEL0" value="28"/>
              <param name="CLOCK_ID_CHANNEL1" value="29"/>
              <param name="CLOCK_ID_CHANNEL2" value="30"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PB8" function="A" group="TCLK" index="3"/>
              <signal pad="PB11" function="A" group="TCLK" index="4"/>
              <signal pad="PB14" function="A" group="TCLK" index="5"/>
              <signal pad="PB9" function="A" group="TIOA" index="3"/>
              <signal pad="PB12" function="A" group="TIOA" index="4"/>
              <signal pad="PB15" function="A" group="TIOA" index="5"/>
              <signal pad="PB10" function="A" group="TIOB" index="3"/>
              <signal pad="PB13" function="A" group="TIOB" index="4"/>
              <signal pad="PB16" function="A" group="TIOB" index="5"/>
            </signals>
          </instance>
          <instance name="TC2">
            <register-group address-space="base" name="TC2" name-in-module="TC" offset="0x40078000"/>
            <parameters>
              <param name="DMAC_ID_RX" value="26"/>
              <param name="DMAC_ID_CPA" value="31"/>
              <param name="DMAC_ID_CPB" value="35"/>
              <param name="DMAC_ID_CPC" value="39"/>
              <param name="DMAC_ID_ETRG" value="43"/>
              <param name="INSTANCE_ID_CHANNEL0" value="53"/>
              <param name="INSTANCE_ID_CHANNEL1" value="54"/>
              <param name="INSTANCE_ID_CHANNEL2" value="55"/>
              <param name="CLOCK_ID_CHANNEL0" value="53"/>
              <param name="CLOCK_ID_CHANNEL1" value="54"/>
              <param name="CLOCK_ID_CHANNEL2" value="55"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PC11" function="A" group="TCLK" index="6"/>
              <signal pad="PC14" function="A" group="TCLK" index="7"/>
              <signal pad="PC17" function="A" group="TCLK" index="8"/>
              <signal pad="PC12" function="A" group="TIOA" index="6"/>
              <signal pad="PC15" function="A" group="TIOA" index="7"/>
              <signal pad="PC18" function="A" group="TIOA" index="8"/>
              <signal pad="PC13" function="A" group="TIOB" index="6"/>
              <signal pad="PC16" function="A" group="TIOB" index="7"/>
              <signal pad="PC19" function="A" group="TIOB" index="8"/>
            </signals>
          </instance>
          <instance name="TC3">
            <register-group address-space="base" name="TC3" name-in-module="TC" offset="0x4007C000"/>
            <parameters>
              <param name="DMAC_ID_RX" value="27"/>
              <param name="DMAC_ID_CPA" value="32"/>
              <param name="DMAC_ID_CPB" value="36"/>
              <param name="DMAC_ID_CPC" value="40"/>
              <param name="DMAC_ID_ETRG" value="44"/>
              <param name="INSTANCE_ID_CHANNEL0" value="56"/>
              <param name="INSTANCE_ID_CHANNEL1" value="57"/>
              <param name="INSTANCE_ID_CHANNEL2" value="58"/>
              <param name="CLOCK_ID_CHANNEL0" value="56"/>
              <param name="CLOCK_ID_CHANNEL1" value="57"/>
              <param name="CLOCK_ID_CHANNEL2" value="58"/>
              <param name="TCCLKS_" value="0" caption="MCK"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PC21" function="D" group="TCLK" index="9"/>
              <signal pad="PC28" function="D" group="TCLK" index="10"/>
              <signal pad="PC25" function="D" group="TCLK" index="11"/>
              <signal pad="PC22" function="D" group="TIOA" index="9"/>
              <signal pad="PC29" function="D" group="TIOA" index="10"/>
              <signal pad="PC26" function="D" group="TIOA" index="11"/>
              <signal pad="PC24" function="D" group="TIOB" index="9"/>
              <signal pad="PC30" function="D" group="TIOB" index="10"/>
              <signal pad="PC27" function="D" group="TIOB" index="11"/>
            </signals>
          </instance>
        </module>
        <module name="TCMECC" id="44125" version="A">
          <instance name="TCMECC">
            <register-group address-space="base" name="TCMECC" name-in-module="TCMECC" offset="0x40100400"/>
          </instance>
        </module>
        <module name="TRNG" id="6334" version="K">
          <instance name="TRNG">
            <register-group address-space="base" name="TRNG" name-in-module="TRNG" offset="0x40090000"/>
            <parameters>
              <param name="INSTANCE_ID" value="63"/>
              <param name="CLOCK_ID" value="63"/>
            </parameters>
          </instance>
        </module>
        <module name="WDT" id="6080" version="N">
          <instance name="WDT">
            <register-group address-space="base" name="WDT" name-in-module="WDT" offset="0x40100250"/>
            <parameters>
              <param name="INSTANCE_ID" value="4"/>
            </parameters>
          </instance>
        </module>
        <module name="XDMAC" id="11161" version="N">
          <instance name="XDMAC">
            <register-group address-space="base" name="XDMAC" name-in-module="XDMAC" offset="0x40098000"/>
            <parameters>
              <param name="INSTANCE_ID" value="64"/>
              <param name="CLOCK_ID" value="64"/>
            </parameters>
          </instance>
        </module>
        <module name="FUSES" id="1" version="1">
          <instance name="FUSES">
            <register-group address-space="fuses" name="GPNVMBITS" name-in-module="GPNVMBITS" offset="0"/>
          </instance>
        </module>
        <module name="LOCKBIT" id="1" version="1">
          <instance name="LOCKBIT">
            <register-group address-space="lockbits" name="LOCKBIT" name-in-module="LOCKBIT" offset="0"/>
          </instance>
        </module>
        <module name="SCnSCB">
          <!-- System control Register not in SCB -->
          <instance name="SCnSCB">
            <register-group address-space="base" offset="0xE000E000" name-in-module="SCnSCB" name="SCnSCB"/>
          </instance>
        </module>
        <module name="SCB">
          <instance name="SCB" oldname="SystemControl">
            <register-group address-space="base" offset="0xE000ED00" name-in-module="SCB" name="SCB"/>
          </instance>
        </module>
        <module name="SysTick">
          <instance name="SysTick">
            <register-group address-space="base" offset="0xE000E010" name-in-module="SysTick" name="SysTick"/>
          </instance>
        </module>
        <module name="NVIC">
          <instance name="NVIC">
            <register-group address-space="base" offset="0xE000E100" name-in-module="NVIC" name="NVIC"/>
          </instance>
        </module>
        <module name="MPU">
          <instance name="MPU">
            <register-group address-space="base" offset="0xE000ED90" name-in-module="MPU" name="MPU"/>
          </instance>
        </module>
        <module name="FPU">
          <instance name="FPU">
            <register-group address-space="base" offset="0xE000EF30" name-in-module="FPU" name="FPU"/>
          </instance>
        </module>
        <module name="ITM">
          <instance name="ITM">
            <register-group name="ITM" name-in-module="ITM" address-space="base" offset="0xE0000000"/>
          </instance>
        </module>
        <module name="DWT">
          <instance name="DWT">
            <register-group name="DWT" name-in-module="DWT" address-space="base" offset="0xE0001000"/>
          </instance>
        </module>
        <module name="FPB">
          <instance name="FPB">
            <register-group name="FPB" name-in-module="FPB" address-space="base" offset="0xE0002000"/>
            <parameters>
              <param name="__BKPT_NUM" value="8" caption="Number of FPB breakpoint comparators"/>
            </parameters>
          </instance>
        </module>
        <module name="CoreDebug">
          <instance name="CoreDebug">
            <register-group name="CoreDebug" name-in-module="CoreDebug" address-space="base" offset="0xE000EDF0"/>
          </instance>
        </module>
        <module name="ETM">
          <instance name="ETM">
            <register-group name="ETM" name-in-module="ETM" address-space="base" offset="0xE0041000"/>
          </instance>
        </module>
        <module name="ICE">
          <instance name="ICE">
            <signals>
              <signal pad="PB1" function="C" group="TDI"/>
              <signal pad="PB3" function="C" group="TDO"/>
              <signal pad="PB3" function="C" group="TRACESWO"/>
              <signal pad="PA17" function="C" group="TMS"/>
              <signal pad="PA17" function="C" group="SWDIO"/>
              <signal pad="PA16" function="C" group="TCK"/>
              <signal pad="PA16" function="C" group="SWDCLK"/>
            </signals>
          </instance>
        </module>
        <module name="TPIU">
          <instance name="TPIU">
            <register-group name="TPIU" name-in-module="TPIU" address-space="base" offset="0xE0040000"/>
            <signals>
              <signal pad="PB2" function="C" group="TRACECLK"/>
              <signal pad="PA25" function="C" group="TRACED" index="0"/>
              <signal pad="PA26" function="C" group="TRACED" index="1"/>
              <signal pad="PA27" function="C" group="TRACED" index="2"/>
              <signal pad="PA28" function="C" group="TRACED" index="3"/>
              <signal pad="PB0" function="C" group="TRACECTL"/>
            </signals>
          </instance>
        </module>
      </peripherals>
      <interrupts xmlns:header="http://www.atmel.com/schemas/avr-tools-device-file/header">
        <interrupt index="-15" name="Reset" caption="Reset Vector, invoked on Power up and warm reset" header:alternate-caption="Reset Vector"/>
        <interrupt index="-14" name="NonMaskableInt" caption="Non maskable Interrupt, cannot be stopped or preempted" header:alternate-caption="Non-maskable Interrupt"/>
        <interrupt index="-13" name="HardFault" caption="Hard Fault, all classes of Fault" header:alternate-caption="Hard Fault"/>
        <interrupt index="-12" name="MemoryManagement" caption="Memory Management, MPU mismatch, including Access Violation and No Match" header:alternate-caption="Memory Management Fault"/>
        <interrupt index="-11" name="BusFault" caption="Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault" header:alternate-caption="Bus Fault"/>
        <interrupt index="-10" name="UsageFault" caption="Usage Fault, i.e. Undef Instruction, Illegal State Transition" header:alternate-caption="Usage Fault"/>
        <interrupt index="-5" name="SVCall" caption="System Service Call via SVC instruction" header:alternate-caption="SuperVisor Call"/>
        <interrupt index="-4" name="DebugMonitor" caption="Debug Monitor" header:alternate-caption="Debug Monitor"/>
        <interrupt index="-2" name="PendSV" caption="Pendable request for system service" header:alternate-caption="Pendable SerVice"/>
        <interrupt index="-1" name="SysTick" caption="System Tick Timer"/>
        <interrupt index="0" module-instance="SUPC" name="SUPC" caption="Supply Controller"/>
        <interrupt index="1" module-instance="RSTC" name="RSTC" caption="Reset Controller"/>
        <interrupt index="2" module-instance="RTC" name="RTC" caption="Real Time Clock"/>
        <interrupt index="3" module-instance="RTT" name="RTT" caption="Real Time Timer"/>
        <interrupt index="4" module-instance="WDT" name="WDT" caption="Watchdog Timer 0"/>
        <interrupt index="5" module-instance="PMC" name="PMC" caption="Power Management Controller"/>
        <interrupt index="6" module-instance="MATRIX0" name="MATRIX0" caption="Matrix 0"/>
        <interrupt index="7" module-instance="FLEXCOM0" name="FLEXCOM0" caption="FLEXCOM 0"/>
        <interrupt index="8" module-instance="FLEXCOM1" name="FLEXCOM1" caption="FLEXCOM 1"/>
        <interrupt index="9" module-instance="NMIC" name="NMIC" caption="NMI Controller"/>
        <interrupt index="10" module-instance="PIOA" name="PIOA" caption="Parallel I/O Controller A"/>
        <interrupt index="11" module-instance="PIOB" name="PIOB" caption="Parallel I/O Controller B"/>
        <interrupt index="12" module-instance="PIOC" name="PIOC" caption="Parallel I/O Controller C"/>
        <interrupt index="13" module-instance="FLEXCOM2" name="FLEXCOM2" caption="FLEXCOM 2"/>
        <interrupt index="14" module-instance="FLEXCOM3" name="FLEXCOM3" caption="FLEXCOM 3"/>
        <interrupt index="15" module-instance="FLEXCOM4" name="FLEXCOM4" caption="FLEXCOM 4"/>
        <interrupt index="16" module-instance="PIOD" name="PIOD" caption="Parallel I/O Controller D"/>
        <interrupt index="17" module-instance="PIOE" name="PIOE" caption="Parallel I/O Controller E"/>
        <interrupt index="18" module-instance="SCB" name="CCW" caption="Cache ECC Warning"/>
        <interrupt index="19" module-instance="SCB" name="CCF" caption="Cache ECC Fault"/>
        <interrupt index="20" module-instance="FPU" name="FPU" caption="Floating Point Unit"/>
        <interrupt index="21" module-instance="FPU" name="IXC" caption="Floating Point Unit IXC"/>
        <interrupt index="22" module-instance="FLEXCOM5" name="FLEXCOM5" caption="FLEXCOM 5"/>
        <interrupt index="23" module-instance="FLEXCOM6" name="FLEXCOM6" caption="FLEXCOM 6"/>
        <interrupt index="24" module-instance="FLEXCOM7" name="FLEXCOM7" caption="FLEXCOM 7"/>
        <interrupt index="25" module-instance="TC0" name="TC0" header:alternate-name="TC0_CH0" caption="Timer/Counter 0" header:alternate-caption="Timer/Counter 0 Channel 0"/>
        <interrupt index="26" module-instance="TC0" name="TC1" header:alternate-name="TC0_CH1" caption="Timer/Counter 1" header:alternate-caption="Timer/Counter 0 Channel 1"/>
        <interrupt index="27" module-instance="TC0" name="TC2" header:alternate-name="TC0_CH2" caption="Timer/Counter 2" header:alternate-caption="Timer/Counter 0 Channel 2"/>
        <interrupt index="28" module-instance="TC1" name="TC3" header:alternate-name="TC1_CH0" caption="Timer/Counter 3" header:alternate-caption="Timer/Counter 1 Channel 0"/>
        <interrupt index="29" module-instance="TC1" name="TC4" header:alternate-name="TC1_CH1" caption="Timer/Counter 4" header:alternate-caption="Timer/Counter 1 Channel 1"/>
        <interrupt index="30" module-instance="TC1" name="TC5" header:alternate-name="TC1_CH2" caption="Timer/Counter 5" header:alternate-caption="Timer/Counter 1 Channel 2"/>
        <interrupt index="31" module-instance="PWM0" name="PWM0" caption="Pulse Width Modulation 0"/>
        <interrupt index="32" module-instance="PWM1" name="PWM1" caption="Pulse Width Modulation 1"/>
        <interrupt index="33" module-instance="ICM" name="ICM" caption="Integrity Check Monitor"/>
        <interrupt index="34" module-instance="PIOF" name="PIOF" caption="Parallel I/O Controller F"/>
        <interrupt index="35" module-instance="PIOG" name="PIOG" caption="Parallel I/O Controller G"/>
        <interrupt index="36" module-instance="MCAN0" name="MCAN0_INT0" caption="MCAN Controller 0 Interrupt 0"/>
        <interrupt index="37" module-instance="MCAN0" name="MCAN0_INT1" caption="MCAN Controller 0 Interrupt 1"/>
        <interrupt index="38" module-instance="MCAN1" name="MCAN1_INT0" caption="MCAN Controller 1 Interrupt 0"/>
        <interrupt index="39" module-instance="MCAN1" name="MCAN1_INT1" caption="MCAN Controller 1 Interrupt 1"/>
        <interrupt index="40" module-instance="TCMECC" name="TCMECC_INTFIX" caption="TCM ECC Fixable error detected"/>
        <interrupt index="41" module-instance="TCMECC" name="TCMECC_INTNOFIX" caption="TCM ECC Un-Fixable error detected"/>
        <interrupt index="42" module-instance="FLEXRAMECC" name="FLEXRAMECC_INTFIX" caption="FlexRAM ECC Fixable error detected"/>
        <interrupt index="43" module-instance="FLEXRAMECC" name="FLEXRAMECC_INTNOFIX" caption="FlexRAM ECC Un-Fixable error detected"/>
        <interrupt index="44" module-instance="SHA" name="SHA" caption="Secure Hash Algorithm"/>
        <interrupt index="45" module-instance="FLEXCOM8" name="FLEXCOM8" caption="FLEXCOM 8"/>
        <interrupt index="46" module-instance="FLEXCOM9" name="FLEXCOM9" caption="FLEXCOM 9"/>
        <interrupt index="47" module-instance="RSWDT" name="RSWDT" caption="Reinforced Secure Watchdog Timer"/>
        <interrupt index="49" module-instance="QSPI" name="QSPI" caption="Quad I/O Serial Peripheral Interface"/>
        <interrupt index="50" module-instance="HEFC" name="HEFC_INT0" caption="HEFC Flash Interrupts"/>
        <interrupt index="51" module-instance="HEFC" name="HEFC_INTFIX" caption="HEFC ECC Fixable error detected"/>
        <interrupt index="52" module-instance="HEFC" name="HEFC_INTNOFIX" caption="HEFC ECC Un-Fixable error detected"/>
        <interrupt index="53" module-instance="TC2" name="TC6" header:alternate-name="TC2_CH0" caption="Timer/Counter 6" header:alternate-caption="Timer/Counter 2 Channel 0"/>
        <interrupt index="54" module-instance="TC2" name="TC7" header:alternate-name="TC2_CH1" caption="Timer/Counter 7" header:alternate-caption="Timer/Counter 2 Channel 1"/>
        <interrupt index="55" module-instance="TC2" name="TC8" header:alternate-name="TC2_CH2" caption="Timer/Counter 8" header:alternate-caption="Timer/Counter 2 Channel 2"/>
        <interrupt index="56" module-instance="TC3" name="TC9" header:alternate-name="TC3_CH0" caption="Timer/Counter 9" header:alternate-caption="Timer/Counter 3 Channel 0"/>
        <interrupt index="57" module-instance="TC3" name="TC10" header:alternate-name="TC3_CH1" caption="Timer/Counter 10" header:alternate-caption="Timer/Counter 3 Channel 1"/>
        <interrupt index="58" module-instance="TC3" name="TC11" header:alternate-name="TC3_CH2" caption="Timer/Counter 11" header:alternate-caption="Timer/Counter 3 Channel 2"/>
        <interrupt index="59" module-instance="HEMC" name="HEMC_INTSDRAMC" caption="HEMC SDRAM Controller"/>
        <interrupt index="60" module-instance="HEMC" name="HEMC_INTFIX" caption="HEMC ECC Fixable error detected"/>
        <interrupt index="61" module-instance="HEMC" name="HEMC_INTNOFIX" caption="HEMC ECC Un-Fixable error detected"/>
        <interrupt index="62" module-instance="SFR" name="SFR"/>
        <interrupt index="63" module-instance="TRNG" name="TRNG" caption="True Random Generator"/>
        <interrupt index="64" module-instance="XDMAC" name="XDMAC" caption="eXtended DMA Controller"/>
        <interrupt index="65" module-instance="SPW" name="SPW" caption="SpaceWire"/>
        <interrupt index="68" module-instance="IP1553" name="IP1553" caption="MIL 1553"/>
        <interrupt index="69" module-instance="GMAC" name="GMAC" caption="Ethernet MAC"/>
        <interrupt index="70" module-instance="GMAC" name="GMAC_Q1" caption="GMAC Queue 1"/>
        <interrupt index="71" module-instance="GMAC" name="GMAC_Q2" caption="GMAC Queue 2"/>
        <interrupt index="72" module-instance="GMAC" name="GMAC_Q3" caption="GMAC Queue 3"/>
        <interrupt index="73" module-instance="GMAC" name="GMAC_Q4" caption="GMAC Queue 4"/>
        <interrupt index="74" module-instance="GMAC" name="GMAC_Q5" caption="GMAC Queue 5"/>
      </interrupts>
      <interfaces>
        <interface type="samjtag" name="JTAG"/>
        <interface type="swd" name="SWD"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05D0503F"/>
          <property name="CHIPID_CIDR" value="0xA22F0700"/>
          <property name="CHIPID_EXID" value="0x00000001"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="CHIPID" caption="Chip Identifier" id="6417" version="ZQ">
      <register-group name="CHIPID">
        <register caption="Chip ID Register" name="CHIPID_CIDR" offset="0x0" rw="R" size="4">
          <bitfield caption="Version of the Device" mask="0x0000001F" name="VERSION"/>
          <bitfield caption="Embedded Processor" mask="0x000000E0" name="EPROC" values="CHIPID_CIDR__EPROC"/>
          <bitfield caption="Nonvolatile Program Memory Size" mask="0x00000F00" name="NVPSIZ" values="CHIPID_CIDR__NVPSIZ"/>
          <bitfield caption="Second Nonvolatile Program Memory Size" mask="0x0000F000" name="NVPSIZ2" values="CHIPID_CIDR__NVPSIZ2"/>
          <bitfield caption="Internal SRAM Size" mask="0x000F0000" name="SRAMSIZ" values="CHIPID_CIDR__SRAMSIZ"/>
          <bitfield caption="Architecture Identifier" mask="0x0FF00000" name="ARCH" values="CHIPID_CIDR__ARCH"/>
          <bitfield caption="Nonvolatile Program Memory Type" mask="0x70000000" name="NVPTYP" values="CHIPID_CIDR__NVPTYP"/>
          <bitfield caption="Extension Flag" mask="0x80000000" name="EXT"/>
        </register>
        <register caption="Chip ID Extension Register" name="CHIPID_EXID" offset="0x4" rw="R" size="4">
          <bitfield caption="Chip ID Extension" mask="0xFFFFFFFF" name="EXID" values="CHIPID_EXID__EXID"/>
        </register>
      </register-group>
      <value-group caption="Embedded Processor" name="CHIPID_CIDR__EPROC">
        <value caption="Cortex-M7" name="SAMx7" value="0x0"/>
        <value caption="ARM946ES" name="ARM946ES" value="0x1"/>
        <value caption="ARM7TDMI" name="ARM7TDMI" value="0x2"/>
        <value caption="Cortex-M3" name="CM3" value="0x3"/>
        <value caption="ARM920T" name="ARM920T" value="0x4"/>
        <value caption="ARM926EJS" name="ARM926EJS" value="0x5"/>
        <value caption="Cortex-A5" name="CA5" value="0x6"/>
        <value caption="Cortex-M4" name="CM4" value="0x7"/>
      </value-group>
      <value-group caption="Nonvolatile Program Memory Size" name="CHIPID_CIDR__NVPSIZ">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="160 Kbytes" name="_160K" value="0x8"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="Second Nonvolatile Program Memory Size" name="CHIPID_CIDR__NVPSIZ2">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="Internal SRAM Size" name="CHIPID_CIDR__SRAMSIZ">
        <value caption="48 Kbytes" name="_48K" value="0x0"/>
        <value caption="192 Kbytes" name="_192K" value="0x1"/>
        <value caption="384 Kbytes" name="_384K" value="0x2"/>
        <value caption="6 Kbytes" name="_6K" value="0x3"/>
        <value caption="24 Kbytes" name="_24K" value="0x4"/>
        <value caption="4 Kbytes" name="_4K" value="0x5"/>
        <value caption="80 Kbytes" name="_80K" value="0x6"/>
        <value caption="160 Kbytes" name="_160K" value="0x7"/>
        <value caption="8 Kbytes" name="_8K" value="0x8"/>
        <value caption="16 Kbytes" name="_16K" value="0x9"/>
        <value caption="32 Kbytes" name="_32K" value="0xA"/>
        <value caption="64 Kbytes" name="_64K" value="0xB"/>
        <value caption="128 Kbytes" name="_128K" value="0xC"/>
        <value caption="256 Kbytes" name="_256K" value="0xD"/>
        <value caption="96 Kbytes" name="_96K" value="0xE"/>
        <value caption="512 Kbytes" name="_512K" value="0xF"/>
      </value-group>
      <value-group caption="Architecture Identifier" name="CHIPID_CIDR__ARCH">
        <value caption="SAMRH71" name="SAMRH71" value="0x22"/>
      </value-group>
      <value-group caption="Nonvolatile Program Memory Type" name="CHIPID_CIDR__NVPTYP">
        <value caption="ROM" name="ROM" value="0x0"/>
        <value caption="ROMless or on-chip Flash" name="ROMLESS" value="0x1"/>
        <value caption="Embedded Flash Memory" name="FLASH" value="0x2"/>
        <value caption="ROM and Embedded Flash Memory- NVPSIZ is ROM size- NVPSIZ2 is Flash size" name="ROM_FLASH" value="0x3"/>
        <value caption="SRAM emulating ROM" name="SRAM" value="0x4"/>
      </value-group>
      <value-group caption="Chip ID Extension" name="CHIPID_EXID__EXID">
        <value caption="256-lead package" name="PACKAGE_TYPE_256" value="0x1"/>
      </value-group>
    </module>
    <module name="FLEXCOM" caption="Flexible Serial Communication" id="11268" version="R">
      <register-group name="FLEXCOM">
        <register caption="FLEXCOM Mode Register" name="FLEX_MR" offset="0x000" rw="RW" size="4">
          <bitfield caption="FLEXCOM Operating Mode" mask="0x00000003" name="OPMODE" values="FLEX_MR__OPMODE"/>
        </register>
        <register caption="FLEXCOM Receive Holding Register" name="FLEX_RHR" offset="0x010" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RXDATA"/>
        </register>
        <register caption="FLEXCOM Transmit Holding Register" name="FLEX_THR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TXDATA"/>
        </register>
        <register caption="USART Control Register" name="FLEX_US_CR" offset="0x200" rw="W" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8 0xA 0xB"/>
          <bitfield caption="Reset Receiver" mask="0x00000004" modes="DEFAULT" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" modes="DEFAULT" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" modes="DEFAULT" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" modes="DEFAULT" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" modes="DEFAULT" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" modes="DEFAULT" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" modes="DEFAULT" name="RSTSTA"/>
          <bitfield caption="Start Break" mask="0x00000200" modes="DEFAULT" name="STTBRK"/>
          <bitfield caption="Stop Break" mask="0x00000400" modes="DEFAULT" name="STPBRK"/>
          <bitfield caption="Clear TIMEOUT Flag and Start Timeout After Next Character Received" mask="0x00000800" modes="DEFAULT" name="STTTO"/>
          <bitfield caption="Send Address" mask="0x00001000" modes="DEFAULT" name="SENDA"/>
          <bitfield caption="Reset Iterations" mask="0x00002000" modes="DEFAULT" name="RSTIT"/>
          <bitfield caption="Reset Non Acknowledge" mask="0x00004000" modes="DEFAULT" name="RSTNACK"/>
          <bitfield caption="Start Timeout Immediately" mask="0x00008000" modes="DEFAULT" name="RETTO"/>
          <bitfield caption="Request to Send Enable" mask="0x00040000" modes="DEFAULT" name="RTSEN"/>
          <bitfield caption="Request to Send Disable" mask="0x00080000" modes="DEFAULT" name="RTSDIS"/>
          <bitfield caption="Abort LIN Transmission" mask="0x00100000" modes="DEFAULT" name="LINABT"/>
          <bitfield caption="Send LIN Wakeup Signal" mask="0x00200000" modes="DEFAULT" name="LINWKUP"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" modes="DEFAULT" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" modes="DEFAULT" name="RXFCLR"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" modes="DEFAULT" name="TXFLCLR"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x10000000" modes="DEFAULT" name="REQCLR"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" modes="DEFAULT" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" modes="DEFAULT" name="FIFODIS"/>
        </register>
        <register caption="USART Mode Register" name="FLEX_US_MR" offset="0x204" rw="RW" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8 0xA 0xB"/>
          <bitfield caption="USART Mode of Operation" mask="0x0000000F" modes="DEFAULT" name="USART_MODE" values="FLEX_US_MR__USART_MODE"/>
          <bitfield caption="Clock Selection" mask="0x00000030" modes="DEFAULT" name="USCLKS" values="FLEX_US_MR__USCLKS"/>
          <bitfield caption="Character Length" mask="0x000000C0" modes="DEFAULT" name="CHRL" values="FLEX_US_MR__CHRL"/>
          <bitfield caption="Synchronous Mode Select" mask="0x00000100" modes="DEFAULT" name="SYNC"/>
          <bitfield caption="Parity Type" mask="0x00000E00" modes="DEFAULT" name="PAR" values="FLEX_US_MR__PAR"/>
          <bitfield caption="Number of Stop Bits" mask="0x00003000" modes="DEFAULT" name="NBSTOP" values="FLEX_US_MR__NBSTOP"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" modes="DEFAULT" name="CHMODE" values="FLEX_US_MR__CHMODE"/>
          <bitfield caption="Bit Order" mask="0x00010000" modes="DEFAULT" name="MSBF"/>
          <bitfield caption="9-bit Character Length" mask="0x00020000" modes="DEFAULT" name="MODE9"/>
          <bitfield caption="Clock Output Select" mask="0x00040000" modes="DEFAULT" name="CLKO"/>
          <bitfield caption="Oversampling Mode" mask="0x00080000" modes="DEFAULT" name="OVER"/>
          <bitfield caption="Inhibit Non Acknowledge" mask="0x00100000" modes="DEFAULT" name="INACK"/>
          <bitfield caption="Disable Successive NACK" mask="0x00200000" modes="DEFAULT" name="DSNACK"/>
          <bitfield caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x00400000" modes="DEFAULT" name="VAR_SYNC"/>
          <bitfield caption="Inverted Data" mask="0x00800000" modes="DEFAULT" name="INVDATA"/>
          <bitfield caption="Maximum Number of Automatic Iteration" mask="0x07000000" modes="DEFAULT" name="MAX_ITERATION"/>
          <bitfield caption="Receive Line Filter" mask="0x10000000" modes="DEFAULT" name="FILTER"/>
          <bitfield caption="Manchester Encoder/Decoder Enable" mask="0x20000000" modes="DEFAULT" name="MAN"/>
          <bitfield caption="Manchester Synchronization Mode" mask="0x40000000" modes="DEFAULT" name="MODSYNC"/>
          <bitfield caption="Start Frame Delimiter Selector" mask="0x80000000" modes="DEFAULT" name="ONEBIT"/>
        </register>
        <register caption="USART Interrupt Enable Register" name="FLEX_US_IER" offset="0x208" rw="W" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8"/>
          <mode name="LIN_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xF" value="0xA 0xB"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Enable" mask="0x00000004" modes="DEFAULT" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" modes="DEFAULT" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" modes="DEFAULT" name="PARE"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" modes="DEFAULT" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" modes="DEFAULT" name="TXEMPTY"/>
          <bitfield caption="Max number of Repetitions Reached Interrupt Enable" mask="0x00000400" modes="DEFAULT" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Enable" mask="0x00002000" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" modes="DEFAULT" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00400000" modes="DEFAULT" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Enable" mask="0x01000000" modes="DEFAULT" name="MANE"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" modes="LIN_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" modes="LIN_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" modes="LIN_MODE" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" modes="LIN_MODE" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" modes="LIN_MODE" name="PARE"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" modes="LIN_MODE" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" modes="LIN_MODE" name="TXEMPTY"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Enable" mask="0x00002000" modes="LIN_MODE" name="LINBK"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable" mask="0x00004000" modes="LIN_MODE" name="LINID"/>
          <bitfield caption="LIN Transfer Completed Interrupt Enable" mask="0x00008000" modes="LIN_MODE" name="LINTC"/>
          <bitfield caption="LIN Bus Error Interrupt Enable" mask="0x02000000" modes="LIN_MODE" name="LINBE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Enable" mask="0x04000000" modes="LIN_MODE" name="LINISFE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Enable" mask="0x08000000" modes="LIN_MODE" name="LINIPE"/>
          <bitfield caption="LIN Checksum Error Interrupt Enable" mask="0x10000000" modes="LIN_MODE" name="LINCE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Enable" mask="0x20000000" modes="LIN_MODE" name="LINSNRE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Enable" mask="0x40000000" modes="LIN_MODE" name="LINSTE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Enable" mask="0x80000000" modes="LIN_MODE" name="LINHTE"/>
        </register>
        <register caption="USART Interrupt Disable Register" name="FLEX_US_IDR" offset="0x20C" rw="W" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8"/>
          <mode name="LIN_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xF" value="0xA 0xB"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Disable" mask="0x00000004" modes="DEFAULT" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" modes="DEFAULT" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" modes="DEFAULT" name="PARE"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" modes="DEFAULT" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" modes="DEFAULT" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Disable" mask="0x00000400" modes="DEFAULT" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Disable" mask="0x00002000" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Disable" mask="0x00080000" modes="DEFAULT" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00400000" modes="DEFAULT" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Disable" mask="0x01000000" modes="DEFAULT" name="MANE"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" modes="LIN_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" modes="LIN_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" modes="LIN_MODE" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" modes="LIN_MODE" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" modes="LIN_MODE" name="PARE"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" modes="LIN_MODE" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" modes="LIN_MODE" name="TXEMPTY"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Disable" mask="0x00002000" modes="LIN_MODE" name="LINBK"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable" mask="0x00004000" modes="LIN_MODE" name="LINID"/>
          <bitfield caption="LIN Transfer Completed Interrupt Disable" mask="0x00008000" modes="LIN_MODE" name="LINTC"/>
          <bitfield caption="LIN Bus Error Interrupt Disable" mask="0x02000000" modes="LIN_MODE" name="LINBE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Disable" mask="0x04000000" modes="LIN_MODE" name="LINISFE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Disable" mask="0x08000000" modes="LIN_MODE" name="LINIPE"/>
          <bitfield caption="LIN Checksum Error Interrupt Disable" mask="0x10000000" modes="LIN_MODE" name="LINCE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Disable" mask="0x20000000" modes="LIN_MODE" name="LINSNRE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Disable" mask="0x40000000" modes="LIN_MODE" name="LINSTE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Disable" mask="0x80000000" modes="LIN_MODE" name="LINHTE"/>
        </register>
        <register caption="USART Interrupt Mask Register" name="FLEX_US_IMR" offset="0x210" rw="R" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8"/>
          <mode name="LIN_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xF" value="0xA 0xB"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Mask" mask="0x00000004" modes="DEFAULT" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" modes="DEFAULT" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" modes="DEFAULT" name="PARE"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" modes="DEFAULT" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" modes="DEFAULT" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Mask" mask="0x00000400" modes="DEFAULT" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt Mask" mask="0x00002000" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Mask" mask="0x00080000" modes="DEFAULT" name="CTSIC"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00400000" modes="DEFAULT" name="CMP"/>
          <bitfield caption="Manchester Error Interrupt Mask" mask="0x01000000" modes="DEFAULT" name="MANE"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" modes="LIN_MODE" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" modes="LIN_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" modes="LIN_MODE" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" modes="LIN_MODE" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" modes="LIN_MODE" name="PARE"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" modes="LIN_MODE" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" modes="LIN_MODE" name="TXEMPTY"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Mask" mask="0x00002000" modes="LIN_MODE" name="LINBK"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Mask" mask="0x00004000" modes="LIN_MODE" name="LINID"/>
          <bitfield caption="LIN Transfer Completed Interrupt Mask" mask="0x00008000" modes="LIN_MODE" name="LINTC"/>
          <bitfield caption="LIN Bus Error Interrupt Mask" mask="0x02000000" modes="LIN_MODE" name="LINBE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Mask" mask="0x04000000" modes="LIN_MODE" name="LINISFE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Mask" mask="0x08000000" modes="LIN_MODE" name="LINIPE"/>
          <bitfield caption="LIN Checksum Error Interrupt Mask" mask="0x10000000" modes="LIN_MODE" name="LINCE"/>
          <bitfield caption="LIN Slave Not Responding Error Interrupt Mask" mask="0x20000000" modes="LIN_MODE" name="LINSNRE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Mask" mask="0x40000000" modes="LIN_MODE" name="LINSTE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Mask" mask="0x80000000" modes="LIN_MODE" name="LINHTE"/>
        </register>
        <register caption="USART Channel Status Register" name="FLEX_US_CSR" offset="0x214" rw="R" size="4">
          <mode name="DEFAULT" qualifier="FLEX_US_MR.USART_MODE" value="0x0 0x1 0x2 0x4 0x6 0x8"/>
          <mode name="LIN_MODE" qualifier="FLEX_US_MR.USART_MODE" mask="0xF" value="0xA 0xB"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Break Received/End of Break" mask="0x00000004" modes="DEFAULT" name="RXBRK"/>
          <bitfield caption="Overrun Error" mask="0x00000020" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" modes="DEFAULT" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" modes="DEFAULT" name="PARE"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" modes="DEFAULT" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" modes="DEFAULT" name="TXEMPTY"/>
          <bitfield caption="Max Number of Repetitions Reached" mask="0x00000400" modes="DEFAULT" name="ITER"/>
          <bitfield caption="Non Acknowledge Interrupt" mask="0x00002000" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Flag" mask="0x00080000" modes="DEFAULT" name="CTSIC"/>
          <bitfield caption="Comparison Status" mask="0x00400000" modes="DEFAULT" name="CMP"/>
          <bitfield caption="Image of CTS Input" mask="0x00800000" modes="DEFAULT" name="CTS"/>
          <bitfield caption="Manchester Error" mask="0x01000000" modes="DEFAULT" name="MANE"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" modes="LIN_MODE" name="RXRDY"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" modes="LIN_MODE" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" modes="LIN_MODE" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" modes="LIN_MODE" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" modes="LIN_MODE" name="PARE"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" modes="LIN_MODE" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" modes="LIN_MODE" name="TXEMPTY"/>
          <bitfield caption="LIN Break Sent or LIN Break Received" mask="0x00002000" modes="LIN_MODE" name="LINBK"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received" mask="0x00004000" modes="LIN_MODE" name="LINID"/>
          <bitfield caption="LIN Transfer Completed" mask="0x00008000" modes="LIN_MODE" name="LINTC"/>
          <bitfield caption="LIN Bus Line Status" mask="0x00800000" modes="LIN_MODE" name="LINBLS"/>
          <bitfield caption="LIN Bit Error" mask="0x02000000" modes="LIN_MODE" name="LINBE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error" mask="0x04000000" modes="LIN_MODE" name="LINISFE"/>
          <bitfield caption="LIN Identifier Parity Error" mask="0x08000000" modes="LIN_MODE" name="LINIPE"/>
          <bitfield caption="LIN Checksum Error" mask="0x10000000" modes="LIN_MODE" name="LINCE"/>
          <bitfield caption="LIN Slave Not Responding Error" mask="0x20000000" modes="LIN_MODE" name="LINSNRE"/>
          <bitfield caption="LIN Synch Tolerance Error" mask="0x40000000" modes="LIN_MODE" name="LINSTE"/>
          <bitfield caption="LIN Header Timeout Error" mask="0x80000000" modes="LIN_MODE" name="LINHTE"/>
        </register>
        <register caption="USART Receive Holding Register" name="FLEX_US_RHR" offset="0x218" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Character" mask="0x000001FF" modes="DEFAULT" name="RXCHR"/>
          <bitfield caption="Received Sync" mask="0x00008000" modes="DEFAULT" name="RXSYNH"/>
          <bitfield caption="Received Character" mask="0x000000FF" modes="FIFO_MULTI_DATA" name="RXCHR0"/>
          <bitfield caption="Received Character" mask="0x0000FF00" modes="FIFO_MULTI_DATA" name="RXCHR1"/>
          <bitfield caption="Received Character" mask="0x00FF0000" modes="FIFO_MULTI_DATA" name="RXCHR2"/>
          <bitfield caption="Received Character" mask="0xFF000000" modes="FIFO_MULTI_DATA" name="RXCHR3"/>
        </register>
        <register caption="USART Transmit Holding Register" name="FLEX_US_THR" offset="0x21C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0x000001FF" modes="DEFAULT" name="TXCHR"/>
          <bitfield caption="Sync Field to be Transmitted" mask="0x00008000" modes="DEFAULT" name="TXSYNH"/>
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" modes="FIFO_MULTI_DATA" name="TXCHR0"/>
          <bitfield caption="Character to be Transmitted" mask="0x0000FF00" modes="FIFO_MULTI_DATA" name="TXCHR1"/>
          <bitfield caption="Character to be Transmitted" mask="0x00FF0000" modes="FIFO_MULTI_DATA" name="TXCHR2"/>
          <bitfield caption="Character to be Transmitted" mask="0xFF000000" modes="FIFO_MULTI_DATA" name="TXCHR3"/>
        </register>
        <register caption="USART Baud Rate Generator Register" name="FLEX_US_BRGR" offset="0x220" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x0000FFFF" name="CD"/>
          <bitfield caption="Fractional Part" mask="0x00070000" name="FP"/>
        </register>
        <register caption="USART Receiver Timeout Register" name="FLEX_US_RTOR" offset="0x224" rw="RW" size="4">
          <bitfield caption="Timeout Value" mask="0x0001FFFF" name="TO"/>
        </register>
        <register caption="USART Transmitter Timeguard Register" name="FLEX_US_TTGR" offset="0x228" rw="RW" size="4">
          <bitfield caption="Timeguard Value" mask="0x000000FF" name="TG"/>
        </register>
        <register caption="USART FI DI Ratio Register" name="FLEX_US_FIDI" offset="0x240" rw="RW" size="4">
          <bitfield caption="FI Over DI Ratio Value" mask="0x0000FFFF" name="FI_DI_RATIO"/>
        </register>
        <register caption="USART Number of Errors Register" name="FLEX_US_NER" offset="0x244" rw="R" size="4">
          <bitfield caption="Number of Errors" mask="0x000000FF" name="NB_ERRORS"/>
        </register>
        <register caption="USART IrDA Filter Register" name="FLEX_US_IF" offset="0x24C" rw="RW" size="4">
          <bitfield caption="IrDA Filter" mask="0x000000FF" name="IRDA_FILTER"/>
        </register>
        <register caption="USART Manchester Configuration Register" name="FLEX_US_MAN" offset="0x250" rw="RW" size="4">
          <bitfield caption="Transmitter Preamble Length" mask="0x0000000F" name="TX_PL"/>
          <bitfield caption="Transmitter Preamble Pattern" mask="0x00000300" name="TX_PP" values="FLEX_US_MAN__TX_PP"/>
          <bitfield caption="Transmitter Manchester Polarity" mask="0x00001000" name="TX_MPOL"/>
          <bitfield caption="Receiver Preamble Length" mask="0x000F0000" name="RX_PL"/>
          <bitfield caption="Receiver Preamble Pattern detected" mask="0x03000000" name="RX_PP" values="FLEX_US_MAN__RX_PP"/>
          <bitfield caption="Receiver Manchester Polarity" mask="0x10000000" name="RX_MPOL"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
          <bitfield caption="Drift Compensation" mask="0x40000000" name="DRIFT"/>
          <bitfield caption="Receiver Idle Value" mask="0x80000000" name="RXIDLEV"/>
        </register>
        <register caption="USART LIN Mode Register" name="FLEX_US_LINMR" offset="0x254" rw="RW" size="4">
          <bitfield caption="LIN Node Action" mask="0x00000003" name="NACT" values="FLEX_US_LINMR__NACT"/>
          <bitfield caption="Parity Disable" mask="0x00000004" name="PARDIS"/>
          <bitfield caption="Checksum Disable" mask="0x00000008" name="CHKDIS"/>
          <bitfield caption="Checksum Type" mask="0x00000010" name="CHKTYP"/>
          <bitfield caption="Data Length Mode" mask="0x00000020" name="DLM"/>
          <bitfield caption="Frame Slot Mode Disable" mask="0x00000040" name="FSDIS"/>
          <bitfield caption="Wakeup Signal Type" mask="0x00000080" name="WKUPTYP"/>
          <bitfield caption="Data Length Control" mask="0x0000FF00" name="DLC"/>
          <bitfield caption="DMAC Mode" mask="0x00010000" name="PDCM"/>
          <bitfield caption="Synchronization Disable" mask="0x00020000" name="SYNCDIS"/>
        </register>
        <register caption="USART LIN Identifier Register" name="FLEX_US_LINIR" offset="0x258" rw="RW" size="4">
          <bitfield caption="Identifier Character" mask="0x000000FF" name="IDCHR"/>
        </register>
        <register caption="USART LIN Baud Rate Register" name="FLEX_US_LINBRR" offset="0x25C" rw="R" size="4">
          <bitfield caption="Clock Divider after Synchronization" mask="0x0000FFFF" name="LINCD"/>
          <bitfield caption="Fractional Part after Synchronization" mask="0x00070000" name="LINFP"/>
        </register>
        <register caption="USART LON Mode Register" name="FLEX_US_LONMR" offset="0x260" rw="RW" size="4">
          <bitfield caption="LON comm_type Parameter Value" mask="0x00000001" name="COMMT"/>
          <bitfield caption="LON Collision Detection Feature" mask="0x00000002" name="COLDET"/>
          <bitfield caption="Terminate Frame upon Collision Notification" mask="0x00000004" name="TCOL"/>
          <bitfield caption="LON Collision Detection on Frame Tail" mask="0x00000008" name="CDTAIL"/>
          <bitfield caption="LON DMA Mode" mask="0x00000010" name="DMAM"/>
          <bitfield caption="LON Collision Detection Source" mask="0x00000020" name="LCDS"/>
          <bitfield caption="End of Frame Condition Size" mask="0x00FF0000" name="EOFS"/>
        </register>
        <register caption="USART LON Preamble Register" name="FLEX_US_LONPR" offset="0x264" rw="RW" size="4">
          <bitfield caption="LON Preamble Length" mask="0x00003FFF" name="LONPL"/>
        </register>
        <register caption="USART LON Data Length Register" name="FLEX_US_LONDL" offset="0x268" rw="RW" size="4">
          <bitfield caption="LON Data Length" mask="0x000000FF" name="LONDL"/>
        </register>
        <register caption="USART LON L2HDR Register" name="FLEX_US_LONL2HDR" offset="0x26C" rw="RW" size="4">
          <bitfield caption="LON Backlog Increment" mask="0x0000003F" name="BLI"/>
          <bitfield caption="LON Alternate Path Bit" mask="0x00000040" name="ALTP"/>
          <bitfield caption="LON Priority Bit" mask="0x00000080" name="PB"/>
        </register>
        <register caption="USART LON Backlog Register" name="FLEX_US_LONBL" offset="0x270" rw="R" size="4">
          <bitfield caption="LON Node Backlog Value" mask="0x0000003F" name="LONBL"/>
        </register>
        <register caption="USART LON Beta1 Tx Register" name="FLEX_US_LONB1TX" offset="0x274" rw="RW" size="4">
          <bitfield caption="LON Beta1 Length after Transmission" mask="0x00FFFFFF" name="BETA1TX"/>
        </register>
        <register caption="USART LON Beta1 Rx Register" name="FLEX_US_LONB1RX" offset="0x278" rw="RW" size="4">
          <bitfield caption="LON Beta1 Length after Reception" mask="0x00FFFFFF" name="BETA1RX"/>
        </register>
        <register caption="USART LON Priority Register" name="FLEX_US_LONPRIO" offset="0x27C" rw="RW" size="4">
          <bitfield caption="LON Priority Slot Number" mask="0x0000007F" name="PSNB"/>
          <bitfield caption="LON Node Priority Slot" mask="0x00007F00" name="NPS"/>
        </register>
        <register caption="USART LON IDT Tx Register" name="FLEX_US_IDTTX" offset="0x280" rw="RW" size="4">
          <bitfield caption="LON Indeterminate Time after Transmission (comm_type = 1 mode only)" mask="0x00FFFFFF" name="IDTTX"/>
        </register>
        <register caption="USART LON IDT Rx Register" name="FLEX_US_IDTRX" offset="0x284" rw="RW" size="4">
          <bitfield caption="LON Indeterminate Time after Reception (comm_type = 1 mode only)" mask="0x00FFFFFF" name="IDTRX"/>
        </register>
        <register caption="USART IC DIFF Register" name="FLEX_US_ICDIFF" offset="0x288" rw="RW" size="4">
          <bitfield caption="IC Differentiator Number" mask="0x0000000F" name="ICDIFF"/>
        </register>
        <register caption="USART Comparison Register" name="FLEX_US_CMPR" offset="0x290" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000001FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="FLEX_US_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x01FF0000" name="VAL2"/>
        </register>
        <register caption="USART FIFO Mode Register" name="FLEX_US_FMR" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_US_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_US_FMR__RXRDYM"/>
          <bitfield caption="FIFO RTS Pin Control enable (Hardware Handshaking mode only)" mask="0x00000080" name="FRTSC"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x00003F00" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x003F0000" name="RXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold 2" mask="0x3F000000" name="RXFTHRES2"/>
        </register>
        <register caption="USART FIFO Level Register" name="FLEX_US_FLR" offset="0x2A4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="USART FIFO Interrupt Enable Register" name="FLEX_US_FIER" offset="0x2A8" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Enable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Disable Register" name="FLEX_US_FIDR" offset="0x2AC" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Disable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Mask Register" name="FLEX_US_FIMR" offset="0x2B0" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Mask" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Event Status Register" name="FLEX_US_FESR" offset="0x2B4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00000100" name="TXFLOCK"/>
          <bitfield caption="Receive FIFO Threshold Flag 2 (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART Write Protection Mode Register" name="FLEX_US_WPMR" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_US_WPMR__WPKEY"/>
        </register>
        <register caption="USART Write Protection Status Register" name="FLEX_US_WPSR" offset="0x2E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="SPI Control Register" name="FLEX_SPI_CR" offset="0x400" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x00010000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x00020000" name="RXFCLR"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="SPI Mode Register" name="FLEX_SPI_MR" offset="0x404" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00000008" name="BRSRCCLK" values="FLEX_SPI_MR__BRSRCCLK"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Last Bit Half Period Compatibility" mask="0x00000100" name="LBHPC"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="FLEX_SPI_MR__CMPMODE"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="SPI Receive Data Register" name="FLEX_SPI_RDR" offset="0x408" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA_8"/>
          <mode name="FIFO_MULTI_DATA_16"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" modes="DEFAULT" name="RD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" modes="DEFAULT" name="PCS"/>
          <bitfield caption="Receive Data" mask="0x000000FF" modes="FIFO_MULTI_DATA_8" name="RD8_0"/>
          <bitfield caption="Receive Data" mask="0x0000FF00" modes="FIFO_MULTI_DATA_8" name="RD8_1"/>
          <bitfield caption="Receive Data" mask="0x00FF0000" modes="FIFO_MULTI_DATA_8" name="RD8_2"/>
          <bitfield caption="Receive Data" mask="0xFF000000" modes="FIFO_MULTI_DATA_8" name="RD8_3"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" modes="FIFO_MULTI_DATA_16" name="RD16_0"/>
          <bitfield caption="Receive Data" mask="0xFFFF0000" modes="FIFO_MULTI_DATA_16" name="RD16_1"/>
        </register>
        <register caption="SPI Transmit Data Register" name="FLEX_SPI_TDR" offset="0x40C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" modes="DEFAULT" name="TD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" modes="DEFAULT" name="PCS"/>
          <bitfield caption="Last Transfer" mask="0x01000000" modes="DEFAULT" name="LASTXFER"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" modes="FIFO_MULTI_DATA" name="TD0"/>
          <bitfield caption="Transmit Data" mask="0xFFFF0000" modes="FIFO_MULTI_DATA" name="TD1"/>
        </register>
        <register caption="SPI Status Register" name="FLEX_SPI_SR" offset="0x410" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading FLEX_SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Slave mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Status (cleared on read)" mask="0x00000800" name="CMP"/>
          <bitfield caption="Slave Frame Error (cleared on read)" mask="0x00001000" name="SFERR"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Enable Register" name="FLEX_SPI_IER" offset="0x414" rw="W" size="4" atomic-op="set:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Enable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Disable Register" name="FLEX_SPI_IDR" offset="0x418" rw="W" size="4" atomic-op="clear:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Disable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Mask Register" name="FLEX_SPI_IMR" offset="0x41C" rw="R" size="4" atomic-op="read:SPI_IMR">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00000800" name="CMP"/>
          <bitfield caption="TXFEF Interrupt Mask" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Chip Select Register" name="FLEX_SPI_CSR" offset="0x430" rw="RW" size="4" count="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="FLEX_SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="SPI FIFO Mode Register" name="FLEX_SPI_FMR" offset="0x440" rw="RW" size="4">
          <bitfield caption="Transmit Data Register Empty Mode" mask="0x00000003" name="TXRDYM" values="FLEX_SPI_FMR__TXRDYM"/>
          <bitfield caption="Receive Data Register Full Mode" mask="0x00000030" name="RXRDYM" values="FLEX_SPI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="SPI FIFO Level Register" name="FLEX_SPI_FLR" offset="0x444" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="SPI Comparison Register" name="FLEX_SPI_CMPR" offset="0x448" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x0000FFFF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0xFFFF0000" name="VAL2"/>
        </register>
        <register caption="SPI Write Protection Mode Register" name="FLEX_SPI_WPMR" offset="0x4E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_SPI_WPMR__WPKEY"/>
        </register>
        <register caption="SPI Write Protection Status Register" name="FLEX_SPI_WPSR" offset="0x4E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="TWI Control Register" name="FLEX_TWI_CR" offset="0x600" rw="W" size="4">
          <mode name="DEFAULT" qualifier="FLEX_TWI_CR.FIFO_ENABLED" value="0"/>
          <mode name="FIFO_ENABLED" qualifier="FLEX_TWI_CR.FIFO_ENABLED" value="1"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" modes="DEFAULT" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" modes="DEFAULT" name="STOP"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" modes="DEFAULT" name="MSEN"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" modes="DEFAULT" name="MSDIS"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" modes="DEFAULT" name="SVEN"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" modes="DEFAULT" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" modes="DEFAULT" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" modes="DEFAULT" name="SWRST"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" modes="DEFAULT" name="HSEN"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" modes="DEFAULT" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" modes="DEFAULT" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" modes="DEFAULT" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" modes="DEFAULT" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" modes="DEFAULT" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" modes="DEFAULT" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" modes="DEFAULT" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" modes="DEFAULT" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" modes="DEFAULT" name="ACMDIS"/>
          <bitfield caption="Transmit Holding Register Clear" mask="0x01000000" modes="DEFAULT" name="THRCLR"/>
          <bitfield caption="Lock Clear" mask="0x04000000" modes="DEFAULT" name="LOCKCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" modes="DEFAULT" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" modes="DEFAULT" name="FIFODIS"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" modes="FIFO_ENABLED" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" modes="FIFO_ENABLED" name="STOP"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" modes="FIFO_ENABLED" name="MSEN"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" modes="FIFO_ENABLED" name="MSDIS"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" modes="FIFO_ENABLED" name="SVEN"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" modes="FIFO_ENABLED" name="SVDIS"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" modes="FIFO_ENABLED" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" modes="FIFO_ENABLED" name="SWRST"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" modes="FIFO_ENABLED" name="HSEN"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" modes="FIFO_ENABLED" name="HSDIS"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" modes="FIFO_ENABLED" name="SMBEN"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" modes="FIFO_ENABLED" name="SMBDIS"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" modes="FIFO_ENABLED" name="PECEN"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" modes="FIFO_ENABLED" name="PECDIS"/>
          <bitfield caption="PEC Request" mask="0x00004000" modes="FIFO_ENABLED" name="PECRQ"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" modes="FIFO_ENABLED" name="CLEAR"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" modes="FIFO_ENABLED" name="ACMEN"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" modes="FIFO_ENABLED" name="ACMDIS"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" modes="FIFO_ENABLED" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" modes="FIFO_ENABLED" name="RXFCLR"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" modes="FIFO_ENABLED" name="TXFLCLR"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" modes="FIFO_ENABLED" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" modes="FIFO_ENABLED" name="FIFODIS"/>
        </register>
        <register caption="TWI Master Mode Register" name="FLEX_TWI_MMR" offset="0x604" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="FLEX_TWI_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
          <bitfield caption="No Auto-Stop On NACK Error" mask="0x01000000" name="NOAP"/>
        </register>
        <register caption="TWI Slave Mode Register" name="FLEX_TWI_SMR" offset="0x608" rw="RW" size="4">
          <bitfield caption="Slave Receiver Data Phase NACK Enable" mask="0x00000001" name="NACKEN"/>
          <bitfield caption="SMBus Default Address" mask="0x00000004" name="SMDA"/>
          <bitfield caption="SMBus Host Header" mask="0x00000008" name="SMHH"/>
          <bitfield caption="Slave Address Treated as Data" mask="0x00000010" name="SADAT"/>
          <bitfield caption="TWI Bus Selection" mask="0x00000020" name="BSEL"/>
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Slave Sniffer Mode" mask="0x00000080" name="SNIFF"/>
          <bitfield caption="Slave Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
        </register>
        <register caption="TWI Internal Address Register" name="FLEX_TWI_IADR" offset="0x60C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="TWI Clock Waveform Generator Register" name="FLEX_TWI_CWGR" offset="0x610" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00100000" name="BRSRCCLK" values="FLEX_TWI_CWGR__BRSRCCLK"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x3F000000" name="HOLD"/>
        </register>
        <register caption="TWI Status Register" name="FLEX_TWI_SR" offset="0x620" rw="R" size="4">
          <mode name="DEFAULT" qualifier="FLEX_TWI_CR.FIFO_ENABLED" value="0"/>
          <mode name="FIFO_ENABLED" qualifier="FLEX_TWI_CR.FIFO_ENABLED" value="1"/>
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" modes="DEFAULT" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" modes="DEFAULT" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" modes="DEFAULT" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" modes="DEFAULT" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" modes="DEFAULT" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" modes="DEFAULT" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" modes="DEFAULT" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" modes="DEFAULT" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" modes="DEFAULT" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" modes="DEFAULT" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" modes="DEFAULT" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" modes="DEFAULT" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" modes="DEFAULT" name="MCACK"/>
          <bitfield caption="SMBus Alert Flag (cleared on read)" mask="0x00020000" modes="DEFAULT" name="SMBAF"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" modes="DEFAULT" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" modes="DEFAULT" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" modes="DEFAULT" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" modes="DEFAULT" name="SMBHHM"/>
          <bitfield caption="TWI Lock Due to Frame Errors" mask="0x00800000" modes="DEFAULT" name="LOCK"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" modes="DEFAULT" name="SCL"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" modes="DEFAULT" name="SDA"/>
          <bitfield caption="Start Repeated" mask="0x04000000" name="SR" modes="DEFAULT"/>
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" modes="FIFO_ENABLED" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" modes="FIFO_ENABLED" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" modes="FIFO_ENABLED" name="TXRDY"/>
          <bitfield caption="Slave Read" mask="0x00000008" modes="FIFO_ENABLED" name="SVREAD"/>
          <bitfield caption="Slave Access" mask="0x00000010" modes="FIFO_ENABLED" name="SVACC"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" modes="FIFO_ENABLED" name="GACC"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" modes="FIFO_ENABLED" name="OVRE"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" modes="FIFO_ENABLED" name="UNRE"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" modes="FIFO_ENABLED" name="NACK"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" modes="FIFO_ENABLED" name="ARBLST"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" modes="FIFO_ENABLED" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (cleared on read)" mask="0x00000800" modes="FIFO_ENABLED" name="EOSACC"/>
          <bitfield caption="Master Code Acknowledge (cleared on read)" mask="0x00010000" modes="FIFO_ENABLED" name="MCACK"/>
          <bitfield caption="SMBus Alert Flag (cleared on read)" mask="0x00020000" modes="FIFO_ENABLED" name="SMBAF"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" modes="FIFO_ENABLED" name="TOUT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" modes="FIFO_ENABLED" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" modes="FIFO_ENABLED" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" modes="FIFO_ENABLED" name="SMBHHM"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00800000" modes="FIFO_ENABLED" name="TXFLOCK"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" modes="FIFO_ENABLED" name="SCL"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" modes="FIFO_ENABLED" name="SDA"/>
          <bitfield caption="Start Repeated" mask="0x04000000" name="SR" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI Interrupt Enable Register" name="FLEX_TWI_IER" offset="0x624" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Enable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Enable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Enable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Enable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Enable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Disable Register" name="FLEX_TWI_IDR" offset="0x628" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Disable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Disable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Disable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Disable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Disable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Mask Register" name="FLEX_TWI_IMR" offset="0x62C" rw="R" size="4">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Master Code Acknowledge Interrupt Mask" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Mask" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Mask" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Mask" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Mask" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Receive Holding Register" name="FLEX_TWI_RHR" offset="0x630" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" modes="DEFAULT" name="RXDATA"/>
          <bitfield caption="Start State (Slave Sniffer Mode only)" mask="0x00000300" name="SSTATE" modes="DEFAULT" values="FLEX_TWI_RHR__SSTATE"/>
          <bitfield caption="Stop State (Slave Sniffer Mode only)" mask="0x00000400" modes="DEFAULT" name="PSTATE"/>
          <bitfield caption="Acknowledge State (Slave Sniffer Mode only)" mask="0x00001800" modes="DEFAULT" name="ASTATE" values="FLEX_TWI_RHR__ASTATE"/>
          <bitfield caption="Master or Slave Receive Holding Data 0" mask="0x000000FF" modes="FIFO_ENABLED" name="RXDATA0"/>
          <bitfield caption="Master or Slave Receive Holding Data 1" mask="0x0000FF00" modes="FIFO_ENABLED" name="RXDATA1"/>
          <bitfield caption="Master or Slave Receive Holding Data 2" mask="0x00FF0000" modes="FIFO_ENABLED" name="RXDATA2"/>
          <bitfield caption="Master or Slave Receive Holding Data 3" mask="0xFF000000" modes="FIFO_ENABLED" name="RXDATA3"/>
        </register>
        <register caption="TWI Transmit Holding Register" name="FLEX_TWI_THR" offset="0x634" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" modes="DEFAULT" name="TXDATA"/>
          <bitfield caption="Master or Slave Transmit Holding Data 0" mask="0x000000FF" modes="FIFO_ENABLED" name="TXDATA0"/>
          <bitfield caption="Master or Slave Transmit Holding Data 1" mask="0x0000FF00" modes="FIFO_ENABLED" name="TXDATA1"/>
          <bitfield caption="Master or Slave Transmit Holding Data 2" mask="0x00FF0000" modes="FIFO_ENABLED" name="TXDATA2"/>
          <bitfield caption="Master or Slave Transmit Holding Data 3" mask="0xFF000000" modes="FIFO_ENABLED" name="TXDATA3"/>
        </register>
        <register caption="TWI SMBus Timing Register" name="FLEX_TWI_SMBTR" offset="0x638" rw="RW" size="4">
          <bitfield caption="SMBus Clock Prescaler" mask="0x0000000F" name="PRESC"/>
          <bitfield caption="Slave Clock Stretch Maximum Cycles" mask="0x0000FF00" name="TLOWS"/>
          <bitfield caption="Master Clock Stretch Maximum Cycles" mask="0x00FF0000" name="TLOWM"/>
          <bitfield caption="Clock High Maximum Cycles" mask="0xFF000000" name="THMAX"/>
        </register>
        <register caption="TWI Alternative Command Register" name="FLEX_TWI_ACR" offset="0x640" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x000000FF" name="DATAL"/>
          <bitfield caption="Transfer Direction" mask="0x00000100" name="DIR"/>
          <bitfield caption="PEC Request (SMBus Mode only)" mask="0x00000200" name="PEC"/>
          <bitfield caption="Next Data Length" mask="0x00FF0000" name="NDATAL"/>
          <bitfield caption="Next Transfer Direction" mask="0x01000000" name="NDIR"/>
          <bitfield caption="Next PEC Request (SMBus Mode only)" mask="0x02000000" name="NPEC"/>
        </register>
        <register caption="TWI Filter Register" name="FLEX_TWI_FILTR" offset="0x644" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="TWI FIFO Mode Register" name="FLEX_TWI_FMR" offset="0x650" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_TWI_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_TWI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="TWI FIFO Level Register" name="FLEX_TWI_FLR" offset="0x654" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="TWI FIFO Status Register" name="FLEX_TWI_FSR" offset="0x660" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Enable Register" name="FLEX_TWI_FIER" offset="0x664" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Disable Register" name="FLEX_TWI_FIDR" offset="0x668" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Mask Register" name="FLEX_TWI_FIMR" offset="0x66C" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI Debug Register" name="FLEX_TWI_DR" offset="0x6D0" rw="R" size="4">
          <bitfield caption="SleepWalking Enable" mask="0x00000001" name="SWEN"/>
          <bitfield caption="Clock Request" mask="0x00000002" name="CLKRQ"/>
          <bitfield caption="SleepWalking Match" mask="0x00000004" name="SWMATCH"/>
          <bitfield caption="Transfer Pending" mask="0x00000008" name="TRP"/>
        </register>
        <register caption="TWI Write Protection Mode Register" name="FLEX_TWI_WPMR" offset="0x6E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_TWI_WPMR__WPKEY"/>
        </register>
        <register caption="TWI Write Protection Status Register" name="FLEX_TWI_WPSR" offset="0x6E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="FLEXCOM Operating Mode" name="FLEX_MR__OPMODE">
        <value caption="No communication" name="NO_COM" value="0x0"/>
        <value caption="All UART related protocols are selected (RS232, RS485, IrDA, ISO7816, LIN, LON)SPI/TWI related registers are not accessible and have no impact on IOs." name="USART" value="0x1"/>
        <value caption="SPI operating mode is selected.USART/TWI related registers are not accessible and have no impact on IOs." name="SPI" value="0x2"/>
        <value caption="All TWI related protocols are selected (TWI, SMBus).USART/SPI related registers are not accessible and have no impact on IOs." name="TWI" value="0x3"/>
      </value-group>
      <value-group caption="USART Mode of Operation" name="FLEX_US_MR__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="RS485" name="RS485" value="0x1"/>
        <value caption="Hardware handshaking" name="HW_HANDSHAKING" value="0x2"/>
        <value caption="IS07816 Protocol: T = 0" name="IS07816_T_0" value="0x4"/>
        <value caption="IS07816 Protocol: T = 1" name="IS07816_T_1" value="0x6"/>
        <value caption="IrDA" name="IRDA" value="0x8"/>
        <value caption="LON" name="LON" value="0x9"/>
        <value caption="LIN Master mode" name="LIN_MASTER" value="0xA"/>
        <value caption="LIN Slave mode" name="LIN_SLAVE" value="0xB"/>
      </value-group>
      <value-group caption="Clock Selection" name="FLEX_US_MR__USCLKS">
        <value caption="Peripheral clock is selected" name="MCK" value="0x0"/>
        <value caption="Peripheral clock divided (DIV = 8) is selected" name="DIV" value="0x1"/>
        <value caption="PMC generic clock is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." name="GCLK" value="0x2"/>
        <value caption="External pin SCK is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="Character Length" name="FLEX_US_MR__CHRL">
        <value caption="Character length is 5 bits" name="5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits" name="6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits" name="7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits" name="8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="Parity Type" name="FLEX_US_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="Number of Stop Bits" name="FLEX_US_MR__NBSTOP">
        <value caption="1 stop bit" name="1_BIT" value="0x0"/>
        <value caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" name="1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="Channel Mode" name="FLEX_US_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="Transmitter Preamble Pattern" name="FLEX_US_MAN__TX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="Receiver Preamble Pattern detected" name="FLEX_US_MAN__RX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="LIN Node Action" name="FLEX_US_LINMR__NACT">
        <value caption="The USART transmits the response." name="PUBLISH" value="0x0"/>
        <value caption="The USART receives the response." name="SUBSCRIBE" value="0x1"/>
        <value caption="The USART does not transmit and does not receive the response." name="IGNORE" value="0x2"/>
      </value-group>
      <value-group caption="Comparison Mode" name="FLEX_US_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="FLEX_US_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="FLEX_US_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_US_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bit WPEN. Always reads as 0." name="PASSWD" value="0x555341"/>
      </value-group>
      <value-group caption="Bit Rate Source Clock" name="FLEX_SPI_MR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Comparison Mode" name="FLEX_SPI_MR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Bits Per Transfer" name="FLEX_SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="Transmit Data Register Empty Mode" name="FLEX_SPI_FMR__TXRDYM">
        <value caption="TDRE will be at level '1' when at least one data can be written in the Transmit FIFO." name="ONE_DATA" value="0"/>
        <value caption="TDRE will be at level '1' when at least two data can be written in the Transmit FIFO. Cannot be used if FLEX_SPI_MR.PS =1." name="TWO_DATA" value="1"/>
      </value-group>
      <value-group caption="Receive Data Register Full Mode" name="FLEX_SPI_FMR__RXRDYM">
        <value caption="RDRF will be at level '1' when at least one unread data is in the Receive FIFO." name="ONE_DATA" value="0x0"/>
        <value caption="RDRF will be at level '1' when at least two unread data are in the Receive FIFO. Cannot be used when FLEX_SPI_MR.MSTR =1, or if FLEX_SPI_MR.PS =1." name="TWO_DATA" value="0x1"/>
        <value caption="RDRF will be at level '1' when at least four unread data are in the Receive FIFO. Cannot be used when FLEX_SPI_CSRx.BITS is greater than 0, or if FLEX_SPI_MR.MSTR =1, or if FLEX_SPI_MR.PS =1." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" name="PASSWD" value="0x535049"/>
      </value-group>
      <value-group caption="Internal Device Address Size" name="FLEX_TWI_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="Bit Rate Source Clock" name="FLEX_TWI_CWGR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Start State (Slave Sniffer Mode only)" name="FLEX_TWI_RHR__SSTATE">
        <value caption="No START detected with the logged data" name="NOSTART" value="0x0"/>
        <value caption="START (S) detected with the logged data" name="START" value="0x1"/>
        <value caption="Repeated START (Sr) detected with the logged data" name="RSTART" value="0x2"/>
        <value caption="Not defined" name="UNDEF" value="0x3"/>
      </value-group>
      <value-group caption="Acknowledge State (Slave Sniffer Mode only)" name="FLEX_TWI_RHR__ASTATE">
        <value caption="No Acknowledge or Nacknowledge detected after previously logged data" name="NONE" value="0x0"/>
        <value caption="Acknowledge (A) detected after previously logged data" name="ACK" value="0x1"/>
        <value caption="Nacknowledge (NA) detected after previously logged data" name="NACK" value="0x2"/>
        <value caption="Not defined" name="UNDEF" value="0x3"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="FLEX_TWI_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="FLEX_TWI_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO" name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO" name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO" name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_TWI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module name="FLEXRAMECC" caption="FLEXRAMECC" id="44124" version="A">
      <register-group name="FLEXRAMECC">
        <register caption="FLEXRAMECC Control Register" name="FLEXRAMECC_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Shall be always write at '1'" mask="0x00000001" name="ONE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
        </register>
        <register caption="FLEXRAMECC Test mode register 1" name="FLEXRAMECC_TESTCB1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Test Check Bit" mask="0x000000FF" name="TCB1"/>
        </register>
        <register caption="FLEXRAMECC Status register" name="FLEXRAMECC_SR" offset="0xC" rw="R" size="4">
          <bitfield caption="Fixable error status" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="5 bits counter" mask="0x0000007C" name="CPT_FIX"/>
          <bitfield caption="counter overflow" mask="0x00000080" name="OVER_FIX"/>
          <bitfield caption="Un-fixable error status" mask="0x00000100" name="MEM_NOFIX"/>
          <bitfield caption="5 bits counter" mask="0x00007C00" name="CPT_NOFIX"/>
          <bitfield caption="counter overflow" mask="0x00008000" name="OVER_NOFIX"/>
          <bitfield caption="Hardware Error Size" mask="0x07000000" name="HES"/>
          <bitfield caption="write or read access" mask="0x08000000" name="TYPE"/>
        </register>
        <register caption="FLEXRAMECC Interrupt Enable Register" name="FLEXRAMECC_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="Un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="FLEXRAMECC Interrupt Disable Register" name="FLEXRAMECC_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="FLEXRAMECC Interrupt Mask Register" name="FLEXRAMECC_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="FLEXRAMECC Fail address register" name="FLEXRAMECC_FAILAR" offset="0x1C" rw="R" size="4">
          <bitfield caption="address of the error detected" mask="0xFFFFFFFF" name="ADDRESS"/>
        </register>
      </register-group>
    </module>
    <module name="GMAC" caption="Gigabit Ethernet MAC" id="11046" version="T">
      <register-group name="GMAC_SA" size="8">
        <register caption="Specific Address 1 Bottom Register" name="GMAC_SAB" offset="0x00" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Top Register" name="GMAC_SAT" offset="0x04" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0x0000FFFF" name="ADDR"/>
        </register>
      </register-group>
      <register-group name="GMAC_ST2CW" size="8">
        <register caption="Screening Type 2 Compare Word 0 Register" name="GMAC_ST2CW0" offset="0x00" rw="RW" size="4">
          <bitfield caption="Mask Value" mask="0x0000FFFF" name="MASKVAL"/>
          <bitfield caption="Compare Value" mask="0xFFFF0000" name="COMPVAL"/>
        </register>
        <register caption="Screening Type 2 Compare Word 1 Register" name="GMAC_ST2CW1" offset="0x04" rw="RW" size="4">
          <bitfield caption="Offset Value in Bytes" mask="0x0000007F" name="OFFSVAL"/>
          <bitfield caption="Ethernet Frame Offset Start" mask="0x00000180" name="OFFSSTRT" values="GMAC_ST2CW1__OFFSSTRT"/>
        </register>
      </register-group>
      <register-group name="GMAC">
        <register caption="Network Control Register" name="GMAC_NCR" offset="0x000" rw="RW" size="4">
          <bitfield caption="Loop Back Local" mask="0x00000002" name="LBL"/>
          <bitfield caption="Receive Enable" mask="0x00000004" name="RXEN"/>
          <bitfield caption="Transmit Enable" mask="0x00000008" name="TXEN"/>
          <bitfield caption="Management Port Enable" mask="0x00000010" name="MPE"/>
          <bitfield caption="Clear Statistics Registers" mask="0x00000020" name="CLRSTAT"/>
          <bitfield caption="Increment Statistics Registers" mask="0x00000040" name="INCSTAT"/>
          <bitfield caption="Write Enable for Statistics Registers" mask="0x00000080" name="WESTAT"/>
          <bitfield caption="Back pressure" mask="0x00000100" name="BP"/>
          <bitfield caption="Start Transmission" mask="0x00000200" name="TSTART"/>
          <bitfield caption="Transmit Halt" mask="0x00000400" name="THALT"/>
          <bitfield caption="Transmit Pause Frame" mask="0x00000800" name="TXPF"/>
          <bitfield caption="Transmit Zero Quantum Pause Frame" mask="0x00001000" name="TXZQPF"/>
          <bitfield caption="Store Receive Timestamp to Memory" mask="0x00008000" name="SRTSM"/>
          <bitfield caption="Enable PFC Priority-based Pause Reception" mask="0x00010000" name="ENPBPR"/>
          <bitfield caption="Transmit PFC Priority-based Pause Frame" mask="0x00020000" name="TXPBPF"/>
          <bitfield caption="Flush Next Packet" mask="0x00040000" name="FNP"/>
          <bitfield caption="Enable LPI Transmission" mask="0x00080000" name="TXLPIEN"/>
        </register>
        <register caption="Network Configuration Register" name="GMAC_NCFGR" offset="0x004" rw="RW" size="4">
          <bitfield caption="Speed" mask="0x00000001" name="SPD"/>
          <bitfield caption="Full Duplex" mask="0x00000002" name="FD"/>
          <bitfield caption="Discard Non-VLAN FRAMES" mask="0x00000004" name="DNVLAN"/>
          <bitfield caption="Jumbo Frame Size" mask="0x00000008" name="JFRAME"/>
          <bitfield caption="Copy All Frames" mask="0x00000010" name="CAF"/>
          <bitfield caption="No Broadcast" mask="0x00000020" name="NBC"/>
          <bitfield caption="Multicast Hash Enable" mask="0x00000040" name="MTIHEN"/>
          <bitfield caption="Unicast Hash Enable" mask="0x00000080" name="UNIHEN"/>
          <bitfield caption="1536 Maximum Frame Size" mask="0x00000100" name="MAXFS"/>
          <bitfield caption="Retry Test" mask="0x00001000" name="RTY"/>
          <bitfield caption="Pause Enable" mask="0x00002000" name="PEN"/>
          <bitfield caption="Receive Buffer Offset" mask="0x0000C000" name="RXBUFO"/>
          <bitfield caption="Length Field Error Frame Discard" mask="0x00010000" name="LFERD"/>
          <bitfield caption="Remove FCS" mask="0x00020000" name="RFCS"/>
          <bitfield caption="MDC CLock Division" mask="0x001C0000" name="CLK" values="GMAC_NCFGR__CLK"/>
          <bitfield caption="Data Bus Width" mask="0x00600000" name="DBW"/>
          <bitfield caption="Disable Copy of Pause Frames" mask="0x00800000" name="DCPF"/>
          <bitfield caption="Receive Checksum Offload Enable" mask="0x01000000" name="RXCOEN"/>
          <bitfield caption="Enable Frames Received in Half Duplex" mask="0x02000000" name="EFRHD"/>
          <bitfield caption="Ignore RX FCS" mask="0x04000000" name="IRXFCS"/>
          <bitfield caption="IP Stretch Enable" mask="0x10000000" name="IPGSEN"/>
          <bitfield caption="Receive Bad Preamble" mask="0x20000000" name="RXBP"/>
          <bitfield caption="Ignore IPG GRXER" mask="0x40000000" name="IRXER"/>
        </register>
        <register caption="Network Status Register" name="GMAC_NSR" offset="0x008" rw="R" size="4">
          <bitfield caption="MDIO Input Status" mask="0x00000002" name="MDIO"/>
          <bitfield caption="PHY Management Logic Idle" mask="0x00000004" name="IDLE"/>
          <bitfield caption="LPI Indication" mask="0x00000080" name="RXLPIS"/>
        </register>
        <register caption="User Register" name="GMAC_UR" offset="0x00C" rw="RW" size="4">
          <bitfield caption="Reduced MII Mode" mask="0x00000001" name="RMII"/>
        </register>
        <register caption="DMA Configuration Register" name="GMAC_DCFGR" offset="0x010" rw="RW" size="4">
          <bitfield caption="Fixed Burst Length for DMA Data Operations:" mask="0x0000001F" name="FBLDO" values="GMAC_DCFGR__FBLDO"/>
          <bitfield caption="Endian Swap Mode Enable for Management Descriptor Accesses" mask="0x00000040" name="ESMA"/>
          <bitfield caption="Endian Swap Mode Enable for Packet Data Accesses" mask="0x00000080" name="ESPA"/>
          <bitfield caption="Receiver Packet Buffer Memory Size Select" mask="0x00000300" name="RXBMS" values="GMAC_DCFGR__RXBMS"/>
          <bitfield caption="Transmitter Packet Buffer Memory Size Select" mask="0x00000400" name="TXPBMS"/>
          <bitfield caption="Transmitter Checksum Generation Offload Enable" mask="0x00000800" name="TXCOEN"/>
          <bitfield caption="DMA Receive Buffer Size" mask="0x00FF0000" name="DRBS"/>
          <bitfield caption="DMA Discard Receive Packets" mask="0x01000000" name="DDRP"/>
        </register>
        <register caption="Transmit Status Register" name="GMAC_TSR" offset="0x014" rw="RW" size="4">
          <bitfield caption="Used Bit Read" mask="0x00000001" name="UBR"/>
          <bitfield caption="Collision Occurred" mask="0x00000002" name="COL"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000004" name="RLE"/>
          <bitfield caption="Transmit Go" mask="0x00000008" name="TXGO"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000010" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000020" name="TXCOMP"/>
          <bitfield caption="HRESP Not OK" mask="0x00000100" name="HRESP"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register" name="GMAC_RBQB" offset="0x018" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register" name="GMAC_TBQB" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Receive Status Register" name="GMAC_RSR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Buffer Not Available" mask="0x00000001" name="BNA"/>
          <bitfield caption="Frame Received" mask="0x00000002" name="REC"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000008" name="HNO"/>
        </register>
        <register caption="Interrupt Status Register" name="GMAC_ISR" offset="0x024" rw="R" size="4" atomic-op="clear:GMAC_ISR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Receive LPI indication Status Bit Change" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Enable Register" name="GMAC_IER" offset="0x028" rw="W" size="4" atomic-op="set:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Disable Register" name="GMAC_IDR" offset="0x02C" rw="W" size="4" atomic-op="clear:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="Interrupt Mask Register" name="GMAC_IMR" offset="0x030" rw="RW" size="4" atomic-op="read:GMAC_IMR">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Underrun" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Enable RX LPI Indication" mask="0x08000000" name="RXLPISBC"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
          <bitfield caption="TSU Timer Comparison" mask="0x20000000" name="TSUTIMCOMP"/>
        </register>
        <register caption="PHY Maintenance Register" name="GMAC_MAN" offset="0x034" rw="RW" size="4">
          <bitfield caption="PHY Data" mask="0x0000FFFF" name="DATA"/>
          <bitfield caption="Write Ten" mask="0x00030000" name="WTN"/>
          <bitfield caption="Register Address" mask="0x007C0000" name="REGA"/>
          <bitfield caption="PHY Address" mask="0x0F800000" name="PHYA"/>
          <bitfield caption="Operation" mask="0x30000000" name="OP"/>
          <bitfield caption="Clause 22 Operation" mask="0x40000000" name="CLTTO"/>
          <bitfield caption="Write ZERO" mask="0x80000000" name="WZO"/>
        </register>
        <register caption="Received Pause Quantum Register" name="GMAC_RPQ" offset="0x038" rw="R" size="4">
          <bitfield caption="Received Pause Quantum" mask="0x0000FFFF" name="RPQ"/>
        </register>
        <register caption="Transmit Pause Quantum Register" name="GMAC_TPQ" offset="0x03C" rw="RW" size="4">
          <bitfield caption="Transmit Pause Quantum" mask="0x0000FFFF" name="TPQ"/>
        </register>
        <register caption="TX Partial Store and Forward Register" name="GMAC_TPSF" offset="0x040" rw="RW" size="4">
          <bitfield caption="Transmit Partial Store and Forward Address" mask="0x00000FFF" name="TPB1ADR"/>
          <bitfield caption="Enable TX Partial Store and Forward Operation" mask="0x80000000" name="ENTXP"/>
        </register>
        <register caption="RX Partial Store and Forward Register" name="GMAC_RPSF" offset="0x044" rw="RW" size="4">
          <bitfield caption="Receive Partial Store and Forward Address" mask="0x00000FFF" name="RPB1ADR"/>
          <bitfield caption="Enable RX Partial Store and Forward Operation" mask="0x80000000" name="ENRXP"/>
        </register>
        <register caption="RX Jumbo Frame Max Length Register" name="GMAC_RJFML" offset="0x048" rw="RW" size="4">
          <bitfield caption="Frame Max Length" mask="0x00003FFF" name="FML"/>
        </register>
        <register caption="Hash Register Bottom" name="GMAC_HRB" offset="0x080" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Hash Register Top" name="GMAC_HRT" offset="0x084" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register-group caption="Specific Address 1 Bottom Register" offset="0x088" name="GMAC_SA" size="8" count="4" start-index="1" name-in-module="GMAC_SA"/>
        <register caption="Type ID Match 1 Register" name="GMAC_TIDM1" offset="0x0A8" rw="RW" size="4">
          <bitfield caption="Type ID Match 1" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID1"/>
        </register>
        <register caption="Type ID Match 2 Register" name="GMAC_TIDM2" offset="0x0AC" rw="RW" size="4">
          <bitfield caption="Type ID Match 2" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID2"/>
        </register>
        <register caption="Type ID Match 3 Register" name="GMAC_TIDM3" offset="0x0B0" rw="RW" size="4">
          <bitfield caption="Type ID Match 3" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID3"/>
        </register>
        <register caption="Type ID Match 4 Register" name="GMAC_TIDM4" offset="0x0B4" rw="RW" size="4">
          <bitfield caption="Type ID Match 4" mask="0x0000FFFF" name="TID"/>
          <bitfield caption="Enable Copying of TID Matched Frames" mask="0x80000000" name="ENID4"/>
        </register>
        <register caption="IPG Stretch Register" name="GMAC_IPGS" offset="0x0BC" rw="RW" size="4">
          <bitfield caption="Frame Length" mask="0x0000FFFF" name="FL"/>
        </register>
        <register caption="Stacked VLAN Register" name="GMAC_SVLAN" offset="0x0C0" rw="RW" size="4">
          <bitfield caption="User Defined VLAN_TYPE Field" mask="0x0000FFFF" name="VLAN_TYPE"/>
          <bitfield caption="Enable Stacked VLAN Processing Mode" mask="0x80000000" name="ESVLAN"/>
        </register>
        <register caption="Transmit PFC Pause Register" name="GMAC_TPFCP" offset="0x0C4" rw="RW" size="4">
          <bitfield caption="Priority Enable Vector" mask="0x000000FF" name="PEV"/>
          <bitfield caption="Pause Quantum" mask="0x0000FF00" name="PQ"/>
        </register>
        <register caption="Specific Address 1 Mask Bottom Register" name="GMAC_SAMB1" offset="0x0C8" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Mask Top Register" name="GMAC_SAMT1" offset="0x0CC" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="1588 Timer Nanosecond Comparison Register" name="GMAC_NSC" offset="0x0DC" rw="RW" size="4">
          <bitfield caption="1588 Timer Nanosecond Comparison Value" mask="0x003FFFFF" name="NANOSEC"/>
        </register>
        <register caption="1588 Timer Second Comparison Low Register" name="GMAC_SCL" offset="0x0E0" rw="RW" size="4">
          <bitfield caption="1588 Timer Second Comparison Value" mask="0xFFFFFFFF" name="SEC"/>
        </register>
        <register caption="1588 Timer Second Comparison High Register" name="GMAC_SCH" offset="0x0E4" rw="RW" size="4">
          <bitfield caption="1588 Timer Second Comparison Value" mask="0x0000FFFF" name="SEC"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds High Register" name="GMAC_EFTSH" offset="0x0E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds High Register" name="GMAC_EFRSH" offset="0x0EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds High Register" name="GMAC_PEFTSH" offset="0x0F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds High Register" name="GMAC_PEFRSH" offset="0x0F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x0000FFFF" name="RUD"/>
        </register>
        <register caption="Module ID Register" name="GMAC_MID" offset="0x0FC" rw="R" size="4">
          <bitfield caption="Module Revision" mask="0x0000FFFF" name="MREV"/>
          <bitfield caption="Module Identification Number" mask="0xFFFF0000" name="MID"/>
        </register>
        <register caption="Octets Transmitted Low Register" name="GMAC_OTLO" offset="0x100" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0xFFFFFFFF" name="TXO"/>
        </register>
        <register caption="Octets Transmitted High Register" name="GMAC_OTHI" offset="0x104" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0x0000FFFF" name="TXO"/>
        </register>
        <register caption="Frames Transmitted Register" name="GMAC_FT" offset="0x108" rw="R" size="4">
          <bitfield caption="Frames Transmitted without Error" mask="0xFFFFFFFF" name="FTX"/>
        </register>
        <register caption="Broadcast Frames Transmitted Register" name="GMAC_BCFT" offset="0x10C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Transmitted without Error" mask="0xFFFFFFFF" name="BFTX"/>
        </register>
        <register caption="Multicast Frames Transmitted Register" name="GMAC_MFT" offset="0x110" rw="R" size="4">
          <bitfield caption="Multicast Frames Transmitted without Error" mask="0xFFFFFFFF" name="MFTX"/>
        </register>
        <register caption="Pause Frames Transmitted Register" name="GMAC_PFT" offset="0x114" rw="R" size="4">
          <bitfield caption="Pause Frames Transmitted Register" mask="0x0000FFFF" name="PFTX"/>
        </register>
        <register caption="64 Byte Frames Transmitted Register" name="GMAC_BFT64" offset="0x118" rw="R" size="4">
          <bitfield caption="64 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="65 to 127 Byte Frames Transmitted Register" name="GMAC_TBFT127" offset="0x11C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="128 to 255 Byte Frames Transmitted Register" name="GMAC_TBFT255" offset="0x120" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="256 to 511 Byte Frames Transmitted Register" name="GMAC_TBFT511" offset="0x124" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Transmitted Register" name="GMAC_TBFT1023" offset="0x128" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Transmitted Register" name="GMAC_TBFT1518" offset="0x12C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Greater Than 1518 Byte Frames Transmitted Register" name="GMAC_GTBFT1518" offset="0x130" rw="R" size="4">
          <bitfield caption="Greater than 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Transmit Underruns Register" name="GMAC_TUR" offset="0x134" rw="R" size="4">
          <bitfield caption="Transmit Underruns" mask="0x000003FF" name="TXUNR"/>
        </register>
        <register caption="Single Collision Frames Register" name="GMAC_SCF" offset="0x138" rw="R" size="4">
          <bitfield caption="Single Collision" mask="0x0003FFFF" name="SCOL"/>
        </register>
        <register caption="Multiple Collision Frames Register" name="GMAC_MCF" offset="0x13C" rw="R" size="4">
          <bitfield caption="Multiple Collision" mask="0x0003FFFF" name="MCOL"/>
        </register>
        <register caption="Excessive Collisions Register" name="GMAC_EC" offset="0x140" rw="R" size="4">
          <bitfield caption="Excessive Collisions" mask="0x000003FF" name="XCOL"/>
        </register>
        <register caption="Late Collisions Register" name="GMAC_LC" offset="0x144" rw="R" size="4">
          <bitfield caption="Late Collisions" mask="0x000003FF" name="LCOL"/>
        </register>
        <register caption="Deferred Transmission Frames Register" name="GMAC_DTF" offset="0x148" rw="R" size="4">
          <bitfield caption="Deferred Transmission" mask="0x0003FFFF" name="DEFT"/>
        </register>
        <register caption="Carrier Sense Errors Register" name="GMAC_CSE" offset="0x14C" rw="R" size="4">
          <bitfield caption="Carrier Sense Error" mask="0x000003FF" name="CSR"/>
        </register>
        <register caption="Octets Received Low Received Register" name="GMAC_ORLO" offset="0x150" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0xFFFFFFFF" name="RXO"/>
        </register>
        <register caption="Octets Received High Received Register" name="GMAC_ORHI" offset="0x154" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0x0000FFFF" name="RXO"/>
        </register>
        <register caption="Frames Received Register" name="GMAC_FR" offset="0x158" rw="R" size="4">
          <bitfield caption="Frames Received without Error" mask="0xFFFFFFFF" name="FRX"/>
        </register>
        <register caption="Broadcast Frames Received Register" name="GMAC_BCFR" offset="0x15C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Received without Error" mask="0xFFFFFFFF" name="BFRX"/>
        </register>
        <register caption="Multicast Frames Received Register" name="GMAC_MFR" offset="0x160" rw="R" size="4">
          <bitfield caption="Multicast Frames Received without Error" mask="0xFFFFFFFF" name="MFRX"/>
        </register>
        <register caption="Pause Frames Received Register" name="GMAC_PFR" offset="0x164" rw="R" size="4">
          <bitfield caption="Pause Frames Received Register" mask="0x0000FFFF" name="PFRX"/>
        </register>
        <register caption="64 Byte Frames Received Register" name="GMAC_BFR64" offset="0x168" rw="R" size="4">
          <bitfield caption="64 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="65 to 127 Byte Frames Received Register" name="GMAC_TBFR127" offset="0x16C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="128 to 255 Byte Frames Received Register" name="GMAC_TBFR255" offset="0x170" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="256 to 511 Byte Frames Received Register" name="GMAC_TBFR511" offset="0x174" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Received Register" name="GMAC_TBFR1023" offset="0x178" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Received Register" name="GMAC_TBFR1518" offset="0x17C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1519 to Maximum Byte Frames Received Register" name="GMAC_TMXBFR" offset="0x180" rw="R" size="4">
          <bitfield caption="1519 to Maximum Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="Undersize Frames Received Register" name="GMAC_UFR" offset="0x184" rw="R" size="4">
          <bitfield caption="Undersize Frames Received" mask="0x000003FF" name="UFRX"/>
        </register>
        <register caption="Oversize Frames Received Register" name="GMAC_OFR" offset="0x188" rw="R" size="4">
          <bitfield caption="Oversized Frames Received" mask="0x000003FF" name="OFRX"/>
        </register>
        <register caption="Jabbers Received Register" name="GMAC_JR" offset="0x18C" rw="R" size="4">
          <bitfield caption="Jabbers Received" mask="0x000003FF" name="JRX"/>
        </register>
        <register caption="Frame Check Sequence Errors Register" name="GMAC_FCSE" offset="0x190" rw="R" size="4">
          <bitfield caption="Frame Check Sequence Errors" mask="0x000003FF" name="FCKR"/>
        </register>
        <register caption="Length Field Frame Errors Register" name="GMAC_LFFE" offset="0x194" rw="R" size="4">
          <bitfield caption="Length Field Frame Errors" mask="0x000003FF" name="LFER"/>
        </register>
        <register caption="Receive Symbol Errors Register" name="GMAC_RSE" offset="0x198" rw="R" size="4">
          <bitfield caption="Receive Symbol Errors" mask="0x000003FF" name="RXSE"/>
        </register>
        <register caption="Alignment Errors Register" name="GMAC_AE" offset="0x19C" rw="R" size="4">
          <bitfield caption="Alignment Errors" mask="0x000003FF" name="AER"/>
        </register>
        <register caption="Receive Resource Errors Register" name="GMAC_RRE" offset="0x1A0" rw="R" size="4">
          <bitfield caption="Receive Resource Errors" mask="0x0003FFFF" name="RXRER"/>
        </register>
        <register caption="Receive Overrun Register" name="GMAC_ROE" offset="0x1A4" rw="R" size="4">
          <bitfield caption="Receive Overruns" mask="0x000003FF" name="RXOVR"/>
        </register>
        <register caption="IP Header Checksum Errors Register" name="GMAC_IHCE" offset="0x1A8" rw="R" size="4">
          <bitfield caption="IP Header Checksum Errors" mask="0x000000FF" name="HCKER"/>
        </register>
        <register caption="TCP Checksum Errors Register" name="GMAC_TCE" offset="0x1AC" rw="R" size="4">
          <bitfield caption="TCP Checksum Errors" mask="0x000000FF" name="TCKER"/>
        </register>
        <register caption="UDP Checksum Errors Register" name="GMAC_UCE" offset="0x1B0" rw="R" size="4">
          <bitfield caption="UDP Checksum Errors" mask="0x000000FF" name="UCKER"/>
        </register>
        <register caption="1588 Timer Increment Sub-nanoseconds Register" name="GMAC_TISUBN" offset="0x1BC" rw="RW" size="4">
          <bitfield caption="Lower Significant Bits of Timer Increment Register" mask="0x0000FFFF" name="LSBTIR"/>
        </register>
        <register caption="1588 Timer Seconds High Register" name="GMAC_TSH" offset="0x1C0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0x0000FFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Seconds Low Register" name="GMAC_TSL" offset="0x1D0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0xFFFFFFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Nanoseconds Register" name="GMAC_TN" offset="0x1D4" rw="RW" size="4">
          <bitfield caption="Timer Count in Nanoseconds" mask="0x3FFFFFFF" name="TNS"/>
        </register>
        <register caption="1588 Timer Adjust Register" name="GMAC_TA" offset="0x1D8" rw="W" size="4">
          <bitfield caption="Increment/Decrement" mask="0x3FFFFFFF" name="ITDT"/>
          <bitfield caption="Adjust 1588 Timer" mask="0x80000000" name="ADJ"/>
        </register>
        <register caption="1588 Timer Increment Register" name="GMAC_TI" offset="0x1DC" rw="RW" size="4">
          <bitfield caption="Count Nanoseconds" mask="0x000000FF" name="CNS"/>
          <bitfield caption="Alternative Count Nanoseconds" mask="0x0000FF00" name="ACNS"/>
          <bitfield caption="Number of Increments" mask="0x00FF0000" name="NIT"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds Low Register" name="GMAC_EFTSL" offset="0x1E0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Transmitted Nanoseconds Register" name="GMAC_EFTN" offset="0x1E4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds Low Register" name="GMAC_EFRSL" offset="0x1E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Nanoseconds Register" name="GMAC_EFRN" offset="0x1EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds Low Register" name="GMAC_PEFTSL" offset="0x1F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Nanoseconds Register" name="GMAC_PEFTN" offset="0x1F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds Low Register" name="GMAC_PEFRSL" offset="0x1F8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Nanoseconds Register" name="GMAC_PEFRN" offset="0x1FC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="Received LPI Transitions" name="GMAC_RXLPI" offset="0x270" rw="R" size="4">
          <bitfield caption="Count of RX LPI transitions (cleared on read)" mask="0x0000FFFF" name="COUNT"/>
        </register>
        <register caption="Received LPI Time" name="GMAC_RXLPITIME" offset="0x274" rw="R" size="4">
          <bitfield caption="Time in LPI (cleared on read)" mask="0x00FFFFFF" name="LPITIME"/>
        </register>
        <register caption="Transmit LPI Transitions" name="GMAC_TXLPI" offset="0x278" rw="R" size="4">
          <bitfield caption="Count of LPI transitions (cleared on read)" mask="0x0000FFFF" name="COUNT"/>
        </register>
        <register caption="Transmit LPI Time" name="GMAC_TXLPITIME" offset="0x27C" rw="R" size="4">
          <bitfield caption="Time in LPI (cleared on read)" mask="0x00FFFFFF" name="LPITIME"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue (1..5)" name="GMAC_ISRPQ" offset="0x400" rw="R" size="4" count="5" atomic-op="clear:GMAC_ISRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Register Priority Queue (1..5)" name="GMAC_TBQBAPQ" offset="0x440" rw="RW" size="4" count="5">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="TXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Register Priority Queue (1..5)" name="GMAC_RBQBAPQ" offset="0x480" rw="RW" size="4" count="5">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue (1..5)" name="GMAC_RBSRPQ" offset="0x4A0" rw="RW" size="4" count="5">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Credit-Based Shaping Control Register" name="GMAC_CBSCR" offset="0x4BC" rw="RW" size="4">
          <bitfield caption="Queue B CBS Enable" mask="0x00000001" name="QBE"/>
          <bitfield caption="Queue A CBS Enable" mask="0x00000002" name="QAE"/>
        </register>
        <register caption="Credit-Based Shaping IdleSlope Register for Queue A" name="GMAC_CBSISQA" offset="0x4C0" rw="RW" size="4">
          <bitfield caption="IdleSlope" mask="0xFFFFFFFF" name="IS"/>
        </register>
        <register caption="Credit-Based Shaping IdleSlope Register for Queue B" name="GMAC_CBSISQB" offset="0x4C4" rw="RW" size="4">
          <bitfield caption="IdleSlope" mask="0xFFFFFFFF" name="IS"/>
        </register>
        <register caption="Screening Type 1 Register Priority Queue" name="GMAC_ST1RPQ" offset="0x500" rw="RW" size="4" count="4">
          <bitfield caption="Queue Number (0-5)" mask="0x00000007" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type 2 Register Priority Queue" name="GMAC_ST2RPQ" offset="0x540" rw="RW" size="4" count="8">
          <bitfield caption="Queue Number (0-5)" mask="0x00000007" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x00000070" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
          <bitfield caption="Index of Screening Type 2 EtherType register x" mask="0x00000E00" name="I2ETH"/>
          <bitfield caption="EtherType Enable" mask="0x00001000" name="ETHE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x0003E000" name="COMPA"/>
          <bitfield caption="Compare A Enable" mask="0x00040000" name="COMPAE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x00F80000" name="COMPB"/>
          <bitfield caption="Compare B Enable" mask="0x01000000" name="COMPBE"/>
          <bitfield caption="Index of Screening Type 2 Compare Word 0/Word 1 register x" mask="0x3E000000" name="COMPC"/>
          <bitfield caption="Compare C Enable" mask="0x40000000" name="COMPCE"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue (1..5)" name="GMAC_IERPQ" offset="0x600" rw="W" size="4" count="5" atomic-op="set:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue (1..5)" name="GMAC_IDRPQ" offset="0x620" rw="W" size="4" count="5" atomic-op="clear:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption Due to AHB Error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue (1..5)" name="GMAC_IMRPQ" offset="0x640" rw="RW" size="4" count="5" atomic-op="read:GMAC_IMRPQ">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Screening Type 2 Ethertype Register" name="GMAC_ST2ER" offset="0x6E0" rw="RW" size="4" count="4">
          <bitfield caption="Ethertype Compare Value" mask="0x0000FFFF" name="COMPVAL"/>
        </register>
        <register-group caption="Screening Type 2 Compare Word 0 Register" offset="0x700" name="GMAC_ST2CW" size="8" count="24" name-in-module="GMAC_ST2CW"/>
      </register-group>
      <value-group caption="MDC CLock Division" name="GMAC_NCFGR__CLK">
        <value caption="MCK divided by 8 (MCK up to 20 MHz)" name="MCK_8" value="0x0"/>
        <value caption="MCK divided by 16 (MCK up to 40 MHz)" name="MCK_16" value="0x1"/>
        <value caption="MCK divided by 32 (MCK up to 80 MHz)" name="MCK_32" value="0x2"/>
        <value caption="MCK divided by 48 (MCK up to 120 MHz)" name="MCK_48" value="0x3"/>
        <value caption="MCK divided by 64 (MCK up to 160 MHz)" name="MCK_64" value="0x4"/>
        <value caption="MCK divided by 96 (MCK up to 240 MHz)" name="MCK_96" value="0x5"/>
      </value-group>
      <value-group caption="Fixed Burst Length for DMA Data Operations" name="GMAC_DCFGR__FBLDO">
        <value caption="00001: Always use SINGLE AHB bursts" name="SINGLE" value="0x1"/>
        <value caption="001xx: Attempt to use INCR4 AHB bursts (Default)" name="INCR4" value="0x4"/>
        <value caption="01xxx: Attempt to use INCR8 AHB bursts" name="INCR8" value="0x8"/>
        <value caption="1xxxx: Attempt to use INCR16 AHB bursts" name="INCR16" value="0x10"/>
      </value-group>
      <value-group caption="Receiver Packet Buffer Memory Size Select" name="GMAC_DCFGR__RXBMS">
        <value caption="4/8 Kbyte Memory Size" name="EIGHTH" value="0x0"/>
        <value caption="4/4 Kbytes Memory Size" name="QUARTER" value="0x1"/>
        <value caption="4/2 Kbytes Memory Size" name="HALF" value="0x2"/>
        <value caption="4 Kbytes Memory Size" name="FULL" value="0x3"/>
      </value-group>
      <value-group caption="Ethernet Frame Offset Start" name="GMAC_ST2CW1__OFFSSTRT">
        <value caption="Offset from the start of the frame" name="FRAMESTART" value="0x0"/>
        <value caption="Offset from the byte after the EtherType field" name="ETHERTYPE" value="0x1"/>
        <value caption="Offset from the byte after the IP header field" name="IP" value="0x2"/>
        <value caption="Offset from the byte after the TCP/UDP header field" name="TCP_UDP" value="0x3"/>
      </value-group>
    </module>
    <module name="HEFC" caption="Harden Embedded Flash Controller" id="44123" version="A">
      <register-group name="HEFC">
        <register caption="HEFC Flash Mode Register" name="HEFC_FMR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Flash Ready Interrupt Enable" mask="0x00000001" name="FRDY"/>
          <bitfield caption="Flash Power Status Interrupt Enable" mask="0x00000002" name="FPSI"/>
          <bitfield caption="Must be written to 1" mask="0x00010000" name="ONE"/>
        </register>
        <register caption="HEFC Flash Command Register" name="HEFC_FCR" offset="0x04" rw="W" size="4">
          <bitfield caption="Flash Command" mask="0x000000FF" name="FCMD" values="HEFC_FCR__FCMD"/>
          <bitfield caption="Flash Command Argument" mask="0x00FFFF00" name="FARG"/>
          <bitfield caption="Flash Writing Protection Key" mask="0xFF000000" name="FKEY" values="HEFC_FCR__FKEY"/>
        </register>
        <register caption="HEFC Flash Status Register" name="HEFC_FSR" offset="0x08" rw="R" size="4">
          <bitfield caption="Flash Ready Status (cleared when Flash is busy)" mask="0x00000001" name="FRDY"/>
          <bitfield caption="Flash Command Error Status (cleared on read or by writing HEFC_FCR)" mask="0x00000002" name="FCMDE"/>
          <bitfield caption="Flash Lock Error Status (cleared on read)" mask="0x00000004" name="FLOCKE"/>
          <bitfield caption="Write Register Error Status (cleared on read)" mask="0x00000010" name="WREER"/>
        </register>
        <register caption="HEFC Flash Result Register" name="HEFC_FRR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Flash Result Value" mask="0xFFFFFFFF" name="FVALUE"/>
        </register>
        <register caption="HEFC Flash Power Management Register" name="HEFC_FPMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Power switch enable" mask="0x00000001" name="PWS_EN"/>
          <bitfield caption="Power switch Status" mask="0x00000002" name="PWS_STAT"/>
          <bitfield caption="Power switch Delay" mask="0x0000000C" name="PWS_DLY" values="HEFC_FPMR__PWS_DLY"/>
          <bitfield caption="Variation Factor" mask="0x00003F00" name="VAR_FACTOR"/>
          <bitfield caption="Flash insulated Control Status" mask="0x00010000" name="FUNC_ISOL_CTRL_N"/>
        </register>
        <register caption="Write Protection Mode Register" name="HEFC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="GPNVM Bit Write Protection" mask="0x00000002" name="GPNVMWP"/>
          <bitfield caption="Lock Bit Write Protection" mask="0x00000004" name="LOCKWP"/>
          <bitfield caption="Page, Sector and Plane Write Protection" mask="0x00000008" name="ERASEWP"/>
          <bitfield caption="User Signature Write Protection" mask="0x00000010" name="USER"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="HEFC_WPMR__WPKEY"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 0" name="HEFC_HECC_CR0" offset="0x100" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 1" name="HEFC_HECC_CR1" offset="0x104" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 2" name="HEFC_HECC_CR2" offset="0x108" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 3" name="HEFC_HECC_CR3" offset="0x10C" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 4" name="HEFC_HECC_CR4" offset="0x110" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 5" name="HEFC_HECC_CR5" offset="0x114" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 6" name="HEFC_HECC_CR6" offset="0x118" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 7" name="HEFC_HECC_CR7" offset="0x11C" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 8" name="HEFC_HECC_CR8" offset="0x120" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 9" name="HEFC_HECC_CR9" offset="0x124" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 10" name="HEFC_HECC_CR10" offset="0x128" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 11" name="HEFC_HECC_CR11" offset="0x12C" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 12" name="HEFC_HECC_CR12" offset="0x130" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 13" name="HEFC_HECC_CR13" offset="0x134" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 14" name="HEFC_HECC_CR14" offset="0x138" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register ChannelNumbers (ChannelNumbers = 0) 15" name="HEFC_HECC_CR15" offset="0x13C" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 0" name="HEFC_HECC_TESTCB0" offset="0x140" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 1" name="HEFC_HECC_TESTCB1" offset="0x144" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 2" name="HEFC_HECC_TESTCB2" offset="0x148" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 3" name="HEFC_HECC_TESTCB3" offset="0x14C" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 4" name="HEFC_HECC_TESTCB4" offset="0x150" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 5" name="HEFC_HECC_TESTCB5" offset="0x154" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 6" name="HEFC_HECC_TESTCB6" offset="0x158" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 7" name="HEFC_HECC_TESTCB7" offset="0x15C" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 8" name="HEFC_HECC_TESTCB8" offset="0x160" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 9" name="HEFC_HECC_TESTCB9" offset="0x164" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 10" name="HEFC_HECC_TESTCB10" offset="0x168" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 11" name="HEFC_HECC_TESTCB11" offset="0x16C" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 12" name="HEFC_HECC_TESTCB12" offset="0x170" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 13" name="HEFC_HECC_TESTCB13" offset="0x174" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 14" name="HEFC_HECC_TESTCB14" offset="0x178" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Test mode ChannelNumbers (ChannelNumbers = 0) 15" name="HEFC_HECC_TESTCB15" offset="0x17C" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB"/>
        </register>
        <register caption="HECC Status register" name="HEFC_HECC_SR" offset="0x180" rw="R" size="4">
          <bitfield caption="Fixable error status" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="5 bits counter" mask="0x0000007C" name="CPT_FIX"/>
          <bitfield caption="counter overflow" mask="0x00000080" name="OVER_FIX"/>
          <bitfield caption="Un-fixable error status" mask="0x00000100" name="MEM_NOFIX"/>
          <bitfield caption="5 bits counter" mask="0x00007C00" name="CPT_NOFIX"/>
          <bitfield caption="counter overflow" mask="0x00008000" name="OVER_NOFIX"/>
          <bitfield caption="Hardware Error Size" mask="0x07000000" name="HES"/>
          <bitfield caption="write or read access" mask="0x08000000" name="TYPE"/>
          <bitfield caption="memory identification number" mask="0x30000000" name="MEM_ID"/>
        </register>
        <register caption="HECC Interrupt Enable Register" name="HEFC_HECC_IER" offset="0x184" rw="W" size="4">
          <bitfield caption="Fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="Un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="HECC Interrupt Disable Register" name="HEFC_HECC_IDR" offset="0x188" rw="W" size="4">
          <bitfield caption="fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="HECC Interrupt Mask Register" name="HEFC_HECC_IMR" offset="0x18C" rw="R" size="4">
          <bitfield caption="fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="HECC Fail address register" name="HEFC_HECC_FAILAR" offset="0x190" rw="R" size="4">
          <bitfield caption="address of the error detected" mask="0xFFFFFFFF" name="ADDRESS"/>
        </register>
      </register-group>
      <register-group caption="GPNVM Bits" name="GPNVMBITS">
        <register caption="HEFC GPNVM word miscellaneous" name="HEFC_GPNVM_MISC" offset="0x0" rw="RW" size="4">
          <bitfield caption="Debug interface Selection" mask="0x00000002" name="DEBUG_INTF" values="HEFC_GPNVM_MISC__DEBUG_INTF"/>
          <bitfield caption="PFD Trim value" mask="0x00000700" name="PFD_TRIM"/>
        </register>
        <register caption="HEFC GPNVM word RC trim (1..3)" name="HEFC_GPNVM_RC_TRIM" offset="0x4" rw="RW" size="4" count="3">
          <bitfield caption="RC Temperature Trim" mask="0x00000003" name="RC_TTRIM"/>
          <bitfield caption="RC2 Temperature Trim" mask="0x0000000C" name="RC2_TTRIM"/>
          <bitfield caption="RC Frequency Trim 4MHz" mask="0x00000070" name="RC_FTRIM_4MHZ"/>
          <bitfield caption="RC Frequency Trim 8MHz" mask="0x00000380" name="RC_FTRIM_8MHZ"/>
          <bitfield caption="RC Frequency Trim 10MHz" mask="0x00001C00" name="RC_FTRIM_10MHZ"/>
          <bitfield caption="RC Frequency Trim 12MHz" mask="0x0000E000" name="RC_FTRIM_12MHZ"/>
          <bitfield caption="RC2 Frequency Trim 4MHz" mask="0x00070000" name="RC2_FTRIM_4MHZ"/>
          <bitfield caption="RC2 Frequency Trim 8MHz" mask="0x00380000" name="RC2_FTRIM_8MHZ"/>
          <bitfield caption="RC2 Frequency Trim 10MHz" mask="0x01C00000" name="RC2_FTRIM_10MHZ"/>
          <bitfield caption="RC2 Frequency Trim 12MHz" mask="0x0E000000" name="RC2_FTRIM_12MHZ"/>
        </register>
      </register-group>
      <value-group caption="Flash Command" name="HEFC_FCR__FCMD">
        <value caption="Get Flash descriptor" name="GETD" value="0x00"/>
        <value caption="Write page" name="WP" value="0x01"/>
        <value caption="Write page and lock" name="WPL" value="0x02"/>
        <value caption="Erase all" name="EA" value="0x05"/>
        <value caption="Erase page" name="EP" value="0x06"/>
        <value caption="Erase pages" name="EPA" value="0x07"/>
        <value caption="Set lock bit" name="SLB" value="0x08"/>
        <value caption="Clear lock bit" name="CLB" value="0x09"/>
        <value caption="Get lock bit" name="GLB" value="0x0A"/>
        <value caption="Set GPNVM bit" name="SGPB" value="0x0B"/>
        <value caption="Clear GPNVM bit" name="CGPB" value="0x0C"/>
        <value caption="Get GPNVM bit" name="GGPB" value="0x0D"/>
        <value caption="Get CALIB bit" name="GCALB" value="0x10"/>
        <value caption="Write user signature" name="WUS" value="0x12"/>
        <value caption="Erase user signature" name="EUS" value="0x13"/>
        <value caption="Start read user signature" name="STUS" value="0x14"/>
        <value caption="Stop read user signature" name="SPUS" value="0x15"/>
      </value-group>
      <value-group caption="Flash Writing Protection Key" name="HEFC_FCR__FKEY">
        <value caption="The 0x5A value enables the command defined by the bits of the register. If the field is written with a different value, the write is not performed and no action is started." name="PASSWD" value="0x5A"/>
      </value-group>
      <value-group caption="Power switch Delay" name="HEFC_FPMR__PWS_DLY">
        <value caption="delay is set to 75 usec" name="_75US" value="0x0"/>
        <value caption="delay is set to 150 usec" name="_150US" value="0x1"/>
        <value caption="delay is set to 300 usec" name="_300US" value="0x2"/>
        <value caption="delay is set to 600 usec" name="_600US" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="HEFC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x454643"/>
      </value-group>
      <value-group caption="Debug interface mode" name="HEFC_GPNVM_MISC__DEBUG_INTF">
        <value caption="JTAG" name="JTAG" value="0x0"/>
        <value caption="SWD" name="SWD" value="0x1"/>
      </value-group>
    </module>
    <module name="HEMC" caption="HEMC" id="44121" version="A">
      <register-group name="HEMC">
        <register caption="HEMC Control Register NCS 0" name="HEMC_CR_NCS0" offset="0x0" rw="RW" size="4">
          <bitfield caption="fixed to 0" mask="0x00000001" name="ZERO"/>
          <bitfield caption="Bank Size" mask="0x0000003E" name="BANKSIZE" values="HEMC_CR_NCS__BANKSIZE"/>
          <bitfield caption="type of memory used" mask="0x00000040" name="TYPE"/>
          <bitfield caption="relative base address of NCS area" mask="0x01FFFF80" name="ADDBASE"/>
          <bitfield caption="ECC Configuration Protection Enable" mask="0x20000000" name="WRITE_ECC_CONF"/>
          <bitfield caption="ECC Protection Enable" mask="0x40000000" name="ECC_ENABLE"/>
          <bitfield caption="BCH ECC Enable" mask="0x80000000" name="ECC12_ENABLE"/>
        </register>
        <register caption="HEMC Control Register NCS 1" name="HEMC_CR_NCS1" offset="0x4" rw="RW" size="4">
          <bitfield caption="fixed to 0" mask="0x00000001" name="ZERO"/>
          <bitfield caption="Bank Size" mask="0x0000003E" name="BANKSIZE" values="HEMC_CR_NCS__BANKSIZE"/>
          <bitfield caption="type of memory used" mask="0x00000040" name="TYPE"/>
          <bitfield caption="relative base address of NCS area" mask="0x01FFFF80" name="ADDBASE"/>
          <bitfield caption="ECC Protection Enable" mask="0x40000000" name="ECC_ENABLE"/>
          <bitfield caption="BCH ECC Enable" mask="0x80000000" name="ECC12_ENABLE"/>
        </register>
        <register caption="HEMC Control Register NCS 2" name="HEMC_CR_NCS2" offset="0x8" rw="RW" size="4">
          <bitfield caption="fixed to 0" mask="0x00000001" name="ZERO"/>
          <bitfield caption="Bank Size" mask="0x0000003E" name="BANKSIZE" values="HEMC_CR_NCS__BANKSIZE"/>
          <bitfield caption="type of memory used" mask="0x00000040" name="TYPE"/>
          <bitfield caption="relative base address of NCS area" mask="0x01FFFF80" name="ADDBASE"/>
          <bitfield caption="ECC Protection Enable" mask="0x40000000" name="ECC_ENABLE"/>
          <bitfield caption="BCH ECC Enable" mask="0x80000000" name="ECC12_ENABLE"/>
        </register>
        <register caption="HEMC Control Register NCS 3" name="HEMC_CR_NCS3" offset="0xC" rw="RW" size="4">
          <bitfield caption="fixed to 0" mask="0x00000001" name="ZERO"/>
          <bitfield caption="Bank Size" mask="0x0000003E" name="BANKSIZE" values="HEMC_CR_NCS__BANKSIZE"/>
          <bitfield caption="type of memory used" mask="0x00000040" name="TYPE"/>
          <bitfield caption="relative base address of NCS area" mask="0x01FFFF80" name="ADDBASE"/>
          <bitfield caption="ECC Protection Enable" mask="0x40000000" name="ECC_ENABLE"/>
          <bitfield caption="BCH ECC Enable" mask="0x80000000" name="ECC12_ENABLE"/>
        </register>
        <register caption="HEMC Control Register NCS 4" name="HEMC_CR_NCS4" offset="0x10" rw="RW" size="4">
          <bitfield caption="fixed to 0" mask="0x00000001" name="ZERO"/>
          <bitfield caption="Bank Size" mask="0x0000003E" name="BANKSIZE" values="HEMC_CR_NCS__BANKSIZE"/>
          <bitfield caption="type of memory used" mask="0x00000040" name="TYPE"/>
          <bitfield caption="relative base address of NCS area" mask="0x01FFFF80" name="ADDBASE"/>
          <bitfield caption="ECC Protection Enable" mask="0x40000000" name="ECC_ENABLE"/>
          <bitfield caption="BCH ECC Enable" mask="0x80000000" name="ECC12_ENABLE"/>
        </register>
        <register caption="HEMC Control Register NCS 5" name="HEMC_CR_NCS5" offset="0x14" rw="RW" size="4">
          <bitfield caption="fixed to 0" mask="0x00000001" name="ZERO"/>
          <bitfield caption="Bank Size" mask="0x0000003E" name="BANKSIZE" values="HEMC_CR_NCS__BANKSIZE"/>
          <bitfield caption="type of memory used" mask="0x00000040" name="TYPE"/>
          <bitfield caption="relative base address of NCS area" mask="0x01FFFF80" name="ADDBASE"/>
          <bitfield caption="ECC Protection Enable" mask="0x40000000" name="ECC_ENABLE"/>
          <bitfield caption="BCH ECC Enable" mask="0x80000000" name="ECC12_ENABLE"/>
        </register>
        <register caption="HEMC Polarity Control register" name="HEMC_CTRL" offset="0x18" rw="RW" size="4">
          <bitfield caption="External control buffer active polarity" mask="0x00000001" name="POL"/>
        </register>
        <register caption="HEMC Control Register Protection NCS" name="HEMC_CRP_NCS" offset="0x20" rw="RW" size="4" count="6">
          <bitfield caption="Master Number ID" mask="0x0000FFFF" name="MASTERNUMBER"/>
          <bitfield caption="User or Superuser access" mask="0x00010000" name="SUPERUSER"/>
          <bitfield caption="Write Access" mask="0x00020000" name="WR"/>
          <bitfield caption="Read Access" mask="0x00040000" name="RD"/>
          <bitfield caption="bank size internal separation" mask="0x00F80000" name="SPLITBANKSIZE"/>
          <bitfield caption="select area protected" mask="0x01000000" name="PROTECTZONE"/>
          <bitfield caption="protection activation" mask="0x02000000" name="PROTECTON"/>
        </register>
        <register caption="HEMC Interrupt Enable Register" name="HEMC_IER" offset="0x38" rw="W" size="4">
          <bitfield caption="out of range" mask="0x00000002" name="OUTOFRANGE"/>
          <bitfield caption="read access error" mask="0x00000004" name="RDERRORACCESS"/>
          <bitfield caption="write access error" mask="0x00000008" name="WRERRORACCESS"/>
          <bitfield caption="user or superuser access error" mask="0x00000010" name="USERERRORACCESS"/>
        </register>
        <register caption="HEMC Interrupt Disable Register" name="HEMC_IDR" offset="0x3C" rw="W" size="4">
          <bitfield caption="out of range" mask="0x00000002" name="OUTOFRANGE"/>
          <bitfield caption="read access error" mask="0x00000004" name="RDERRORACCESS"/>
          <bitfield caption="write access error" mask="0x00000008" name="WRERRORACCESS"/>
          <bitfield caption="user or superuser access error" mask="0x00000010" name="USERERRORACCESS"/>
        </register>
        <register caption="HEMC Interrupt Mask Register" name="HEMC_IMR" offset="0x40" rw="R" size="4">
          <bitfield caption="out of range" mask="0x00000002" name="OUTOFRANGE"/>
          <bitfield caption="read access error" mask="0x00000004" name="RDERRORACCESS"/>
          <bitfield caption="write access error" mask="0x00000008" name="WRERRORACCESS"/>
          <bitfield caption="user or superuser access error" mask="0x00000010" name="USERERRORACCESS"/>
        </register>
        <register caption="HEMC Interrupt Status Register" name="HEMC_ISR" offset="0x44" rw="R" size="4">
          <bitfield caption="out of range" mask="0x00000002" name="OUTOFRANGE"/>
          <bitfield caption="read access error" mask="0x00000004" name="RDERRORACCESS"/>
          <bitfield caption="Write access error" mask="0x00000008" name="WRERRORACCESS"/>
          <bitfield caption="User or SuperUser Error Access" mask="0x00000010" name="USERERRORACCESS"/>
        </register>
        <register caption="HEMC Status Register" name="HEMC_SR" offset="0x48" rw="R" size="4">
          <bitfield caption="out of range" mask="0x00000002" name="OUTOFRANGE"/>
          <bitfield caption="Read access error" mask="0x00000004" name="RDERRORACCESS"/>
          <bitfield caption="Write access error" mask="0x00000008" name="WRERRORACCESS"/>
          <bitfield caption="User or SuperUser Error Access" mask="0x00000010" name="USERERRORACCESS"/>
        </register>
        <register caption="HECC Control Register Channel 0 (HSMC)" name="HEMC_HECC_CR0" offset="0x100" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register Channel 1 (HSDRAMC)" name="HEMC_HECC_CR1" offset="0x104" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Control Register Channel 2 (HSDRAMC)" name="HEMC_HECC_CR2" offset="0x108" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
          <bitfield caption="BCH ECC enable" mask="0x00000040" name="ECC12_ENABLE"/>
        </register>
        <register caption="HECC Test mode Register Channel 0 (HSMC)" name="HEMC_HECC_TESTCB0" offset="0x140" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB1"/>
        </register>
        <register caption="HECC Test mode Register Channel 1 (HSDRAMC)" name="HEMC_HECC_TESTCB1" offset="0x144" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB1"/>
        </register>
        <register caption="HECC Test mode Register Channel 2 (HSDRAMC)" name="HEMC_HECC_TESTCB2" offset="0x148" rw="RW" size="4">
          <bitfield caption="test check bit (16 bit)" mask="0x0000FFFF" name="TCB1"/>
        </register>
        <register caption="HECC Status Register" name="HEMC_HECC_SR" offset="0x180" rw="R" size="4">
          <bitfield caption="Fixable error status" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="5 bits counter" mask="0x0000007C" name="CPT_FIX"/>
          <bitfield caption="counter overflow" mask="0x00000080" name="OVER_FIX"/>
          <bitfield caption="Un-fixable error status" mask="0x00000100" name="MEM_NOFIX"/>
          <bitfield caption="5 bits counter" mask="0x00007C00" name="CPT_NOFIX"/>
          <bitfield caption="counter overflow" mask="0x00008000" name="OVER_NOFIX"/>
          <bitfield caption="Hardware Error Size" mask="0x07000000" name="HES"/>
          <bitfield caption="write or read access" mask="0x08000000" name="TYPE"/>
        </register>
        <register caption="HECC Interrupt Enable Register" name="HEMC_HECC_IER" offset="0x184" rw="W" size="4">
          <bitfield caption="Fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="Un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="HECC Interrupt Disable Register" name="HEMC_HECC_IDR" offset="0x188" rw="W" size="4">
          <bitfield caption="fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="HECC Interrupt Mask Register" name="HEMC_HECC_IMR" offset="0x18C" rw="R" size="4">
          <bitfield caption="fixable error" mask="0x00000001" name="MEM_FIX"/>
          <bitfield caption="un-fixable error" mask="0x00000002" name="MEM_NOFIX"/>
        </register>
        <register caption="HECC Fail address register" name="HEMC_HECC_FAILAR" offset="0x190" rw="R" size="4">
          <bitfield caption="address of the error detected" mask="0xFFFFFFFF" name="ADDRESS"/>
        </register>
      </register-group>
      <value-group caption="Bank Size" name="HEMC_CR_NCS__BANKSIZE">
        <value caption="8Kbytes" name="_8KB" value="0x0"/>
        <value caption="16Kbytes" name="_16KB" value="0x1"/>
        <value caption="32Kbytes" name="_32KB" value="0x2"/>
        <value caption="64Kbytes" name="_64KB" value="0x3"/>
        <value caption="128Kbytes" name="_128KB" value="0x4"/>
        <value caption="256Kbytes" name="_256KB" value="0x5"/>
        <value caption="512Kbytes" name="_512KB" value="0x6"/>
        <value caption="1Mbytes" name="_1MB" value="0x7"/>
        <value caption="2Mbytes" name="_2MB" value="0x8"/>
        <value caption="4Mbytes" name="_4MB" value="0x9"/>
        <value caption="8Mbytes" name="_8MB" value="0xA"/>
        <value caption="16Mbytes" name="_16MB" value="0xB"/>
        <value caption="32Mbytes" name="_32MB" value="0xC"/>
        <value caption="64Mbytes" name="_64MB" value="0xD"/>
        <value caption="128Mbytes" name="_128MB" value="0xE"/>
        <value caption="256Mbytes (Default)" name="_256MB" value="0xF"/>
        <value caption="512Mbytes" name="_512MB" value="0x10"/>
        <value caption="NOT_USED" name="NOT_USED" value="0x1F"/>
      </value-group>
    </module>
    <module name="HSDRAMC" caption="Hardened SDRAM Controller" id="44129" version="A">
      <register-group name="HSDRAMC">
        <register caption="Mode Register" name="HSDRAMC_MR" offset="0x0000" rw="RW" size="4">
          <bitfield caption="SDRAMC Command Mode" mask="0x00000007" name="MODE" values="HSDRAMC_MR__MODE"/>
        </register>
        <register caption="Refresh Timer Register" name="HSDRAMC_TR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="SDRAMC Refresh Timer Count" mask="0x00000FFF" name="COUNT"/>
        </register>
        <register caption="Configuration Register" name="HSDRAMC_CR" offset="0x0008" rw="RW" size="4">
          <bitfield caption="Number of Column Bits" mask="0x00000007" name="NC" values="HSDRAMC_CR__NC"/>
          <bitfield caption="Number of Row Bits" mask="0x00000018" name="NR" values="HSDRAMC_CR__NR"/>
          <bitfield caption="Number of Banks" mask="0x00000020" name="NB" values="HSDRAMC_CR__NB"/>
          <bitfield caption="CAS Latency" mask="0x000000C0" name="CAS" values="HSDRAMC_CR__CAS"/>
          <bitfield caption="Data Bus Width" mask="0x00000100" name="DBW"/>
          <bitfield caption="Read Modify Write" mask="0x00000200" name="RMW"/>
        </register>
        <register caption="Setup Delay Register" name="HSDRAMC_SDR" offset="0x000C" rw="RW" size="4">
          <bitfield caption="Write Recovery Delay" mask="0x0000000F" name="TWR"/>
          <bitfield caption="Row Cycle Delay and Row Refresh Cycle" mask="0x000000F0" name="TRC_TRFC"/>
          <bitfield caption="Row Precharge Delay" mask="0x00000F00" name="TRP"/>
          <bitfield caption="Row to Column Delay" mask="0x0000F000" name="TRCD"/>
          <bitfield caption="Active to Precharge Delay" mask="0x000F0000" name="TRAS"/>
          <bitfield caption="Exit Self-Refresh to Active Delay" mask="0x00F00000" name="TXSR"/>
        </register>
        <register caption="Interrupt Enable Register" name="HSDRAMC_IER" offset="0x0014" rw="W" size="4">
          <bitfield caption="Refresh Error Interrupt Enable" mask="0x00000001" name="RES"/>
        </register>
        <register caption="Interrupt Disable Register" name="HSDRAMC_IDR" offset="0x0018" rw="W" size="4">
          <bitfield caption="Refresh Error Interrupt Disable" mask="0x00000001" name="RES"/>
        </register>
        <register caption="Interrupt Mask Register" name="HSDRAMC_IMR" offset="0x001C" rw="R" size="4">
          <bitfield caption="Refresh Error Interrupt Mask" mask="0x00000001" name="RES"/>
        </register>
        <register caption="Interrupt Status Register" name="HSDRAMC_ISR" offset="0x0020" rw="R" size="4">
          <bitfield caption="Refresh Error Status (cleared on read)" mask="0x00000001" name="RES"/>
        </register>
        <register caption="Configuration Register 1" name="HSDRAMC_CFR1" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Load Mode Register Command to Active or Refresh Command" mask="0x0000000F" name="TMRD"/>
          <bitfield caption="Support Unaligned Access" mask="0x00000100" name="UNAL" values="HSDRAMC_CFR1__UNAL"/>
        </register>
        <register caption="Write Protection Mode Register" name="HSDRAMC_WPMR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="HSDRAMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="HSDRAMC_WPSR" offset="0x002C" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="SDRAMC Command Mode" name="HSDRAMC_MR__MODE">
        <value caption="Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, the command must be followed by a write to the SDRAM." name="NORMAL" value="0x0"/>
        <value caption="The SDRAMC issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="NOP" value="0x1"/>
        <value caption="The SDRAMC issues an &quot;All Banks Precharge&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="ALLBANKS_PRECHARGE" value="0x2"/>
        <value caption="The SDRAMC issues a &quot;Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="LOAD_MODEREG" value="0x3"/>
        <value caption="The SDRAMC issues an &quot;Autorefresh&quot; Command when the SDRAM device is accessed regardless of the cycle. Previously, an &quot;All Banks Precharge&quot; command must be issued. To activate this mode, the command must be followed by a write to the SDRAM." name="AUTO_REFRESH" value="0x4"/>
        <value caption="The SDRAMC issues an &quot;Extended Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the &quot;Extended Load Mode Register&quot; command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1." name="EXT_LOAD_MODEREG" value="0x5"/>
      </value-group>
      <value-group caption="Number of Column Bits" name="HSDRAMC_CR__NC">
        <value caption="8 bits to define the column number, up to 256 columns" name="COL8" value="0x0"/>
        <value caption="9 bits to define the column number, up to 512 columns" name="COL9" value="0x1"/>
        <value caption="10 bits to define the column number, up to 1024 columns" name="COL10" value="0x2"/>
        <value caption="11 bits to define the column number, up to 2048 columns" name="COL11" value="0x3"/>
        <value caption="12 bits to define the column number, up to 4096 columns" name="COL12" value="0x4"/>
      </value-group>
      <value-group caption="Number of Row Bits" name="HSDRAMC_CR__NR">
        <value caption="11 bits to define the row number, up to 2048 rows" name="ROW11" value="0x0"/>
        <value caption="12 bits to define the row number, up to 4096 rows" name="ROW12" value="0x1"/>
        <value caption="13 bits to define the row number, up to 8192 rows" name="ROW13" value="0x2"/>
      </value-group>
      <value-group caption="Number of Banks" name="HSDRAMC_CR__NB">
        <value caption="2 banks" name="BANK2" value="0"/>
        <value caption="4 banks" name="BANK4" value="1"/>
      </value-group>
      <value-group caption="CAS Latency" name="HSDRAMC_CR__CAS">
        <value caption="1 cycle latency" name="LATENCY1" value="0x1"/>
        <value caption="2 cycle latency" name="LATENCY2" value="0x2"/>
        <value caption="3 cycle latency" name="LATENCY3" value="0x3"/>
      </value-group>
      <value-group caption="Support Unaligned Access" name="HSDRAMC_CFR1__UNAL">
        <value caption="Unaligned access is not supported." name="UNSUPPORTED" value="0"/>
        <value caption="Unaligned access is supported." name="SUPPORTED" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="HSDRAMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0." name="PASSWD" value="0x534452"/>
      </value-group>
    </module>
    <module name="HSMC" caption="Harden Static Memory Controller" id="44128" version="A">
      <register-group name="HSMC_CS" size="16">
        <register caption="HSMC Setup Register" name="HSMC_SETUP" offset="0x0" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in WRITE Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in READ Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="HSMC Pulse Register" name="HSMC_PULSE" offset="0x4" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000007F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00007F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x007F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x7F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="HSMC Cycle Register" name="HSMC_CYCLE" offset="0x8" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="HSMC Mode Register" name="HSMC_MODE" offset="0xC" rw="RW" size="4">
          <bitfield caption="Read Mode" mask="0x00000001" name="READ_MODE"/>
          <bitfield caption="Write Mode" mask="0x00000002" name="WRITE_MODE"/>
          <bitfield caption="Read-Modify Write enable" mask="0x00000004" name="RMW_ENABLE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="HSMC_MODE__EXNW_MODE"/>
          <bitfield caption="Data Bus Width" mask="0x00000300" name="DBW" values="HSMC_MODE__DBW"/>
        </register>
      </register-group>
      <register-group name="HSMC">
        <register-group name="HSMC_CS" size="16" name-in-module="HSMC_CS" offset="0x0" count="6"/>
        <register caption="HSMC Write Protection Mode Register" name="HSMC_WPMR" offset="0x0070" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="HSMC_WPMR__WPKEY"/>
        </register>
        <register caption="HSMC Write Protection Status Register" name="HSMC_WPSR" offset="0x0074" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="NWAIT Mode" name="HSMC_MODE__EXNW_MODE">
        <value caption="Disabled-The NWAIT input signal is ignored on the corresponding chip select." name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." name="FROZEN" value="0x2"/>
        <value caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." name="READY" value="0x3"/>
      </value-group>
      <value-group caption="Data Bus Width" name="HSMC_MODE__DBW">
        <value caption="8-bit Data Bus" name="_8_BIT" value="0x0"/>
        <value caption="16-bit Data Bus" name="_16_BIT" value="0x1"/>
        <value caption="32-bit Data Bus" name="_32_BIT" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="HSMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x534D43"/>
      </value-group>
    </module>
    <module name="ICM" caption="Integrity Check Monitor" id="11105" version="I">
      <register-group name="ICM">
        <register caption="Configuration Register" name="ICM_CFG" offset="0x00" rw="RW" size="4">
          <bitfield caption="Write Back Disable" mask="0x00000001" name="WBDIS"/>
          <bitfield caption="End of Monitoring Disable" mask="0x00000002" name="EOMDIS"/>
          <bitfield caption="Secondary List Branching Disable" mask="0x00000004" name="SLBDIS"/>
          <bitfield caption="Bus Burden Control" mask="0x000000F0" name="BBC"/>
          <bitfield caption="Automatic Switch To Compare Digest" mask="0x00000100" name="ASCD"/>
          <bitfield caption="Dual Input Buffer" mask="0x00000200" name="DUALBUFF"/>
          <bitfield caption="User Initial Hash Value" mask="0x00001000" name="UIHASH"/>
          <bitfield caption="User SHA Algorithm" mask="0x0000E000" name="UALGO" values="ICM_CFG__UALGO"/>
        </register>
        <register caption="Control Register" name="ICM_CTRL" offset="0x04" rw="W" size="4">
          <bitfield caption="ICM Enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="ICM Disable Register" mask="0x00000002" name="DISABLE"/>
          <bitfield caption="Software Reset" mask="0x00000004" name="SWRST"/>
          <bitfield caption="Recompute Internal Hash" mask="0x000000F0" name="REHASH"/>
          <bitfield caption="Region Monitoring Disable" mask="0x00000F00" name="RMDIS"/>
          <bitfield caption="Region Monitoring Enable" mask="0x0000F000" name="RMEN"/>
        </register>
        <register caption="Status Register" name="ICM_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="ICM Enable Register" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Region Monitoring Disabled Raw Status" mask="0x00000F00" name="RAWRMDIS"/>
          <bitfield caption="Region Monitoring Disabled Status" mask="0x0000F000" name="RMDIS"/>
        </register>
        <register caption="Interrupt Enable Register" name="ICM_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Region Hash Completed Interrupt Enable" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Enable" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Enable" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition detected Interrupt Enable" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected Interrupt Enable" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Disable" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Enable" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Disable Register" name="ICM_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Region Hash Completed Interrupt Disable" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Disable" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Disable" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected Interrupt Disable" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition detected Interrupt Disable" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Disable" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Disable" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Mask Register" name="ICM_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Region Hash Completed Interrupt Mask" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch Interrupt Mask" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error Interrupt Mask" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected Interrupt Mask" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End bit Condition Detected Interrupt Mask" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Interrupt Mask" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Interrupt Mask" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Interrupt Status Register" name="ICM_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Region Hash Completed" mask="0x0000000F" name="RHC"/>
          <bitfield caption="Region Digest Mismatch" mask="0x000000F0" name="RDM"/>
          <bitfield caption="Region Bus Error" mask="0x00000F00" name="RBE"/>
          <bitfield caption="Region Wrap Condition Detected" mask="0x0000F000" name="RWC"/>
          <bitfield caption="Region End Bit Condition Detected" mask="0x000F0000" name="REC"/>
          <bitfield caption="Region Status Updated Detected" mask="0x00F00000" name="RSU"/>
          <bitfield caption="Undefined Register Access Detection Status" mask="0x01000000" name="URAD"/>
        </register>
        <register caption="Undefined Access Status Register" name="ICM_UASR" offset="0x20" rw="R" size="4">
          <bitfield caption="Undefined Register Access Trace" mask="0x00000007" name="URAT" values="ICM_UASR__URAT"/>
        </register>
        <register caption="Region Descriptor Area Start Address Register" name="ICM_DSCR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Descriptor Area Start Address" mask="0xFFFFFFC0" name="DASA"/>
        </register>
        <register caption="Region Hash Area Start Address Register" name="ICM_HASH" offset="0x34" rw="RW" size="4">
          <bitfield caption="Hash Area Start Address" mask="0xFFFFFF80" name="HASA"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 0" name="ICM_UIHVAL0" offset="0x38" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 1" name="ICM_UIHVAL1" offset="0x3C" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 2" name="ICM_UIHVAL2" offset="0x40" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 3" name="ICM_UIHVAL3" offset="0x44" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 4" name="ICM_UIHVAL4" offset="0x48" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 5" name="ICM_UIHVAL5" offset="0x4C" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 6" name="ICM_UIHVAL6" offset="0x50" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="User Initial Hash Value 0 Register 7" name="ICM_UIHVAL7" offset="0x54" rw="W" size="4">
          <bitfield caption="Initial Hash Value" mask="0xFFFFFFFF" name="VAL"/>
        </register>
        <register caption="ICM Write Protection Mode Register" name="ICM_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ICM_WPMR__WPKEY"/>
        </register>
        <register caption="ICM Write Protection Status Register" name="ICM_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (Cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <register-group caption="Region Descriptor Structure" name="ICM_DESCRIPTOR" aligned="8">
        <register caption="Region Start Address" name="RADDR" offset="0x0" rw="RW" size="4" access-size="4">
          <bitfield caption="Region Start Address" mask="0xFFFFFFFF" name="RADDR"/>
        </register>
        <register caption="Region Configuration" name="RCFG" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000">
          <bitfield name="CDWBN" caption="Compare Digest Write Back" mask="0x1" values="ICM_RCFG__CDWBN"/>
          <bitfield name="WRAP" caption="Region Wrap" mask="0x2" values="ICM_RCFG__WRAP"/>
          <bitfield name="EOM" caption="End of Monitoring" mask="0x4" values="ICM_RCFG__EOM"/>
          <bitfield name="RHIEN" caption="Region Hash Interrupt Enable" mask="0x10" values="ICM_RCFG__RHIEN"/>
          <bitfield name="DMIEN" caption="Region Digest Mismatch Interrupt Enable" mask="0x20" values="ICM_RCFG__DMIEN"/>
          <bitfield name="BEIEN" caption="Region Bus Error Interrupt Enable" mask="0x40" values="ICM_RCFG__BEIEN"/>
          <bitfield name="WCIEN" caption="Region Wrap Condition Detected Interrupt Enable" mask="0x80" values="ICM_RCFG__WCIEN"/>
          <bitfield name="ECIEN" caption="Region End bit Condition detected Interrupt Enable" mask="0x100" values="ICM_RCFG__ECIEN"/>
          <bitfield name="SUIEN" caption="Region Status Updated Interrupt Enable" mask="0x200" values="ICM_RCFG__SUIEN"/>
          <bitfield name="PROCDLY" caption="SHA Processing Delay" mask="0x400" values="ICM_RCFG__PROCDLY"/>
          <bitfield name="ALGO" caption="SHA Algorithm" mask="0x7000" values="ICM_RCFG__ALGO"/>
        </register>
        <register caption="Region Control" name="RCTRL" offset="0x8" rw="RW" size="4" access-size="4">
          <bitfield caption="Transfer Size for the Current Chunk of Data" mask="0x0000FFFF" name="TRSIZE"/>
        </register>
        <register caption="Region Next Address" name="RNEXT" offset="0xC" rw="RW" size="4" access-size="4">
          <bitfield caption="Region Transfer Descriptor Next Address" mask="0xFFFFFFFC" name="NEXT"/>
        </register>
      </register-group>
      <value-group caption="User SHA Algorithm" name="ICM_CFG__UALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
      </value-group>
      <value-group caption="Undefined Register Access Trace" name="ICM_UASR__URAT">
        <value caption="Unspecified structure member set to one detected when the descriptor is loaded." name="UNSPEC_STRUCT_MEMBER" value="0x0"/>
        <value caption="ICM_CFG modified during active monitoring." name="ICM_CFG_MODIFIED" value="0x1"/>
        <value caption="ICM_DSCR modified during active monitoring." name="ICM_DSCR_MODIFIED" value="0x2"/>
        <value caption="ICM_HASH modified during active monitoring" name="ICM_HASH_MODIFIED" value="0x3"/>
        <value caption="Write-only register read access" name="READ_ACCESS" value="0x4"/>
      </value-group>
      <value-group caption="Write Protection Key" name="ICM_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN, WPITEN and WPCREN bits. Always reads as 0" name="PASSWD" value="0x49434D"/>
      </value-group>
      <value-group name="ICM_RCFG__CDWBN">
        <value name="WRBA" value="0"/>
        <value name="COMP" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__WRAP">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__EOM">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__RHIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__DMIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__BEIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__WCIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__ECIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__SUIEN">
        <value name="EN" value="0"/>
        <value name="DIS" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__PROCDLY">
        <value name="SHORT" value="0"/>
        <value name="LONG" value="1"/>
      </value-group>
      <value-group name="ICM_RCFG__ALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
      </value-group>
    </module>
    <module name="IP1553" caption="IP 1553" id="44127" version="A">
      <register-group name="IP1553">
        <register caption="Configuration Register" name="IP1553_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="POTermConf" mask="0x00000001" name="PT"/>
          <bitfield caption="TermAddressConf" mask="0x0000003E" name="TA"/>
          <bitfield caption="TRBitCmd" mask="0x00000040" name="TC"/>
          <bitfield caption="SSBitCmd" mask="0x00000080" name="SC"/>
          <bitfield caption="BusyBitCmd" mask="0x00000100" name="BC"/>
          <bitfield caption="SREQBitCmd" mask="0x00000200" name="SRC"/>
          <bitfield caption="BCEnableCmd" mask="0x00000400" name="BEC"/>
          <bitfield caption="Soft Reset" mask="0x00000800" name="RST"/>
        </register>
        <register caption="Command Register 1" name="IP1553_CMDR1" offset="0xC" rw="W" size="4">
          <bitfield caption="DATA WORD COUNT" mask="0x0000001F" name="DATAWORDCOUNT"/>
          <bitfield caption="RT SUBADDRESS" mask="0x000003E0" name="RTSUBADDRESS"/>
          <bitfield caption="T/R" mask="0x00000400" name="T_R"/>
          <bitfield caption="RT ADDRESS" mask="0x0000F800" name="RTADDRESS"/>
        </register>
        <register caption="Command Register 2" name="IP1553_CMDR2" offset="0x10" rw="W" size="4">
          <bitfield caption="DATA WORD COUNT" mask="0x0000001F" name="DATAWORDCOUNT"/>
          <bitfield caption="RT SUBADDRESS" mask="0x000003E0" name="RTSUBADDRESS"/>
          <bitfield caption="R/T" mask="0x00000400" name="T_R"/>
          <bitfield caption="RT ADDRESS" mask="0x0000F800" name="RTADDRESS"/>
        </register>
        <register caption="Command Register 3" name="IP1553_CMDR3" offset="0x14" rw="W" size="4">
          <bitfield caption="bus used" mask="0x00000001" name="BUS"/>
          <bitfield caption="1553 emitter" mask="0x00000002" name="BCE"/>
          <bitfield caption="1553 receiver" mask="0x00000004" name="BCR"/>
          <bitfield caption="data or command transfer" mask="0x00000008" name="ER"/>
        </register>
        <register caption="BIT Register" name="IP1553_BITR" offset="0x18" rw="W" size="4">
          <bitfield caption="to bit word" mask="0x0000FFFF" name="TOBITWORD"/>
        </register>
        <register caption="Vector Word Register" name="IP1553_VWR" offset="0x1C" rw="W" size="4">
          <bitfield caption="to vector word" mask="0x0000FFFF" name="TOVECTORWORD"/>
        </register>
        <register caption="IRQ Mask Enable Register" name="IP1553_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="EndMemTransfer" mask="0x00000001" name="EMT"/>
          <bitfield caption="MemTransferErr" mask="0x00000002" name="MTE"/>
          <bitfield caption="End reception" mask="0x00000004" name="ERX"/>
          <bitfield caption="EndTransmission" mask="0x00000008" name="ETX"/>
          <bitfield caption="EndTransfer" mask="0x00000030" name="ETRANS"/>
          <bitfield caption="TransErr" mask="0x00000040" name="TE"/>
          <bitfield caption="TransCodingErr" mask="0x00000080" name="TCE"/>
          <bitfield caption="TransParityErr" mask="0x00000100" name="TPE"/>
          <bitfield caption="TransDataTypeErr" mask="0x00000200" name="TDE"/>
          <bitfield caption="TransTimeOutErr" mask="0x00000400" name="TTE"/>
          <bitfield caption="TransWordCounterErr" mask="0x00000800" name="TWE"/>
          <bitfield caption="BufIFErr" mask="0x00001000" name="BE"/>
          <bitfield caption="IllegalTransferReq" mask="0x00002000" name="ITR"/>
          <bitfield caption="TransVecWordReq" mask="0x00004000" name="TVR"/>
          <bitfield caption="DynamicBusContReq" mask="0x00008000" name="DBR"/>
          <bitfield caption="InitSelfTestReq" mask="0x00010000" name="STR"/>
          <bitfield caption="TranShutdownReq" mask="0x00020000" name="TSR"/>
          <bitfield caption="OvTranShutdownReq" mask="0x00040000" name="OSR"/>
          <bitfield caption="SyncWithDataReq" mask="0x00080000" name="SDR"/>
          <bitfield caption="SyncWithoutDataReq" mask="0x00100000" name="SWD"/>
          <bitfield caption="ResetRTReq" mask="0x00200000" name="RRT"/>
          <bitfield caption="InhibitTermFlagReq" mask="0x00400000" name="ITF"/>
          <bitfield caption="OvInhibitTermFlagReq" mask="0x00800000" name="OTF"/>
          <bitfield caption="IPBusy" mask="0x01000000" name="IPB"/>
        </register>
        <register caption="IRQ Mask Disable Register" name="IP1553_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="EndMemTransfer" mask="0x00000001" name="EMT"/>
          <bitfield caption="MemTransferErr" mask="0x00000002" name="MTE"/>
          <bitfield caption="End reception" mask="0x00000004" name="ERX"/>
          <bitfield caption="EndTransmission" mask="0x00000008" name="ETX"/>
          <bitfield caption="EndTransfer" mask="0x00000030" name="ETRANS"/>
          <bitfield caption="TransErr" mask="0x00000040" name="TE"/>
          <bitfield caption="TransCodingErr" mask="0x00000080" name="TCE"/>
          <bitfield caption="TransParityErr" mask="0x00000100" name="TPE"/>
          <bitfield caption="TransDataTypeErr" mask="0x00000200" name="TDE"/>
          <bitfield caption="TransTimeOutErr" mask="0x00000400" name="TTE"/>
          <bitfield caption="TransWordCounterErr" mask="0x00000800" name="TWE"/>
          <bitfield caption="BufIFErr" mask="0x00001000" name="BE"/>
          <bitfield caption="IllegalTransferReq" mask="0x00002000" name="ITR"/>
          <bitfield caption="TransVecWordReq" mask="0x00004000" name="TVR"/>
          <bitfield caption="DynamicBusContReq" mask="0x00008000" name="DBR"/>
          <bitfield caption="InitSelfTestReq" mask="0x00010000" name="STR"/>
          <bitfield caption="TranShutdownReq" mask="0x00020000" name="TSR"/>
          <bitfield caption="OvTranShutdownReq" mask="0x00040000" name="OSR"/>
          <bitfield caption="SyncWithDataReq" mask="0x00080000" name="SDR"/>
          <bitfield caption="SyncWithoutDataReq" mask="0x00100000" name="SWD"/>
          <bitfield caption="ResetRTReq" mask="0x00200000" name="RRT"/>
          <bitfield caption="InhibitTermFlagReq" mask="0x00400000" name="ITF"/>
          <bitfield caption="OvInhibitTermFlagReq" mask="0x00800000" name="OTF"/>
          <bitfield caption="IPBusy" mask="0x01000000" name="IPB"/>
        </register>
        <register caption="IRQ Mask Register" name="IP1553_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="EndMemTransfer" mask="0x00000001" name="EMT"/>
          <bitfield caption="MemTransferErr" mask="0x00000002" name="MTE"/>
          <bitfield caption="End reception" mask="0x00000004" name="ERX"/>
          <bitfield caption="EndTransmission" mask="0x00000008" name="ETX"/>
          <bitfield caption="EndTransfer" mask="0x00000030" name="ETRANS"/>
          <bitfield caption="TransErr" mask="0x00000040" name="TE"/>
          <bitfield caption="TransCodingErr" mask="0x00000080" name="TCE"/>
          <bitfield caption="TransParityErr" mask="0x00000100" name="TPE"/>
          <bitfield caption="TransDataTypeErr" mask="0x00000200" name="TDE"/>
          <bitfield caption="TransTimeOutErr" mask="0x00000400" name="TTE"/>
          <bitfield caption="TransWordCounterErr" mask="0x00000800" name="TWE"/>
          <bitfield caption="BufIFErr" mask="0x00001000" name="BE"/>
          <bitfield caption="IllegalTransferReq" mask="0x00002000" name="ITR"/>
          <bitfield caption="TransVecWordReq" mask="0x00004000" name="TVR"/>
          <bitfield caption="DynamicBusContReq" mask="0x00008000" name="DBR"/>
          <bitfield caption="InitSelfTestReq" mask="0x00010000" name="STR"/>
          <bitfield caption="TranShutdownReq" mask="0x00020000" name="TSR"/>
          <bitfield caption="OvTranShutdownReq" mask="0x00040000" name="OSR"/>
          <bitfield caption="SyncWithDataReq" mask="0x00080000" name="SDR"/>
          <bitfield caption="SyncWithoutDataReq" mask="0x00100000" name="SWD"/>
          <bitfield caption="ResetRTReq" mask="0x00200000" name="RRT"/>
          <bitfield caption="InhibitTermFlagReq" mask="0x00400000" name="ITF"/>
          <bitfield caption="OvInhibitTermFlagReq" mask="0x00800000" name="OTF"/>
          <bitfield caption="IPBusy" mask="0x01000000" name="IPB"/>
        </register>
        <register caption="IRQ Status Register" name="IP1553_ISR" offset="0x2C" rw="R" size="4">
          <bitfield caption="EndMemTransfer" mask="0x00000001" name="EMT"/>
          <bitfield caption="MemTransferErr" mask="0x00000002" name="MTE"/>
          <bitfield caption="End reception" mask="0x00000004" name="ERX"/>
          <bitfield caption="EndTransmission" mask="0x00000008" name="ETX"/>
          <bitfield caption="EndTransfer" mask="0x00000030" name="ETRANS"/>
          <bitfield caption="TransErr" mask="0x00000040" name="TE"/>
          <bitfield caption="TransCodingErr" mask="0x00000080" name="TCE"/>
          <bitfield caption="TransParityErr" mask="0x00000100" name="TPE"/>
          <bitfield caption="TransDataTypeErr" mask="0x00000200" name="TDE"/>
          <bitfield caption="TransTimeOutErr" mask="0x00000400" name="TTE"/>
          <bitfield caption="TransWordCounterErr" mask="0x00000800" name="TWE"/>
          <bitfield caption="BufIFErr" mask="0x00001000" name="BE"/>
          <bitfield caption="IllegalTransferReq" mask="0x00002000" name="ITR"/>
          <bitfield caption="TransVecWordReq" mask="0x00004000" name="TVR"/>
          <bitfield caption="DynamicBusContReq" mask="0x00008000" name="DBR"/>
          <bitfield caption="InitSelfTestReq" mask="0x00010000" name="STR"/>
          <bitfield caption="TranShutdownReq" mask="0x00020000" name="TSR"/>
          <bitfield caption="OvTranShutdownReq" mask="0x00040000" name="OSR"/>
          <bitfield caption="SyncWithDataReq" mask="0x00080000" name="SDR"/>
          <bitfield caption="SyncWithoutDataReq" mask="0x00100000" name="SWD"/>
          <bitfield caption="ResetRTReq" mask="0x00200000" name="RRT"/>
          <bitfield caption="InhibitTermFlagReq" mask="0x00400000" name="ITF"/>
          <bitfield caption="OvInhibitTermFlagReq" mask="0x00800000" name="OTF"/>
          <bitfield caption="IPBusy" mask="0x01000000" name="IPB"/>
        </register>
        <register caption="Control Register 1" name="IP1553_CTRL1" offset="0x30" rw="R" size="4">
          <bitfield caption="IP1553 data value 1" mask="0x0000FFFF" name="IP1553DATA1"/>
          <bitfield caption="IP1553 data value 2" mask="0xFFFF0000" name="IP1553DATA2"/>
        </register>
        <register caption="Control Register 2" name="IP1553_CTRL2" offset="0x34" rw="R" size="4">
          <bitfield caption="from command register" mask="0x0000000F" name="FROMCOMMANDREG"/>
          <bitfield caption="from vector register" mask="0x000FFFF0" name="FROMVECTORWORD"/>
        </register>
        <register caption="Control Register 3" name="IP1553_CTRL3" offset="0x38" rw="R" size="4">
          <bitfield caption="content of status word register" mask="0x0000FFFF" name="FROMSTATUSWORD"/>
          <bitfield caption="content of bit word register" mask="0xFFFF0000" name="FROMBITWORD"/>
        </register>
        <register caption="Address Register Write" name="IP1553_ARW" offset="0x3C" rw="RW" size="4">
          <bitfield caption="TX base address" mask="0xFFFFFFFF" name="REG_ADDR_APB_W"/>
        </register>
        <register caption="Address Register Read" name="IP1553_ARR" offset="0x40" rw="RW" size="4">
          <bitfield caption="RX base address" mask="0xFFFFFFFF" name="REG_ADDR_APB_R"/>
        </register>
        <register caption="Rx Buffer Status Register" name="IP1553_RXBSR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Receive Buffer, 0 with x=[0-31]" mask="0x00000001" name="RE0"/>
          <bitfield caption="Receive Buffer, 1 with x=[0-31]" mask="0x00000002" name="RE1"/>
          <bitfield caption="Receive Buffer, 2 with x=[0-31]" mask="0x00000004" name="RE2"/>
          <bitfield caption="Receive Buffer, 3 with x=[0-31]" mask="0x00000008" name="RE3"/>
          <bitfield caption="Receive Buffer, 4 with x=[0-31]" mask="0x00000010" name="RE4"/>
          <bitfield caption="Receive Buffer, 5 with x=[0-31]" mask="0x00000020" name="RE5"/>
          <bitfield caption="Receive Buffer, 6 with x=[0-31]" mask="0x00000040" name="RE6"/>
          <bitfield caption="Receive Buffer, 7 with x=[0-31]" mask="0x00000080" name="RE7"/>
          <bitfield caption="Receive Buffer, 8 with x=[0-31]" mask="0x00000100" name="RE8"/>
          <bitfield caption="Receive Buffer, 9 with x=[0-31]" mask="0x00000200" name="RE9"/>
          <bitfield caption="Receive Buffer, 10 with x=[0-31]" mask="0x00000400" name="RE10"/>
          <bitfield caption="Receive Buffer, 11 with x=[0-31]" mask="0x00000800" name="RE11"/>
          <bitfield caption="Receive Buffer, 12 with x=[0-31]" mask="0x00001000" name="RE12"/>
          <bitfield caption="Receive Buffer, 13 with x=[0-31]" mask="0x00002000" name="RE13"/>
          <bitfield caption="Receive Buffer, 14 with x=[0-31]" mask="0x00004000" name="RE14"/>
          <bitfield caption="Receive Buffer, 15 with x=[0-31]" mask="0x00008000" name="RE15"/>
          <bitfield caption="Receive Buffer, 16 with x=[0-31]" mask="0x00010000" name="RE16"/>
          <bitfield caption="Receive Buffer, 17 with x=[0-31]" mask="0x00020000" name="RE17"/>
          <bitfield caption="Receive Buffer, 18 with x=[0-31]" mask="0x00040000" name="RE18"/>
          <bitfield caption="Receive Buffer, 19 with x=[0-31]" mask="0x00080000" name="RE19"/>
          <bitfield caption="Receive Buffer, 20 with x=[0-31]" mask="0x00100000" name="RE20"/>
          <bitfield caption="Receive Buffer, 21 with x=[0-31]" mask="0x00200000" name="RE21"/>
          <bitfield caption="Receive Buffer, 22 with x=[0-31]" mask="0x00400000" name="RE22"/>
          <bitfield caption="Receive Buffer, 23 with x=[0-31]" mask="0x00800000" name="RE23"/>
          <bitfield caption="Receive Buffer, 24 with x=[0-31]" mask="0x01000000" name="RE24"/>
          <bitfield caption="Receive Buffer, 25 with x=[0-31]" mask="0x02000000" name="RE25"/>
          <bitfield caption="Receive Buffer, 26 with x=[0-31]" mask="0x04000000" name="RE26"/>
          <bitfield caption="Receive Buffer, 27 with x=[0-31]" mask="0x08000000" name="RE27"/>
          <bitfield caption="Receive Buffer, 28 with x=[0-31]" mask="0x10000000" name="RE28"/>
          <bitfield caption="Receive Buffer, 29 with x=[0-31]" mask="0x20000000" name="RE29"/>
          <bitfield caption="Receive Buffer, 30 with x=[0-31]" mask="0x40000000" name="RE30"/>
          <bitfield caption="Receive Buffer, 31 with x=[0-31]" mask="0x80000000" name="RE31"/>
        </register>
        <register caption="Rx Buffer Access Error Register" name="IP1553_RXBAER" offset="0x48" rw="RW" size="4">
          <bitfield caption="Receive error 0, x with x=[0-31]" mask="0x00000001" name="RER0"/>
          <bitfield caption="Receive error 1, x with x=[0-31]" mask="0x00000002" name="RER1"/>
          <bitfield caption="Receive error 2, x with x=[0-31]" mask="0x00000004" name="RER2"/>
          <bitfield caption="Receive error 3, x with x=[0-31]" mask="0x00000008" name="RER3"/>
          <bitfield caption="Receive error 4, x with x=[0-31]" mask="0x00000010" name="RER4"/>
          <bitfield caption="Receive error 5, x with x=[0-31]" mask="0x00000020" name="RER5"/>
          <bitfield caption="Receive error 6, x with x=[0-31]" mask="0x00000040" name="RER6"/>
          <bitfield caption="Receive error 7, x with x=[0-31]" mask="0x00000080" name="RER7"/>
          <bitfield caption="Receive error 8, x with x=[0-31]" mask="0x00000100" name="RER8"/>
          <bitfield caption="Receive error 9, x with x=[0-31]" mask="0x00000200" name="RER9"/>
          <bitfield caption="Receive error 10, x with x=[0-31]" mask="0x00000400" name="RER10"/>
          <bitfield caption="Receive error 11, x with x=[0-31]" mask="0x00000800" name="RER11"/>
          <bitfield caption="Receive error 12, x with x=[0-31]" mask="0x00001000" name="RER12"/>
          <bitfield caption="Receive error 13, x with x=[0-31]" mask="0x00002000" name="RER13"/>
          <bitfield caption="Receive error 14, x with x=[0-31]" mask="0x00004000" name="RER14"/>
          <bitfield caption="Receive error 15, x with x=[0-31]" mask="0x00008000" name="RER15"/>
          <bitfield caption="Receive error 16, x with x=[0-31]" mask="0x00010000" name="RER16"/>
          <bitfield caption="Receive error 17, x with x=[0-31]" mask="0x00020000" name="RER17"/>
          <bitfield caption="Receive error 18, x with x=[0-31]" mask="0x00040000" name="RER18"/>
          <bitfield caption="Receive error 19, x with x=[0-31]" mask="0x00080000" name="RER19"/>
          <bitfield caption="Receive error 20, x with x=[0-31]" mask="0x00100000" name="RER20"/>
          <bitfield caption="Receive error 21, x with x=[0-31]" mask="0x00200000" name="RER21"/>
          <bitfield caption="Receive error 22, x with x=[0-31]" mask="0x00400000" name="RER22"/>
          <bitfield caption="Receive error 23, x with x=[0-31]" mask="0x00800000" name="RER23"/>
          <bitfield caption="Receive error 24, x with x=[0-31]" mask="0x01000000" name="RER24"/>
          <bitfield caption="Receive error 25, x with x=[0-31]" mask="0x02000000" name="RER25"/>
          <bitfield caption="Receive error 26, x with x=[0-31]" mask="0x04000000" name="RER26"/>
          <bitfield caption="Receive error 27, x with x=[0-31]" mask="0x08000000" name="RER27"/>
          <bitfield caption="Receive error 28, x with x=[0-31]" mask="0x10000000" name="RER28"/>
          <bitfield caption="Receive error 29, x with x=[0-31]" mask="0x20000000" name="RER29"/>
          <bitfield caption="Receive error 30, x with x=[0-31]" mask="0x40000000" name="RER30"/>
          <bitfield caption="Receive error 31, x with x=[0-31]" mask="0x80000000" name="RER31"/>
        </register>
        <register caption="Tx Buffer Status Register" name="IP1553_TXBSR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Transmit buffer 0, x with x=[0-31]" mask="0x00000001" name="TF0"/>
          <bitfield caption="Transmit buffer 1, x with x=[0-31]" mask="0x00000002" name="TF1"/>
          <bitfield caption="Transmit buffer 2, x with x=[0-31]" mask="0x00000004" name="TF2"/>
          <bitfield caption="Transmit buffer 3, x with x=[0-31]" mask="0x00000008" name="TF3"/>
          <bitfield caption="Transmit buffer 4, x with x=[0-31]" mask="0x00000010" name="TF4"/>
          <bitfield caption="Transmit buffer 5, x with x=[0-31]" mask="0x00000020" name="TF5"/>
          <bitfield caption="Transmit buffer 6, x with x=[0-31]" mask="0x00000040" name="TF6"/>
          <bitfield caption="Transmit buffer 7, x with x=[0-31]" mask="0x00000080" name="TF7"/>
          <bitfield caption="Transmit buffer 8, x with x=[0-31]" mask="0x00000100" name="TF8"/>
          <bitfield caption="Transmit buffer 9, x with x=[0-31]" mask="0x00000200" name="TF9"/>
          <bitfield caption="Transmit buffer 10, x with x=[0-31]" mask="0x00000400" name="TF10"/>
          <bitfield caption="Transmit buffer 11, x with x=[0-31]" mask="0x00000800" name="TF11"/>
          <bitfield caption="Transmit buffer 12, x with x=[0-31]" mask="0x00001000" name="TF12"/>
          <bitfield caption="Transmit buffer 13, x with x=[0-31]" mask="0x00002000" name="TF13"/>
          <bitfield caption="Transmit buffer 14, x with x=[0-31]" mask="0x00004000" name="TF14"/>
          <bitfield caption="Transmit buffer 15, x with x=[0-31]" mask="0x00008000" name="TF15"/>
          <bitfield caption="Transmit buffer 16, x with x=[0-31]" mask="0x00010000" name="TF16"/>
          <bitfield caption="Transmit buffer 17, x with x=[0-31]" mask="0x00020000" name="TF17"/>
          <bitfield caption="Transmit buffer 18, x with x=[0-31]" mask="0x00040000" name="TF18"/>
          <bitfield caption="Transmit buffer 19, x with x=[0-31]" mask="0x00080000" name="TF19"/>
          <bitfield caption="Transmit buffer 20, x with x=[0-31]" mask="0x00100000" name="TF20"/>
          <bitfield caption="Transmit buffer 21, x with x=[0-31]" mask="0x00200000" name="TF21"/>
          <bitfield caption="Transmit buffer 22, x with x=[0-31]" mask="0x00400000" name="TF22"/>
          <bitfield caption="Transmit buffer 23, x with x=[0-31]" mask="0x00800000" name="TF23"/>
          <bitfield caption="Transmit buffer 24, x with x=[0-31]" mask="0x01000000" name="TF24"/>
          <bitfield caption="Transmit buffer 25, x with x=[0-31]" mask="0x02000000" name="TF25"/>
          <bitfield caption="Transmit buffer 26, x with x=[0-31]" mask="0x04000000" name="TF26"/>
          <bitfield caption="Transmit buffer 27, x with x=[0-31]" mask="0x08000000" name="TF27"/>
          <bitfield caption="Transmit buffer 28, x with x=[0-31]" mask="0x10000000" name="TF28"/>
          <bitfield caption="Transmit buffer 29, x with x=[0-31]" mask="0x20000000" name="TF29"/>
          <bitfield caption="Transmit buffer 30, x with x=[0-31]" mask="0x40000000" name="TF30"/>
          <bitfield caption="Transmit buffer 31, x with x=[0-31]" mask="0x80000000" name="TF31"/>
        </register>
        <register caption="Tx Buffer Access Error Register" name="IP1553_TXBAER" offset="0x50" rw="RW" size="4">
          <bitfield caption="Transmit error 0, x with x=[0-31]" mask="0x00000001" name="TER0"/>
          <bitfield caption="Transmit error 1, x with x=[0-31]" mask="0x00000002" name="TER1"/>
          <bitfield caption="Transmit error 2, x with x=[0-31]" mask="0x00000004" name="TER2"/>
          <bitfield caption="Transmit error 3, x with x=[0-31]" mask="0x00000008" name="TER3"/>
          <bitfield caption="Transmit error 4, x with x=[0-31]" mask="0x00000010" name="TER4"/>
          <bitfield caption="Transmit error 5, x with x=[0-31]" mask="0x00000020" name="TER5"/>
          <bitfield caption="Transmit error 6, x with x=[0-31]" mask="0x00000040" name="TER6"/>
          <bitfield caption="Transmit error 7, x with x=[0-31]" mask="0x00000080" name="TER7"/>
          <bitfield caption="Transmit error 8, x with x=[0-31]" mask="0x00000100" name="TER8"/>
          <bitfield caption="Transmit error 9, x with x=[0-31]" mask="0x00000200" name="TER9"/>
          <bitfield caption="Transmit error 10, x with x=[0-31]" mask="0x00000400" name="TER10"/>
          <bitfield caption="Transmit error 11, x with x=[0-31]" mask="0x00000800" name="TER11"/>
          <bitfield caption="Transmit error 12, x with x=[0-31]" mask="0x00001000" name="TER12"/>
          <bitfield caption="Transmit error 13, x with x=[0-31]" mask="0x00002000" name="TER13"/>
          <bitfield caption="Transmit error 14, x with x=[0-31]" mask="0x00004000" name="TER14"/>
          <bitfield caption="Transmit error 15, x with x=[0-31]" mask="0x00008000" name="TER15"/>
          <bitfield caption="Transmit error 16, x with x=[0-31]" mask="0x00010000" name="TER16"/>
          <bitfield caption="Transmit error 17, x with x=[0-31]" mask="0x00020000" name="TER17"/>
          <bitfield caption="Transmit error 18, x with x=[0-31]" mask="0x00040000" name="TER18"/>
          <bitfield caption="Transmit error 19, x with x=[0-31]" mask="0x00080000" name="TER19"/>
          <bitfield caption="Transmit error 20, x with x=[0-31]" mask="0x00100000" name="TER20"/>
          <bitfield caption="Transmit error 21, x with x=[0-31]" mask="0x00200000" name="TER21"/>
          <bitfield caption="Transmit error 22, x with x=[0-31]" mask="0x00400000" name="TER22"/>
          <bitfield caption="Transmit error 23, x with x=[0-31]" mask="0x00800000" name="TER23"/>
          <bitfield caption="Transmit error 24, x with x=[0-31]" mask="0x01000000" name="TER24"/>
          <bitfield caption="Transmit error 25, x with x=[0-31]" mask="0x02000000" name="TER25"/>
          <bitfield caption="Transmit error 26, x with x=[0-31]" mask="0x04000000" name="TER26"/>
          <bitfield caption="Transmit error 27, x with x=[0-31]" mask="0x08000000" name="TER27"/>
          <bitfield caption="Transmit error 28, x with x=[0-31]" mask="0x10000000" name="TER28"/>
          <bitfield caption="Transmit error 29, x with x=[0-31]" mask="0x20000000" name="TER29"/>
          <bitfield caption="Transmit error 30, x with x=[0-31]" mask="0x40000000" name="TER30"/>
          <bitfield caption="Transmit error 31, x with x=[0-31]" mask="0x80000000" name="TER31"/>
        </register>
      </register-group>
    </module>
    <module name="MATRIX" caption="AHB Bus Matrix" id="44138" version="A">
      <register-group name="MATRIX_PR" size="8">
        <register caption="Priority Register A for Slave" name="MATRIX_PRAS" offset="0x0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 0" mask="0x00000004" name="LQOSEN0"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 1" mask="0x00000040" name="LQOSEN1"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 2" mask="0x00000400" name="LQOSEN2"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 3" mask="0x00004000" name="LQOSEN3"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 4" mask="0x00040000" name="LQOSEN4"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 5" mask="0x00400000" name="LQOSEN5"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 6" mask="0x04000000" name="LQOSEN6"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 7" mask="0x40000000" name="LQOSEN7"/>
        </register>
        <register caption="Priority Register B for Slave" name="MATRIX_PRBS" offset="0x4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 8" mask="0x00000004" name="LQOSEN8"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 9" mask="0x00000040" name="LQOSEN9"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 10" mask="0x00000400" name="LQOSEN10"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 11" mask="0x00004000" name="LQOSEN11"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 12" mask="0x00040000" name="LQOSEN12"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 13" mask="0x00400000" name="LQOSEN13"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 14" mask="0x04000000" name="LQOSEN14"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 15" mask="0x40000000" name="LQOSEN15"/>
        </register>
      </register-group>
      <register-group name="MATRIX">
        <register caption="Master Configuration Register" name="MATRIX_MCFG" offset="0x0000" rw="RW" size="4" count="16">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG__ULBT"/>
        </register>
        <register caption="Slave Configuration Register" name="MATRIX_SCFG" offset="0x0040" rw="RW" size="4" count="16">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register-group name="MATRIX_PR" size="8" name-in-module="MATRIX_PR" offset="0x0080" count="16"/>
        <register caption="Master Remap Control Register" name="MATRIX_MRCR" offset="0x0100" rw="RW" size="4">
          <bitfield caption="Remap Command Bit for Master 0" mask="0x00000001" name="RCB0"/>
          <bitfield caption="Remap Command Bit for Master 1" mask="0x00000002" name="RCB1"/>
          <bitfield caption="Remap Command Bit for Master 2" mask="0x00000004" name="RCB2"/>
          <bitfield caption="Remap Command Bit for Master 3" mask="0x00000008" name="RCB3"/>
          <bitfield caption="Remap Command Bit for Master 4" mask="0x00000010" name="RCB4"/>
          <bitfield caption="Remap Command Bit for Master 5" mask="0x00000020" name="RCB5"/>
          <bitfield caption="Remap Command Bit for Master 6" mask="0x00000040" name="RCB6"/>
          <bitfield caption="Remap Command Bit for Master 7" mask="0x00000080" name="RCB7"/>
          <bitfield caption="Remap Command Bit for Master 8" mask="0x00000100" name="RCB8"/>
          <bitfield caption="Remap Command Bit for Master 9" mask="0x00000200" name="RCB9"/>
          <bitfield caption="Remap Command Bit for Master 10" mask="0x00000400" name="RCB10"/>
          <bitfield caption="Remap Command Bit for Master 11" mask="0x00000800" name="RCB11"/>
          <bitfield caption="Remap Command Bit for Master 12" mask="0x00001000" name="RCB12"/>
          <bitfield caption="Remap Command Bit for Master 13" mask="0x00002000" name="RCB13"/>
          <bitfield caption="Remap Command Bit for Master 14" mask="0x00004000" name="RCB14"/>
          <bitfield caption="Remap Command Bit for Master 15" mask="0x00008000" name="RCB15"/>
        </register>
        <register caption="Master Error Interrupt Enable Register" name="MATRIX_MEIER" offset="0x0150" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
          <bitfield caption="Master 15 Access Error" mask="0x00008000" name="MERR15"/>
        </register>
        <register caption="Master Error Interrupt Disable Register" name="MATRIX_MEIDR" offset="0x0154" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
          <bitfield caption="Master 15 Access Error" mask="0x00008000" name="MERR15"/>
        </register>
        <register caption="Master Error Interrupt Mask Register" name="MATRIX_MEIMR" offset="0x0158" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
          <bitfield caption="Master 15 Access Error" mask="0x00008000" name="MERR15"/>
        </register>
        <register caption="Master Error Status Register" name="MATRIX_MESR" offset="0x015C" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
          <bitfield caption="Master 15 Access Error" mask="0x00008000" name="MERR15"/>
        </register>
        <register caption="Master 0 Error Address Register" name="MATRIX_MEAR" offset="0x0160" rw="R" size="4" count="16">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Write Protect Mode Register" name="MATRIX_WPMR" offset="0x01E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield mask="0x00000080" name="CFGFRZ"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="MATRIX_WPSR" offset="0x01E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Protection Slave Register" name="MATRIX_PSR" offset="0x0200" rw="RW" size="4" count="16">
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000001" name="LAUSERH0"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000002" name="LAUSERH1"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000004" name="LAUSERH2"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000008" name="LAUSERH3"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000010" name="LAUSERH4"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000020" name="LAUSERH5"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000040" name="LAUSERH6"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000080" name="LAUSERH7"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00000100" name="RDUSERH0"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00000200" name="RDUSERH1"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00000400" name="RDUSERH2"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00000800" name="RDUSERH3"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00001000" name="RDUSERH4"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00002000" name="RDUSERH5"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00004000" name="RDUSERH6"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00008000" name="RDUSERH7"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00010000" name="WRUSERH0"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00020000" name="WRUSERH1"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00040000" name="WRUSERH2"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00080000" name="WRUSERH3"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00100000" name="WRUSERH4"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00200000" name="WRUSERH5"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00400000" name="WRUSERH6"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00800000" name="WRUSERH7"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x01000000" name="DPSOA0"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x02000000" name="DPSOA1"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x04000000" name="DPSOA2"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x08000000" name="DPSOA3"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x10000000" name="DPSOA4"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x20000000" name="DPSOA5"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x40000000" name="DPSOA6"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x80000000" name="DPSOA7"/>
        </register>
        <register caption="Protected Areas Split Slave Register" name="MATRIX_PASSR" offset="0x0240" rw="RW" size="4" count="16">
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x0000000F" name="PASPLIT0"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x000000F0" name="PASPLIT1"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x00000F00" name="PASPLIT2"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x0000F000" name="PASPLIT3"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x000F0000" name="PASPLIT4"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x00F00000" name="PASPLIT5"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x0F000000" name="PASPLIT6"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0xF0000000" name="PASPLIT7"/>
        </register>
        <register caption="Protected Region Top Slave Register" name="MATRIX_PRTSR" offset="0x0280" rw="RW" size="4" count="16">
          <bitfield caption="HSELx Protected Region Top" mask="0x0000000F" name="PRTOP0"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x000000F0" name="PRTOP1"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x00000F00" name="PRTOP2"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x0000F000" name="PRTOP3"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x000F0000" name="PRTOP4"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x00F00000" name="PRTOP5"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x0F000000" name="PRTOP6"/>
          <bitfield caption="HSELx Protected Region Top" mask="0xF0000000" name="PRTOP7"/>
        </register>
        <register caption="Protected Peripheral Select Register" name="MATRIX_PPSELR" offset="0x02C0" rw="RW" size="4" count="3">
          <bitfield caption="User PSELy Peripheral" mask="0x00000001" name="USERP0"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000002" name="USERP1"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000004" name="USERP2"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000008" name="USERP3"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000010" name="USERP4"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000020" name="USERP5"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000040" name="USERP6"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000080" name="USERP7"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000100" name="USERP8"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000200" name="USERP9"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000400" name="USERP10"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000800" name="USERP11"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00001000" name="USERP12"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00002000" name="USERP13"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00004000" name="USERP14"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00008000" name="USERP15"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00010000" name="USERP16"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00020000" name="USERP17"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00040000" name="USERP18"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00080000" name="USERP19"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00100000" name="USERP20"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00200000" name="USERP21"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00400000" name="USERP22"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00800000" name="USERP23"/>
          <bitfield caption="User PSELy Peripheral" mask="0x01000000" name="USERP24"/>
          <bitfield caption="User PSELy Peripheral" mask="0x02000000" name="USERP25"/>
          <bitfield caption="User PSELy Peripheral" mask="0x04000000" name="USERP26"/>
          <bitfield caption="User PSELy Peripheral" mask="0x08000000" name="USERP27"/>
          <bitfield caption="User PSELy Peripheral" mask="0x10000000" name="USERP28"/>
          <bitfield caption="User PSELy Peripheral" mask="0x20000000" name="USERP29"/>
          <bitfield caption="User PSELy Peripheral" mask="0x40000000" name="USERP30"/>
          <bitfield caption="User PSELy Peripheral" mask="0x80000000" name="USERP31"/>
        </register>
      </register-group>
      <value-group caption="Undefined Length Burst Type" name="MATRIX_MCFG__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="Default Master Type" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MATRIX_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN and CFGFRZ bits. Always reads as 0." name="PASSWD" value="0x4D4154"/>
      </value-group>
    </module>
    <module name="MCAN" caption="Controller Area Network" id="11273" version="P">
      <register-group name="MCAN">
        <register caption="Core Release Register" name="MCAN_CREL" offset="0x00" rw="R" size="4">
          <bitfield caption="Timestamp Day" mask="0x000000FF" name="DAY"/>
          <bitfield caption="Timestamp Month" mask="0x0000FF00" name="MON"/>
          <bitfield caption="Timestamp Year" mask="0x000F0000" name="YEAR"/>
          <bitfield caption="Sub-step of Core Release" mask="0x00F00000" name="SUBSTEP"/>
          <bitfield caption="Step of Core Release" mask="0x0F000000" name="STEP"/>
          <bitfield caption="Core Release" mask="0xF0000000" name="REL"/>
        </register>
        <register caption="Endian Register" name="MCAN_ENDN" offset="0x04" rw="R" size="4">
          <bitfield caption="Endianness Test Value" mask="0xFFFFFFFF" name="ETV"/>
        </register>
        <register caption="Customer Register" name="MCAN_CUST" offset="0x08" rw="RW" size="4">
          <bitfield caption="Customer-specific Value" mask="0xFFFFFFFF" name="CSV"/>
        </register>
        <register caption="Data Bit Timing and Prescaler Register" name="MCAN_DBTP" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Data (Re) Synchronization Jump Width" mask="0x00000007" name="DSJW"/>
          <bitfield caption="Data Time Segment After Sample Point" mask="0x000000F0" name="DTSEG2"/>
          <bitfield caption="Data Time Segment Before Sample Point" mask="0x00001F00" name="DTSEG1"/>
          <bitfield caption="Data Bit Rate Prescaler" mask="0x001F0000" name="DBRP"/>
          <bitfield caption="Transmitter Delay Compensation" mask="0x00800000" name="TDC" values="MCAN_DBTP__TDC"/>
        </register>
        <register caption="Test Register" name="MCAN_TEST" offset="0x10" rw="RW" size="4">
          <bitfield caption="Loop Back Mode (read/write)" mask="0x00000010" name="LBCK" values="MCAN_TEST__LBCK"/>
          <bitfield caption="Control of Transmit Pin (read/write)" mask="0x00000060" name="TX" values="MCAN_TEST__TX"/>
          <bitfield caption="Receive Pin (read-only)" mask="0x00000080" name="RX"/>
        </register>
        <register caption="RAM Watchdog Register" name="MCAN_RWD" offset="0x14" rw="RW" size="4">
          <bitfield caption="Watchdog Configuration (read/write)" mask="0x000000FF" name="WDC"/>
          <bitfield caption="Watchdog Value (read-only)" mask="0x0000FF00" name="WDV"/>
        </register>
        <register caption="CC Control Register" name="MCAN_CCCR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Initialization (read/write)" mask="0x00000001" name="INIT" values="MCAN_CCCR__INIT"/>
          <bitfield caption="Configuration Change Enable (read/write, write protection)" mask="0x00000002" name="CCE" values="MCAN_CCCR__CCE"/>
          <bitfield caption="Restricted Operation Mode (read/write, write protection against '1')" mask="0x00000004" name="ASM" values="MCAN_CCCR__ASM"/>
          <bitfield caption="Clock Stop Acknowledge (read-only)" mask="0x00000008" name="CSA"/>
          <bitfield caption="Clock Stop Request (read/write)" mask="0x00000010" name="CSR" values="MCAN_CCCR__CSR"/>
          <bitfield caption="Bus Monitoring Mode (read/write, write protection against '1')" mask="0x00000020" name="MON" values="MCAN_CCCR__MON"/>
          <bitfield caption="Disable Automatic Retransmission (read/write, write protection)" mask="0x00000040" name="DAR" values="MCAN_CCCR__DAR"/>
          <bitfield caption="Test Mode Enable (read/write, write protection against '1')" mask="0x00000080" name="TEST" values="MCAN_CCCR__TEST"/>
          <bitfield caption="CAN FD Operation Enable (read/write, write protection)" mask="0x00000100" name="FDOE" values="MCAN_CCCR__FDOE"/>
          <bitfield caption="Bit Rate Switching Enable (read/write, write protection)" mask="0x00000200" name="BRSE" values="MCAN_CCCR__BRSE"/>
          <bitfield caption="Protocol Exception Event Handling (read/write, write protection)" mask="0x00001000" name="PXHD"/>
          <bitfield caption="Edge Filtering during Bus Integration (read/write, write protection)" mask="0x00002000" name="EFBI"/>
          <bitfield caption="Transmit Pause (read/write, write protection)" mask="0x00004000" name="TXP"/>
          <bitfield caption="Non-ISO Operation" mask="0x00008000" name="NISO"/>
        </register>
        <register caption="Nominal Bit Timing and Prescaler Register" name="MCAN_NBTP" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Nominal Time Segment After Sample Point" mask="0x0000007F" name="NTSEG2"/>
          <bitfield caption="Nominal Time Segment Before Sample Point" mask="0x0000FF00" name="NTSEG1"/>
          <bitfield caption="Nominal Bit Rate Prescaler" mask="0x01FF0000" name="NBRP"/>
          <bitfield caption="Nominal (Re) Synchronization Jump Width" mask="0xFE000000" name="NSJW"/>
        </register>
        <register caption="Timestamp Counter Configuration Register" name="MCAN_TSCC" offset="0x20" rw="RW" size="4">
          <bitfield caption="Timestamp Select" mask="0x00000003" name="TSS" values="MCAN_TSCC__TSS"/>
          <bitfield caption="Timestamp Counter Prescaler" mask="0x000F0000" name="TCP"/>
        </register>
        <register caption="Timestamp Counter Value Register" name="MCAN_TSCV" offset="0x24" rw="RW" size="4">
          <bitfield caption="Timestamp Counter (cleared on write)" mask="0x0000FFFF" name="TSC"/>
        </register>
        <register caption="Timeout Counter Configuration Register" name="MCAN_TOCC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Enable Timeout Counter" mask="0x00000001" name="ETOC" values="MCAN_TOCC__ETOC"/>
          <bitfield caption="Timeout Select" mask="0x00000006" name="TOS" values="MCAN_TOCC__TOS"/>
          <bitfield caption="Timeout Period" mask="0xFFFF0000" name="TOP"/>
        </register>
        <register caption="Timeout Counter Value Register" name="MCAN_TOCV" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Timeout Counter (cleared on write)" mask="0x0000FFFF" name="TOC"/>
        </register>
        <register caption="Error Counter Register" name="MCAN_ECR" offset="0x40" rw="R" size="4">
          <bitfield caption="Transmit Error Counter" mask="0x000000FF" name="TEC"/>
          <bitfield caption="Receive Error Counter" mask="0x00007F00" name="REC"/>
          <bitfield caption="Receive Error Passive" mask="0x00008000" name="RP"/>
          <bitfield caption="CAN Error Logging (cleared on read)" mask="0x00FF0000" name="CEL"/>
        </register>
        <register caption="Protocol Status Register" name="MCAN_PSR" offset="0x44" rw="R" size="4">
          <bitfield caption="Last Error Code (set to 111 on read)" mask="0x00000007" name="LEC" values="MCAN_PSR__LEC"/>
          <bitfield caption="Activity" mask="0x00000018" name="ACT" values="MCAN_PSR__ACT"/>
          <bitfield caption="Error Passive" mask="0x00000020" name="EP"/>
          <bitfield caption="Warning Status" mask="0x00000040" name="EW"/>
          <bitfield caption="Bus_Off Status" mask="0x00000080" name="BO"/>
          <bitfield caption="Data Phase Last Error Code (set to 111 on read)" mask="0x00000700" name="DLEC"/>
          <bitfield caption="ESI Flag of Last Received CAN FD Message (cleared on read)" mask="0x00000800" name="RESI"/>
          <bitfield caption="BRS Flag of Last Received CAN FD Message (cleared on read)" mask="0x00001000" name="RBRS"/>
          <bitfield caption="Received a CAN FD Message (cleared on read)" mask="0x00002000" name="RFDF"/>
          <bitfield caption="Protocol Exception Event (cleared on read)" mask="0x00004000" name="PXE"/>
          <bitfield caption="Transmitter Delay Compensation Value" mask="0x007F0000" name="TDCV"/>
        </register>
        <register caption="Transmit Delay Compensation Register" name="MCAN_TDCR" offset="0x48" rw="RW" size="4">
          <bitfield caption="Transmitter Delay Compensation Filter" mask="0x0000007F" name="TDCF"/>
          <bitfield caption="Transmitter Delay Compensation Offset" mask="0x00007F00" name="TDCO"/>
        </register>
        <register caption="Interrupt Register" name="MCAN_IR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message" mask="0x00000001" name="RF0N"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached" mask="0x00000002" name="RF0W"/>
          <bitfield caption="Receive FIFO 0 Full" mask="0x00000004" name="RF0F"/>
          <bitfield caption="Receive FIFO 0 Message Lost" mask="0x00000008" name="RF0L"/>
          <bitfield caption="Receive FIFO 1 New Message" mask="0x00000010" name="RF1N"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached" mask="0x00000020" name="RF1W"/>
          <bitfield caption="Receive FIFO 1 Full" mask="0x00000040" name="RF1F"/>
          <bitfield caption="Receive FIFO 1 Message Lost" mask="0x00000080" name="RF1L"/>
          <bitfield caption="High Priority Message" mask="0x00000100" name="HPM"/>
          <bitfield caption="Transmission Completed" mask="0x00000200" name="TC"/>
          <bitfield caption="Transmission Cancellation Finished" mask="0x00000400" name="TCF"/>
          <bitfield caption="Tx FIFO Empty" mask="0x00000800" name="TFE"/>
          <bitfield caption="Tx Event FIFO New Entry" mask="0x00001000" name="TEFN"/>
          <bitfield caption="Tx Event FIFO Watermark Reached" mask="0x00002000" name="TEFW"/>
          <bitfield caption="Tx Event FIFO Full" mask="0x00004000" name="TEFF"/>
          <bitfield caption="Tx Event FIFO Element Lost" mask="0x00008000" name="TEFL"/>
          <bitfield caption="Timestamp Wraparound" mask="0x00010000" name="TSW"/>
          <bitfield caption="Message RAM Access Failure" mask="0x00020000" name="MRAF"/>
          <bitfield caption="Timeout Occurred" mask="0x00040000" name="TOO"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer" mask="0x00080000" name="DRX"/>
          <bitfield caption="Error Logging Overflow" mask="0x00400000" name="ELO"/>
          <bitfield caption="Error Passive" mask="0x00800000" name="EP"/>
          <bitfield caption="Warning Status" mask="0x01000000" name="EW"/>
          <bitfield caption="Bus_Off Status" mask="0x02000000" name="BO"/>
          <bitfield caption="Watchdog Interrupt" mask="0x04000000" name="WDI"/>
          <bitfield caption="Protocol Error in Arbitration Phase" mask="0x08000000" name="PEA"/>
          <bitfield caption="Protocol Error in Data Phase" mask="0x10000000" name="PED"/>
          <bitfield caption="Access to Reserved Address" mask="0x20000000" name="ARA"/>
        </register>
        <register caption="Interrupt Enable Register" name="MCAN_IE" offset="0x54" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message Interrupt Enable" mask="0x00000001" name="RF0NE"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached Interrupt Enable" mask="0x00000002" name="RF0WE"/>
          <bitfield caption="Receive FIFO 0 Full Interrupt Enable" mask="0x00000004" name="RF0FE"/>
          <bitfield caption="Receive FIFO 0 Message Lost Interrupt Enable" mask="0x00000008" name="RF0LE"/>
          <bitfield caption="Receive FIFO 1 New Message Interrupt Enable" mask="0x00000010" name="RF1NE"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached Interrupt Enable" mask="0x00000020" name="RF1WE"/>
          <bitfield caption="Receive FIFO 1 Full Interrupt Enable" mask="0x00000040" name="RF1FE"/>
          <bitfield caption="Receive FIFO 1 Message Lost Interrupt Enable" mask="0x00000080" name="RF1LE"/>
          <bitfield caption="High Priority Message Interrupt Enable" mask="0x00000100" name="HPME"/>
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000200" name="TCE"/>
          <bitfield caption="Transmission Cancellation Finished Interrupt Enable" mask="0x00000400" name="TCFE"/>
          <bitfield caption="Tx FIFO Empty Interrupt Enable" mask="0x00000800" name="TFEE"/>
          <bitfield caption="Tx Event FIFO New Entry Interrupt Enable" mask="0x00001000" name="TEFNE"/>
          <bitfield caption="Tx Event FIFO Watermark Reached Interrupt Enable" mask="0x00002000" name="TEFWE"/>
          <bitfield caption="Tx Event FIFO Full Interrupt Enable" mask="0x00004000" name="TEFFE"/>
          <bitfield caption="Tx Event FIFO Event Lost Interrupt Enable" mask="0x00008000" name="TEFLE"/>
          <bitfield caption="Timestamp Wraparound Interrupt Enable" mask="0x00010000" name="TSWE"/>
          <bitfield caption="Message RAM Access Failure Interrupt Enable" mask="0x00020000" name="MRAFE"/>
          <bitfield caption="Timeout Occurred Interrupt Enable" mask="0x00040000" name="TOOE"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer Interrupt Enable" mask="0x00080000" name="DRXE"/>
          <bitfield caption="Error Logging Overflow Interrupt Enable" mask="0x00400000" name="ELOE"/>
          <bitfield caption="Error Passive Interrupt Enable" mask="0x00800000" name="EPE"/>
          <bitfield caption="Warning Status Interrupt Enable" mask="0x01000000" name="EWE"/>
          <bitfield caption="Bus_Off Status Interrupt Enable" mask="0x02000000" name="BOE"/>
          <bitfield caption="Watchdog Interrupt Enable" mask="0x04000000" name="WDIE"/>
          <bitfield caption="Protocol Error in Arbitration Phase Enable" mask="0x08000000" name="PEAE"/>
          <bitfield caption="Protocol Error in Data Phase Enable" mask="0x10000000" name="PEDE"/>
          <bitfield caption="Access to Reserved Address Enable" mask="0x20000000" name="ARAE"/>
        </register>
        <register caption="Interrupt Line Select Register" name="MCAN_ILS" offset="0x58" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 New Message Interrupt Line" mask="0x00000001" name="RF0NL"/>
          <bitfield caption="Receive FIFO 0 Watermark Reached Interrupt Line" mask="0x00000002" name="RF0WL"/>
          <bitfield caption="Receive FIFO 0 Full Interrupt Line" mask="0x00000004" name="RF0FL"/>
          <bitfield caption="Receive FIFO 0 Message Lost Interrupt Line" mask="0x00000008" name="RF0LL"/>
          <bitfield caption="Receive FIFO 1 New Message Interrupt Line" mask="0x00000010" name="RF1NL"/>
          <bitfield caption="Receive FIFO 1 Watermark Reached Interrupt Line" mask="0x00000020" name="RF1WL"/>
          <bitfield caption="Receive FIFO 1 Full Interrupt Line" mask="0x00000040" name="RF1FL"/>
          <bitfield caption="Receive FIFO 1 Message Lost Interrupt Line" mask="0x00000080" name="RF1LL"/>
          <bitfield caption="High Priority Message Interrupt Line" mask="0x00000100" name="HPML"/>
          <bitfield caption="Transmission Completed Interrupt Line" mask="0x00000200" name="TCL"/>
          <bitfield caption="Transmission Cancellation Finished Interrupt Line" mask="0x00000400" name="TCFL"/>
          <bitfield caption="Tx FIFO Empty Interrupt Line" mask="0x00000800" name="TFEL"/>
          <bitfield caption="Tx Event FIFO New Entry Interrupt Line" mask="0x00001000" name="TEFNL"/>
          <bitfield caption="Tx Event FIFO Watermark Reached Interrupt Line" mask="0x00002000" name="TEFWL"/>
          <bitfield caption="Tx Event FIFO Full Interrupt Line" mask="0x00004000" name="TEFFL"/>
          <bitfield caption="Tx Event FIFO Event Lost Interrupt Line" mask="0x00008000" name="TEFLL"/>
          <bitfield caption="Timestamp Wraparound Interrupt Line" mask="0x00010000" name="TSWL"/>
          <bitfield caption="Message RAM Access Failure Interrupt Line" mask="0x00020000" name="MRAFL"/>
          <bitfield caption="Timeout Occurred Interrupt Line" mask="0x00040000" name="TOOL"/>
          <bitfield caption="Message stored to Dedicated Receive Buffer Interrupt Line" mask="0x00080000" name="DRXL"/>
          <bitfield caption="Error Logging Overflow Interrupt Line" mask="0x00400000" name="ELOL"/>
          <bitfield caption="Error Passive Interrupt Line" mask="0x00800000" name="EPL"/>
          <bitfield caption="Warning Status Interrupt Line" mask="0x01000000" name="EWL"/>
          <bitfield caption="Bus_Off Status Interrupt Line" mask="0x02000000" name="BOL"/>
          <bitfield caption="Watchdog Interrupt Line" mask="0x04000000" name="WDIL"/>
          <bitfield caption="Protocol Error in Arbitration Phase Line" mask="0x08000000" name="PEAL"/>
          <bitfield caption="Protocol Error in Data Phase Line" mask="0x10000000" name="PEDL"/>
          <bitfield caption="Access to Reserved Address Line" mask="0x20000000" name="ARAL"/>
        </register>
        <register caption="Interrupt Line Enable Register" name="MCAN_ILE" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Enable Interrupt Line 0" mask="0x00000001" name="EINT0"/>
          <bitfield caption="Enable Interrupt Line 1" mask="0x00000002" name="EINT1"/>
        </register>
        <register caption="Global Filter Configuration Register" name="MCAN_GFC" offset="0x80" rw="RW" size="4">
          <bitfield caption="Reject Remote Frames Extended" mask="0x00000001" name="RRFE" values="MCAN_GFC__RRFE"/>
          <bitfield caption="Reject Remote Frames Standard" mask="0x00000002" name="RRFS" values="MCAN_GFC__RRFS"/>
          <bitfield caption="Accept Non-matching Frames Extended" mask="0x0000000C" name="ANFE" values="MCAN_GFC__ANFE"/>
          <bitfield caption="Accept Non-matching Frames Standard" mask="0x00000030" name="ANFS" values="MCAN_GFC__ANFS"/>
        </register>
        <register caption="Standard ID Filter Configuration Register" name="MCAN_SIDFC" offset="0x84" rw="RW" size="4">
          <bitfield caption="Filter List Standard Start Address" mask="0x0000FFFC" name="FLSSA"/>
          <bitfield caption="List Size Standard" mask="0x00FF0000" name="LSS"/>
        </register>
        <register caption="Extended ID Filter Configuration Register" name="MCAN_XIDFC" offset="0x88" rw="RW" size="4">
          <bitfield caption="Filter List Extended Start Address" mask="0x0000FFFC" name="FLESA"/>
          <bitfield caption="List Size Extended" mask="0x007F0000" name="LSE"/>
        </register>
        <register caption="Extended ID AND Mask Register" name="MCAN_XIDAM" offset="0x90" rw="RW" size="4">
          <bitfield caption="Extended ID Mask" mask="0x1FFFFFFF" name="EIDM"/>
        </register>
        <register caption="High Priority Message Status Register" name="MCAN_HPMS" offset="0x94" rw="R" size="4">
          <bitfield caption="Buffer Index" mask="0x0000003F" name="BIDX"/>
          <bitfield caption="Message Storage Indicator" mask="0x000000C0" name="MSI" values="MCAN_HPMS__MSI"/>
          <bitfield caption="Filter Index" mask="0x00007F00" name="FIDX"/>
          <bitfield caption="Filter List" mask="0x00008000" name="FLST"/>
        </register>
        <register caption="New Data 1 Register" name="MCAN_NDAT1" offset="0x98" rw="RW" size="4">
          <bitfield caption="New Data" mask="0x00000001" name="ND0"/>
          <bitfield caption="New Data" mask="0x00000002" name="ND1"/>
          <bitfield caption="New Data" mask="0x00000004" name="ND2"/>
          <bitfield caption="New Data" mask="0x00000008" name="ND3"/>
          <bitfield caption="New Data" mask="0x00000010" name="ND4"/>
          <bitfield caption="New Data" mask="0x00000020" name="ND5"/>
          <bitfield caption="New Data" mask="0x00000040" name="ND6"/>
          <bitfield caption="New Data" mask="0x00000080" name="ND7"/>
          <bitfield caption="New Data" mask="0x00000100" name="ND8"/>
          <bitfield caption="New Data" mask="0x00000200" name="ND9"/>
          <bitfield caption="New Data" mask="0x00000400" name="ND10"/>
          <bitfield caption="New Data" mask="0x00000800" name="ND11"/>
          <bitfield caption="New Data" mask="0x00001000" name="ND12"/>
          <bitfield caption="New Data" mask="0x00002000" name="ND13"/>
          <bitfield caption="New Data" mask="0x00004000" name="ND14"/>
          <bitfield caption="New Data" mask="0x00008000" name="ND15"/>
          <bitfield caption="New Data" mask="0x00010000" name="ND16"/>
          <bitfield caption="New Data" mask="0x00020000" name="ND17"/>
          <bitfield caption="New Data" mask="0x00040000" name="ND18"/>
          <bitfield caption="New Data" mask="0x00080000" name="ND19"/>
          <bitfield caption="New Data" mask="0x00100000" name="ND20"/>
          <bitfield caption="New Data" mask="0x00200000" name="ND21"/>
          <bitfield caption="New Data" mask="0x00400000" name="ND22"/>
          <bitfield caption="New Data" mask="0x00800000" name="ND23"/>
          <bitfield caption="New Data" mask="0x01000000" name="ND24"/>
          <bitfield caption="New Data" mask="0x02000000" name="ND25"/>
          <bitfield caption="New Data" mask="0x04000000" name="ND26"/>
          <bitfield caption="New Data" mask="0x08000000" name="ND27"/>
          <bitfield caption="New Data" mask="0x10000000" name="ND28"/>
          <bitfield caption="New Data" mask="0x20000000" name="ND29"/>
          <bitfield caption="New Data" mask="0x40000000" name="ND30"/>
          <bitfield caption="New Data" mask="0x80000000" name="ND31"/>
        </register>
        <register caption="New Data 2 Register" name="MCAN_NDAT2" offset="0x9C" rw="RW" size="4">
          <bitfield caption="New Data" mask="0x00000001" name="ND32"/>
          <bitfield caption="New Data" mask="0x00000002" name="ND33"/>
          <bitfield caption="New Data" mask="0x00000004" name="ND34"/>
          <bitfield caption="New Data" mask="0x00000008" name="ND35"/>
          <bitfield caption="New Data" mask="0x00000010" name="ND36"/>
          <bitfield caption="New Data" mask="0x00000020" name="ND37"/>
          <bitfield caption="New Data" mask="0x00000040" name="ND38"/>
          <bitfield caption="New Data" mask="0x00000080" name="ND39"/>
          <bitfield caption="New Data" mask="0x00000100" name="ND40"/>
          <bitfield caption="New Data" mask="0x00000200" name="ND41"/>
          <bitfield caption="New Data" mask="0x00000400" name="ND42"/>
          <bitfield caption="New Data" mask="0x00000800" name="ND43"/>
          <bitfield caption="New Data" mask="0x00001000" name="ND44"/>
          <bitfield caption="New Data" mask="0x00002000" name="ND45"/>
          <bitfield caption="New Data" mask="0x00004000" name="ND46"/>
          <bitfield caption="New Data" mask="0x00008000" name="ND47"/>
          <bitfield caption="New Data" mask="0x00010000" name="ND48"/>
          <bitfield caption="New Data" mask="0x00020000" name="ND49"/>
          <bitfield caption="New Data" mask="0x00040000" name="ND50"/>
          <bitfield caption="New Data" mask="0x00080000" name="ND51"/>
          <bitfield caption="New Data" mask="0x00100000" name="ND52"/>
          <bitfield caption="New Data" mask="0x00200000" name="ND53"/>
          <bitfield caption="New Data" mask="0x00400000" name="ND54"/>
          <bitfield caption="New Data" mask="0x00800000" name="ND55"/>
          <bitfield caption="New Data" mask="0x01000000" name="ND56"/>
          <bitfield caption="New Data" mask="0x02000000" name="ND57"/>
          <bitfield caption="New Data" mask="0x04000000" name="ND58"/>
          <bitfield caption="New Data" mask="0x08000000" name="ND59"/>
          <bitfield caption="New Data" mask="0x10000000" name="ND60"/>
          <bitfield caption="New Data" mask="0x20000000" name="ND61"/>
          <bitfield caption="New Data" mask="0x40000000" name="ND62"/>
          <bitfield caption="New Data" mask="0x80000000" name="ND63"/>
        </register>
        <register caption="Receive FIFO 0 Configuration Register" name="MCAN_RXF0C" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Start Address" mask="0x0000FFFC" name="F0SA"/>
          <bitfield caption="Receive FIFO 0 Size" mask="0x007F0000" name="F0S"/>
          <bitfield caption="Receive FIFO 0 Watermark" mask="0x7F000000" name="F0WM"/>
          <bitfield caption="FIFO 0 Operation Mode" mask="0x80000000" name="F0OM"/>
        </register>
        <register caption="Receive FIFO 0 Status Register" name="MCAN_RXF0S" offset="0xA4" rw="R" size="4">
          <bitfield caption="Receive FIFO 0 Fill Level" mask="0x0000007F" name="F0FL"/>
          <bitfield caption="Receive FIFO 0 Get Index" mask="0x00003F00" name="F0GI"/>
          <bitfield caption="Receive FIFO 0 Put Index" mask="0x003F0000" name="F0PI"/>
          <bitfield caption="Receive FIFO 0 Full" mask="0x01000000" name="F0F"/>
          <bitfield caption="Receive FIFO 0 Message Lost" mask="0x02000000" name="RF0L"/>
        </register>
        <register caption="Receive FIFO 0 Acknowledge Register" name="MCAN_RXF0A" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Acknowledge Index" mask="0x0000003F" name="F0AI"/>
        </register>
        <register caption="Receive Rx Buffer Configuration Register" name="MCAN_RXBC" offset="0xAC" rw="RW" size="4">
          <bitfield caption="Receive Buffer Start Address" mask="0x0000FFFC" name="RBSA"/>
        </register>
        <register caption="Receive FIFO 1 Configuration Register" name="MCAN_RXF1C" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Receive FIFO 1 Start Address" mask="0x0000FFFC" name="F1SA"/>
          <bitfield caption="Receive FIFO 1 Size" mask="0x007F0000" name="F1S"/>
          <bitfield caption="Receive FIFO 1 Watermark" mask="0x7F000000" name="F1WM"/>
          <bitfield caption="FIFO 1 Operation Mode" mask="0x80000000" name="F1OM"/>
        </register>
        <register caption="Receive FIFO 1 Status Register" name="MCAN_RXF1S" offset="0xB4" rw="R" size="4">
          <bitfield caption="Receive FIFO 1 Fill Level" mask="0x0000007F" name="F1FL"/>
          <bitfield caption="Receive FIFO 1 Get Index" mask="0x00003F00" name="F1GI"/>
          <bitfield caption="Receive FIFO 1 Put Index" mask="0x003F0000" name="F1PI"/>
          <bitfield caption="Receive FIFO 1 Full" mask="0x01000000" name="F1F"/>
          <bitfield caption="Receive FIFO 1 Message Lost" mask="0x02000000" name="RF1L"/>
          <bitfield caption="Debug Message Status" mask="0xC0000000" name="DMS" values="MCAN_RXF1S__DMS"/>
        </register>
        <register caption="Receive FIFO 1 Acknowledge Register" name="MCAN_RXF1A" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Receive FIFO 1 Acknowledge Index" mask="0x0000003F" name="F1AI"/>
        </register>
        <register caption="Receive Buffer / FIFO Element Size Configuration Register" name="MCAN_RXESC" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Receive FIFO 0 Data Field Size" mask="0x00000007" name="F0DS" values="MCAN_RXESC__F0DS"/>
          <bitfield caption="Receive FIFO 1 Data Field Size" mask="0x00000070" name="F1DS" values="MCAN_RXESC__F1DS"/>
          <bitfield caption="Receive Buffer Data Field Size" mask="0x00000700" name="RBDS" values="MCAN_RXESC__RBDS"/>
        </register>
        <register caption="Transmit Buffer Configuration Register" name="MCAN_TXBC" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Tx Buffers Start Address" mask="0x0000FFFC" name="TBSA"/>
          <bitfield caption="Number of Dedicated Transmit Buffers" mask="0x003F0000" name="NDTB"/>
          <bitfield caption="Transmit FIFO/Queue Size" mask="0x3F000000" name="TFQS"/>
          <bitfield caption="Tx FIFO/Queue Mode" mask="0x40000000" name="TFQM"/>
        </register>
        <register caption="Transmit FIFO/Queue Status Register" name="MCAN_TXFQS" offset="0xC4" rw="R" size="4">
          <bitfield caption="Tx FIFO Free Level" mask="0x0000003F" name="TFFL"/>
          <bitfield caption="Tx FIFO Get Index" mask="0x00001F00" name="TFGI"/>
          <bitfield caption="Tx FIFO/Queue Put Index" mask="0x001F0000" name="TFQPI"/>
          <bitfield caption="Tx FIFO/Queue Full" mask="0x00200000" name="TFQF"/>
        </register>
        <register caption="Transmit Buffer Element Size Configuration Register" name="MCAN_TXESC" offset="0xC8" rw="RW" size="4">
          <bitfield caption="Tx Buffer Data Field Size" mask="0x00000007" name="TBDS" values="MCAN_TXESC__TBDS"/>
        </register>
        <register caption="Transmit Buffer Request Pending Register" name="MCAN_TXBRP" offset="0xCC" rw="R" size="4">
          <bitfield caption="Transmission Request Pending for Buffer 0" mask="0x00000001" name="TRP0"/>
          <bitfield caption="Transmission Request Pending for Buffer 1" mask="0x00000002" name="TRP1"/>
          <bitfield caption="Transmission Request Pending for Buffer 2" mask="0x00000004" name="TRP2"/>
          <bitfield caption="Transmission Request Pending for Buffer 3" mask="0x00000008" name="TRP3"/>
          <bitfield caption="Transmission Request Pending for Buffer 4" mask="0x00000010" name="TRP4"/>
          <bitfield caption="Transmission Request Pending for Buffer 5" mask="0x00000020" name="TRP5"/>
          <bitfield caption="Transmission Request Pending for Buffer 6" mask="0x00000040" name="TRP6"/>
          <bitfield caption="Transmission Request Pending for Buffer 7" mask="0x00000080" name="TRP7"/>
          <bitfield caption="Transmission Request Pending for Buffer 8" mask="0x00000100" name="TRP8"/>
          <bitfield caption="Transmission Request Pending for Buffer 9" mask="0x00000200" name="TRP9"/>
          <bitfield caption="Transmission Request Pending for Buffer 10" mask="0x00000400" name="TRP10"/>
          <bitfield caption="Transmission Request Pending for Buffer 11" mask="0x00000800" name="TRP11"/>
          <bitfield caption="Transmission Request Pending for Buffer 12" mask="0x00001000" name="TRP12"/>
          <bitfield caption="Transmission Request Pending for Buffer 13" mask="0x00002000" name="TRP13"/>
          <bitfield caption="Transmission Request Pending for Buffer 14" mask="0x00004000" name="TRP14"/>
          <bitfield caption="Transmission Request Pending for Buffer 15" mask="0x00008000" name="TRP15"/>
          <bitfield caption="Transmission Request Pending for Buffer 16" mask="0x00010000" name="TRP16"/>
          <bitfield caption="Transmission Request Pending for Buffer 17" mask="0x00020000" name="TRP17"/>
          <bitfield caption="Transmission Request Pending for Buffer 18" mask="0x00040000" name="TRP18"/>
          <bitfield caption="Transmission Request Pending for Buffer 19" mask="0x00080000" name="TRP19"/>
          <bitfield caption="Transmission Request Pending for Buffer 20" mask="0x00100000" name="TRP20"/>
          <bitfield caption="Transmission Request Pending for Buffer 21" mask="0x00200000" name="TRP21"/>
          <bitfield caption="Transmission Request Pending for Buffer 22" mask="0x00400000" name="TRP22"/>
          <bitfield caption="Transmission Request Pending for Buffer 23" mask="0x00800000" name="TRP23"/>
          <bitfield caption="Transmission Request Pending for Buffer 24" mask="0x01000000" name="TRP24"/>
          <bitfield caption="Transmission Request Pending for Buffer 25" mask="0x02000000" name="TRP25"/>
          <bitfield caption="Transmission Request Pending for Buffer 26" mask="0x04000000" name="TRP26"/>
          <bitfield caption="Transmission Request Pending for Buffer 27" mask="0x08000000" name="TRP27"/>
          <bitfield caption="Transmission Request Pending for Buffer 28" mask="0x10000000" name="TRP28"/>
          <bitfield caption="Transmission Request Pending for Buffer 29" mask="0x20000000" name="TRP29"/>
          <bitfield caption="Transmission Request Pending for Buffer 30" mask="0x40000000" name="TRP30"/>
          <bitfield caption="Transmission Request Pending for Buffer 31" mask="0x80000000" name="TRP31"/>
        </register>
        <register caption="Transmit Buffer Add Request Register" name="MCAN_TXBAR" offset="0xD0" rw="RW" size="4">
          <bitfield caption="Add Request for Transmit Buffer 0" mask="0x00000001" name="AR0"/>
          <bitfield caption="Add Request for Transmit Buffer 1" mask="0x00000002" name="AR1"/>
          <bitfield caption="Add Request for Transmit Buffer 2" mask="0x00000004" name="AR2"/>
          <bitfield caption="Add Request for Transmit Buffer 3" mask="0x00000008" name="AR3"/>
          <bitfield caption="Add Request for Transmit Buffer 4" mask="0x00000010" name="AR4"/>
          <bitfield caption="Add Request for Transmit Buffer 5" mask="0x00000020" name="AR5"/>
          <bitfield caption="Add Request for Transmit Buffer 6" mask="0x00000040" name="AR6"/>
          <bitfield caption="Add Request for Transmit Buffer 7" mask="0x00000080" name="AR7"/>
          <bitfield caption="Add Request for Transmit Buffer 8" mask="0x00000100" name="AR8"/>
          <bitfield caption="Add Request for Transmit Buffer 9" mask="0x00000200" name="AR9"/>
          <bitfield caption="Add Request for Transmit Buffer 10" mask="0x00000400" name="AR10"/>
          <bitfield caption="Add Request for Transmit Buffer 11" mask="0x00000800" name="AR11"/>
          <bitfield caption="Add Request for Transmit Buffer 12" mask="0x00001000" name="AR12"/>
          <bitfield caption="Add Request for Transmit Buffer 13" mask="0x00002000" name="AR13"/>
          <bitfield caption="Add Request for Transmit Buffer 14" mask="0x00004000" name="AR14"/>
          <bitfield caption="Add Request for Transmit Buffer 15" mask="0x00008000" name="AR15"/>
          <bitfield caption="Add Request for Transmit Buffer 16" mask="0x00010000" name="AR16"/>
          <bitfield caption="Add Request for Transmit Buffer 17" mask="0x00020000" name="AR17"/>
          <bitfield caption="Add Request for Transmit Buffer 18" mask="0x00040000" name="AR18"/>
          <bitfield caption="Add Request for Transmit Buffer 19" mask="0x00080000" name="AR19"/>
          <bitfield caption="Add Request for Transmit Buffer 20" mask="0x00100000" name="AR20"/>
          <bitfield caption="Add Request for Transmit Buffer 21" mask="0x00200000" name="AR21"/>
          <bitfield caption="Add Request for Transmit Buffer 22" mask="0x00400000" name="AR22"/>
          <bitfield caption="Add Request for Transmit Buffer 23" mask="0x00800000" name="AR23"/>
          <bitfield caption="Add Request for Transmit Buffer 24" mask="0x01000000" name="AR24"/>
          <bitfield caption="Add Request for Transmit Buffer 25" mask="0x02000000" name="AR25"/>
          <bitfield caption="Add Request for Transmit Buffer 26" mask="0x04000000" name="AR26"/>
          <bitfield caption="Add Request for Transmit Buffer 27" mask="0x08000000" name="AR27"/>
          <bitfield caption="Add Request for Transmit Buffer 28" mask="0x10000000" name="AR28"/>
          <bitfield caption="Add Request for Transmit Buffer 29" mask="0x20000000" name="AR29"/>
          <bitfield caption="Add Request for Transmit Buffer 30" mask="0x40000000" name="AR30"/>
          <bitfield caption="Add Request for Transmit Buffer 31" mask="0x80000000" name="AR31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Request Register" name="MCAN_TXBCR" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Cancellation Request for Transmit Buffer 0" mask="0x00000001" name="CR0"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 1" mask="0x00000002" name="CR1"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 2" mask="0x00000004" name="CR2"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 3" mask="0x00000008" name="CR3"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 4" mask="0x00000010" name="CR4"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 5" mask="0x00000020" name="CR5"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 6" mask="0x00000040" name="CR6"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 7" mask="0x00000080" name="CR7"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 8" mask="0x00000100" name="CR8"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 9" mask="0x00000200" name="CR9"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 10" mask="0x00000400" name="CR10"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 11" mask="0x00000800" name="CR11"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 12" mask="0x00001000" name="CR12"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 13" mask="0x00002000" name="CR13"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 14" mask="0x00004000" name="CR14"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 15" mask="0x00008000" name="CR15"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 16" mask="0x00010000" name="CR16"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 17" mask="0x00020000" name="CR17"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 18" mask="0x00040000" name="CR18"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 19" mask="0x00080000" name="CR19"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 20" mask="0x00100000" name="CR20"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 21" mask="0x00200000" name="CR21"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 22" mask="0x00400000" name="CR22"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 23" mask="0x00800000" name="CR23"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 24" mask="0x01000000" name="CR24"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 25" mask="0x02000000" name="CR25"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 26" mask="0x04000000" name="CR26"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 27" mask="0x08000000" name="CR27"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 28" mask="0x10000000" name="CR28"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 29" mask="0x20000000" name="CR29"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 30" mask="0x40000000" name="CR30"/>
          <bitfield caption="Cancellation Request for Transmit Buffer 31" mask="0x80000000" name="CR31"/>
        </register>
        <register caption="Transmit Buffer Transmission Occurred Register" name="MCAN_TXBTO" offset="0xD8" rw="R" size="4">
          <bitfield caption="Transmission Occurred for Buffer 0" mask="0x00000001" name="TO0"/>
          <bitfield caption="Transmission Occurred for Buffer 1" mask="0x00000002" name="TO1"/>
          <bitfield caption="Transmission Occurred for Buffer 2" mask="0x00000004" name="TO2"/>
          <bitfield caption="Transmission Occurred for Buffer 3" mask="0x00000008" name="TO3"/>
          <bitfield caption="Transmission Occurred for Buffer 4" mask="0x00000010" name="TO4"/>
          <bitfield caption="Transmission Occurred for Buffer 5" mask="0x00000020" name="TO5"/>
          <bitfield caption="Transmission Occurred for Buffer 6" mask="0x00000040" name="TO6"/>
          <bitfield caption="Transmission Occurred for Buffer 7" mask="0x00000080" name="TO7"/>
          <bitfield caption="Transmission Occurred for Buffer 8" mask="0x00000100" name="TO8"/>
          <bitfield caption="Transmission Occurred for Buffer 9" mask="0x00000200" name="TO9"/>
          <bitfield caption="Transmission Occurred for Buffer 10" mask="0x00000400" name="TO10"/>
          <bitfield caption="Transmission Occurred for Buffer 11" mask="0x00000800" name="TO11"/>
          <bitfield caption="Transmission Occurred for Buffer 12" mask="0x00001000" name="TO12"/>
          <bitfield caption="Transmission Occurred for Buffer 13" mask="0x00002000" name="TO13"/>
          <bitfield caption="Transmission Occurred for Buffer 14" mask="0x00004000" name="TO14"/>
          <bitfield caption="Transmission Occurred for Buffer 15" mask="0x00008000" name="TO15"/>
          <bitfield caption="Transmission Occurred for Buffer 16" mask="0x00010000" name="TO16"/>
          <bitfield caption="Transmission Occurred for Buffer 17" mask="0x00020000" name="TO17"/>
          <bitfield caption="Transmission Occurred for Buffer 18" mask="0x00040000" name="TO18"/>
          <bitfield caption="Transmission Occurred for Buffer 19" mask="0x00080000" name="TO19"/>
          <bitfield caption="Transmission Occurred for Buffer 20" mask="0x00100000" name="TO20"/>
          <bitfield caption="Transmission Occurred for Buffer 21" mask="0x00200000" name="TO21"/>
          <bitfield caption="Transmission Occurred for Buffer 22" mask="0x00400000" name="TO22"/>
          <bitfield caption="Transmission Occurred for Buffer 23" mask="0x00800000" name="TO23"/>
          <bitfield caption="Transmission Occurred for Buffer 24" mask="0x01000000" name="TO24"/>
          <bitfield caption="Transmission Occurred for Buffer 25" mask="0x02000000" name="TO25"/>
          <bitfield caption="Transmission Occurred for Buffer 26" mask="0x04000000" name="TO26"/>
          <bitfield caption="Transmission Occurred for Buffer 27" mask="0x08000000" name="TO27"/>
          <bitfield caption="Transmission Occurred for Buffer 28" mask="0x10000000" name="TO28"/>
          <bitfield caption="Transmission Occurred for Buffer 29" mask="0x20000000" name="TO29"/>
          <bitfield caption="Transmission Occurred for Buffer 30" mask="0x40000000" name="TO30"/>
          <bitfield caption="Transmission Occurred for Buffer 31" mask="0x80000000" name="TO31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Finished Register" name="MCAN_TXBCF" offset="0xDC" rw="R" size="4">
          <bitfield caption="Cancellation Finished for Transmit Buffer 0" mask="0x00000001" name="CF0"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 1" mask="0x00000002" name="CF1"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 2" mask="0x00000004" name="CF2"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 3" mask="0x00000008" name="CF3"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 4" mask="0x00000010" name="CF4"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 5" mask="0x00000020" name="CF5"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 6" mask="0x00000040" name="CF6"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 7" mask="0x00000080" name="CF7"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 8" mask="0x00000100" name="CF8"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 9" mask="0x00000200" name="CF9"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 10" mask="0x00000400" name="CF10"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 11" mask="0x00000800" name="CF11"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 12" mask="0x00001000" name="CF12"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 13" mask="0x00002000" name="CF13"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 14" mask="0x00004000" name="CF14"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 15" mask="0x00008000" name="CF15"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 16" mask="0x00010000" name="CF16"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 17" mask="0x00020000" name="CF17"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 18" mask="0x00040000" name="CF18"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 19" mask="0x00080000" name="CF19"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 20" mask="0x00100000" name="CF20"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 21" mask="0x00200000" name="CF21"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 22" mask="0x00400000" name="CF22"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 23" mask="0x00800000" name="CF23"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 24" mask="0x01000000" name="CF24"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 25" mask="0x02000000" name="CF25"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 26" mask="0x04000000" name="CF26"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 27" mask="0x08000000" name="CF27"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 28" mask="0x10000000" name="CF28"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 29" mask="0x20000000" name="CF29"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 30" mask="0x40000000" name="CF30"/>
          <bitfield caption="Cancellation Finished for Transmit Buffer 31" mask="0x80000000" name="CF31"/>
        </register>
        <register caption="Transmit Buffer Transmission Interrupt Enable Register" name="MCAN_TXBTIE" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Transmission Interrupt Enable for Buffer 0" mask="0x00000001" name="TIE0"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 1" mask="0x00000002" name="TIE1"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 2" mask="0x00000004" name="TIE2"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 3" mask="0x00000008" name="TIE3"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 4" mask="0x00000010" name="TIE4"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 5" mask="0x00000020" name="TIE5"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 6" mask="0x00000040" name="TIE6"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 7" mask="0x00000080" name="TIE7"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 8" mask="0x00000100" name="TIE8"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 9" mask="0x00000200" name="TIE9"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 10" mask="0x00000400" name="TIE10"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 11" mask="0x00000800" name="TIE11"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 12" mask="0x00001000" name="TIE12"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 13" mask="0x00002000" name="TIE13"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 14" mask="0x00004000" name="TIE14"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 15" mask="0x00008000" name="TIE15"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 16" mask="0x00010000" name="TIE16"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 17" mask="0x00020000" name="TIE17"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 18" mask="0x00040000" name="TIE18"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 19" mask="0x00080000" name="TIE19"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 20" mask="0x00100000" name="TIE20"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 21" mask="0x00200000" name="TIE21"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 22" mask="0x00400000" name="TIE22"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 23" mask="0x00800000" name="TIE23"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 24" mask="0x01000000" name="TIE24"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 25" mask="0x02000000" name="TIE25"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 26" mask="0x04000000" name="TIE26"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 27" mask="0x08000000" name="TIE27"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 28" mask="0x10000000" name="TIE28"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 29" mask="0x20000000" name="TIE29"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 30" mask="0x40000000" name="TIE30"/>
          <bitfield caption="Transmission Interrupt Enable for Buffer 31" mask="0x80000000" name="TIE31"/>
        </register>
        <register caption="Transmit Buffer Cancellation Finished Interrupt Enable Register" name="MCAN_TXBCIE" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 0" mask="0x00000001" name="CFIE0"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 1" mask="0x00000002" name="CFIE1"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 2" mask="0x00000004" name="CFIE2"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 3" mask="0x00000008" name="CFIE3"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 4" mask="0x00000010" name="CFIE4"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 5" mask="0x00000020" name="CFIE5"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 6" mask="0x00000040" name="CFIE6"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 7" mask="0x00000080" name="CFIE7"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 8" mask="0x00000100" name="CFIE8"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 9" mask="0x00000200" name="CFIE9"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 10" mask="0x00000400" name="CFIE10"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 11" mask="0x00000800" name="CFIE11"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 12" mask="0x00001000" name="CFIE12"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 13" mask="0x00002000" name="CFIE13"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 14" mask="0x00004000" name="CFIE14"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 15" mask="0x00008000" name="CFIE15"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 16" mask="0x00010000" name="CFIE16"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 17" mask="0x00020000" name="CFIE17"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 18" mask="0x00040000" name="CFIE18"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 19" mask="0x00080000" name="CFIE19"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 20" mask="0x00100000" name="CFIE20"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 21" mask="0x00200000" name="CFIE21"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 22" mask="0x00400000" name="CFIE22"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 23" mask="0x00800000" name="CFIE23"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 24" mask="0x01000000" name="CFIE24"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 25" mask="0x02000000" name="CFIE25"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 26" mask="0x04000000" name="CFIE26"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 27" mask="0x08000000" name="CFIE27"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 28" mask="0x10000000" name="CFIE28"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 29" mask="0x20000000" name="CFIE29"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 30" mask="0x40000000" name="CFIE30"/>
          <bitfield caption="Cancellation Finished Interrupt Enable for Transmit Buffer 31" mask="0x80000000" name="CFIE31"/>
        </register>
        <register caption="Transmit Event FIFO Configuration Register" name="MCAN_TXEFC" offset="0xF0" rw="RW" size="4">
          <bitfield caption="Event FIFO Start Address" mask="0x0000FFFC" name="EFSA"/>
          <bitfield caption="Event FIFO Size" mask="0x003F0000" name="EFS"/>
          <bitfield caption="Event FIFO Watermark" mask="0x3F000000" name="EFWM"/>
        </register>
        <register caption="Transmit Event FIFO Status Register" name="MCAN_TXEFS" offset="0xF4" rw="R" size="4">
          <bitfield caption="Event FIFO Fill Level" mask="0x0000003F" name="EFFL"/>
          <bitfield caption="Event FIFO Get Index" mask="0x00001F00" name="EFGI"/>
          <bitfield caption="Event FIFO Put Index" mask="0x001F0000" name="EFPI"/>
          <bitfield caption="Event FIFO Full" mask="0x01000000" name="EFF"/>
          <bitfield caption="Tx Event FIFO Element Lost" mask="0x02000000" name="TEFL"/>
        </register>
        <register caption="Transmit Event FIFO Acknowledge Register" name="MCAN_TXEFA" offset="0xF8" rw="RW" size="4">
          <bitfield caption="Event FIFO Acknowledge Index" mask="0x0000001F" name="EFAI"/>
        </register>
      </register-group>
      <register-group caption="Rx Buffer Element" name="MCAN_RXBE" aligned="4">
        <register caption="Rx Buffer Element 0" name="MCAN_RXBE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx Buffer Element 1" name="MCAN_RXBE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx Buffer Element Data" name="MCAN_RXBE_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Rx FIFO 0 Element" name="MCAN_RXF0E" aligned="4">
        <register caption="Rx FIFO 0 Element 0" name="MCAN_RXF0E_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx FIFO 0 Element 1" name="MCAN_RXF0E_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx FIFO 0 Element Data" name="MCAN_RXF0E_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Rx FIFO 1 Element" name="MCAN_RXF1E" aligned="4">
        <register caption="Rx FIFO 1 Element 0" name="MCAN_RXF1E_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx FIFO 1 Element 1" name="MCAN_RXF1E_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx FIFO 1 Element Data" name="MCAN_RXF1E_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Tx Buffer Element" name="MCAN_TXBE" aligned="4">
        <register caption="Tx Buffer Element 0" name="MCAN_TXBE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Tx Buffer Element 1" name="MCAN_TXBE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Event FIFO Control" mask="0x00800000" name="EFC"/>
          <bitfield caption="Message Marker" mask="0xFF000000" name="MM"/>
        </register>
        <register caption="Tx Buffer Element Data" name="MCAN_TXBE_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Tx Event FIFO Element" name="MCAN_TXEFE" aligned="4">
        <register caption="Tx Event FIFO Element 0" name="MCAN_TXEFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Tx Event FIFO Element 1" name="MCAN_TXEFE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Tx Timestamp" mask="0x0000FFFF" name="TXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Event Type" mask="0x00C00000" name="ET" values="MCAN_TXEFE_1__ET"/>
          <bitfield caption="Message Marker" mask="0xFF000000" name="MM"/>
        </register>
      </register-group>
      <register-group caption="Standard Message ID Filter Element" name="MCAN_SIDFE" aligned="4">
        <register caption="Standard Message ID Filter Element 0" name="MCAN_SIDFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Standard Filter ID 2" mask="0x000007FF" name="SFID2"/>
          <bitfield caption="Standard Filter ID 1" mask="0x07FF0000" name="SFID1"/>
          <bitfield caption="Standard Filter Element Configuration" mask="0x38000000" name="SFEC" values="MCAN_SIDFE_0__SFEC"/>
          <bitfield caption="Standard Filter Type" mask="0xC0000000" name="SFT" values="MCAN_SIDFE_0__SFT"/>
        </register>
      </register-group>
      <register-group caption="Extended Message ID Filter Element" name="MCAN_XIDFE" aligned="4">
        <register caption="Extended Message ID Filter Element 0" name="MCAN_XIDFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Extended Filter ID 1" mask="0x1FFFFFFF" name="EFID1"/>
          <bitfield caption="Extended Filter Element Configuration" mask="0xE0000000" name="EFEC" values="MCAN_XIDFE_0__EFEC"/>
        </register>
        <register caption="Extended Message ID Filter Element 1" name="MCAN_XIDFE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Extended Filter ID 2" mask="0x1FFFFFFF" name="EFID2"/>
          <bitfield caption="Extended Filter Type" mask="0xC0000000" name="EFT" values="MCAN_XIDFE_1__EFT"/>
        </register>
      </register-group>
      <value-group caption="Transmitter Delay Compensation" name="MCAN_DBTP__TDC">
        <value caption="Transmitter Delay Compensation disabled." name="DISABLED" value="0"/>
        <value caption="Transmitter Delay Compensation enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Loop Back Mode (read/write)" name="MCAN_TEST__LBCK">
        <value caption="Reset value. Loop Back mode is disabled." name="DISABLED" value="0"/>
        <value caption="Loop Back mode is enabled (see Section 6.1.9)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Control of Transmit Pin (read/write)" name="MCAN_TEST__TX">
        <value caption="Reset value, CANTX controlled by the CAN Core, updated at the end of the CAN bit time." name="RESET" value="0x0"/>
        <value caption="Sample Point can be monitored at pin CANTX." name="SAMPLE_POINT_MONITORING" value="0x1"/>
        <value caption="Dominant ('0') level at pin CANTX." name="DOMINANT" value="0x2"/>
        <value caption="Recessive ('1') at pin CANTX." name="RECESSIVE" value="0x3"/>
      </value-group>
      <value-group caption="Initialization (read/write)" name="MCAN_CCCR__INIT">
        <value caption="Normal operation." name="DISABLED" value="0"/>
        <value caption="Initialization is started." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Configuration Change Enable (read/write, write protection)" name="MCAN_CCCR__CCE">
        <value caption="The processor has no write access to the protected configuration registers." name="PROTECTED" value="0"/>
        <value caption="The processor has write access to the protected configuration registers (while MCAN_CCCR.INIT = '1')." name="CONFIGURABLE" value="1"/>
      </value-group>
      <value-group caption="Restricted Operation Mode (read/write, write protection against '1')" name="MCAN_CCCR__ASM">
        <value caption="Normal CAN operation." name="NORMAL" value="0"/>
        <value caption="Restricted Operation mode active." name="RESTRICTED" value="1"/>
      </value-group>
      <value-group caption="Clock Stop Request (read/write)" name="MCAN_CCCR__CSR">
        <value caption="No clock stop is requested." name="NO_CLOCK_STOP" value="0"/>
        <value caption="Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle." name="CLOCK_STOP" value="1"/>
      </value-group>
      <value-group caption="Bus Monitoring Mode (read/write, write protection against '1')" name="MCAN_CCCR__MON">
        <value caption="Bus Monitoring mode is disabled." name="DISABLED" value="0"/>
        <value caption="Bus Monitoring mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Disable Automatic Retransmission (read/write, write protection)" name="MCAN_CCCR__DAR">
        <value caption="Automatic retransmission of messages not transmitted successfully enabled." name="AUTO_RETX" value="0"/>
        <value caption="Automatic retransmission disabled." name="NO_AUTO_RETX" value="1"/>
      </value-group>
      <value-group caption="Test Mode Enable (read/write, write protection against '1')" name="MCAN_CCCR__TEST">
        <value caption="Normal operation, MCAN_TEST register holds reset values." name="DISABLED" value="0"/>
        <value caption="Test mode, write access to MCAN_TEST register enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="CAN FD Operation Enable (read/write, write protection)" name="MCAN_CCCR__FDOE">
        <value caption="FD operation disabled." name="DISABLED" value="0"/>
        <value caption="FD operation enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Bit Rate Switching Enable (read/write, write protection)" name="MCAN_CCCR__BRSE">
        <value caption="Bit rate switching for transmissions disabled." name="DISABLED" value="0"/>
        <value caption="Bit rate switching for transmissions enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Timestamp Select" name="MCAN_TSCC__TSS">
        <value caption="Timestamp counter value always 0x0000" name="ALWAYS_0" value="0x0"/>
        <value caption="Timestamp counter value incremented according to TCP" name="TCP_INC" value="0x1"/>
        <value caption="External timestamp counter value used" name="EXT_TIMESTAMP" value="0x2"/>
      </value-group>
      <value-group caption="Enable Timeout Counter" name="MCAN_TOCC__ETOC">
        <value caption="Timeout Counter disabled." name="NO_TIMEOUT" value="0"/>
        <value caption="Timeout Counter enabled." name="TOS_CONTROLLED" value="1"/>
      </value-group>
      <value-group caption="Timeout Select" name="MCAN_TOCC__TOS">
        <value caption="Continuous operation" name="CONTINUOUS" value="0x0"/>
        <value caption="Timeout controlled by Tx Event FIFO" name="TX_EV_TIMEOUT" value="0x1"/>
        <value caption="Timeout controlled by Receive FIFO 0" name="RX0_EV_TIMEOUT" value="0x2"/>
        <value caption="Timeout controlled by Receive FIFO 1" name="RX1_EV_TIMEOUT" value="0x3"/>
      </value-group>
      <value-group caption="Last Error Code (set to 111 on read)" name="MCAN_PSR__LEC">
        <value caption="No error occurred since LEC has been reset by successful reception or transmission." name="NO_ERROR" value="0x0"/>
        <value caption="More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed." name="STUFF_ERROR" value="0x1"/>
        <value caption="A fixed format part of a received frame has the wrong format." name="FORM_ERROR" value="0x2"/>
        <value caption="The message transmitted by the MCAN was not acknowledged by another node." name="ACK_ERROR" value="0x3"/>
        <value caption="During transmission of a message (with the exception of the arbitration field), the device tried to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant." name="BIT1_ERROR" value="0x4"/>
        <value caption="During transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device tried to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the processor to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed)." name="BIT0_ERROR" value="0x5"/>
        <value caption="The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match the CRC calculated from the received data." name="CRC_ERROR" value="0x6"/>
        <value caption="Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows value '7', no CAN bus event was detected since the last processor read access to the Protocol Status Register." name="NO_CHANGE" value="0x7"/>
      </value-group>
      <value-group caption="Activity" name="MCAN_PSR__ACT">
        <value caption="Node is synchronizing on CAN communication" name="SYNCHRONIZING" value="0x0"/>
        <value caption="Node is neither receiver nor transmitter" name="IDLE" value="0x1"/>
        <value caption="Node is operating as receiver" name="RECEIVER" value="0x2"/>
        <value caption="Node is operating as transmitter" name="TRANSMITTER" value="0x3"/>
      </value-group>
      <value-group caption="Reject Remote Frames Extended" name="MCAN_GFC__RRFE">
        <value caption="Filter remote frames with 29-bit extended IDs." name="FILTER" value="0"/>
        <value caption="Reject all remote frames with 29-bit extended IDs." name="REJECT" value="1"/>
      </value-group>
      <value-group caption="Reject Remote Frames Standard" name="MCAN_GFC__RRFS">
        <value caption="Filter remote frames with 11-bit standard IDs." name="FILTER" value="0"/>
        <value caption="Reject all remote frames with 11-bit standard IDs." name="REJECT" value="1"/>
      </value-group>
      <value-group caption="Accept Non-matching Frames Extended" name="MCAN_GFC__ANFE">
        <value caption="Accept in Rx FIFO 0" name="RX_FIFO_0" value="0"/>
        <value caption="Accept in Rx FIFO 1" name="RX_FIFO_1" value="1"/>
      </value-group>
      <value-group caption="Accept Non-matching Frames Standard" name="MCAN_GFC__ANFS">
        <value caption="Accept in Rx FIFO 0" name="RX_FIFO_0" value="0"/>
        <value caption="Accept in Rx FIFO 1" name="RX_FIFO_1" value="1"/>
      </value-group>
      <value-group caption="Message Storage Indicator" name="MCAN_HPMS__MSI">
        <value caption="No FIFO selected." name="NO_FIFO_SEL" value="0x0"/>
        <value caption="FIFO message lost." name="LOST" value="0x1"/>
        <value caption="Message stored in FIFO 0." name="FIFO_0" value="0x2"/>
        <value caption="Message stored in FIFO 1." name="FIFO_1" value="0x3"/>
      </value-group>
      <value-group caption="Debug Message Status" name="MCAN_RXF1S__DMS">
        <value caption="Idle state, wait for reception of debug messages, DMA request is cleared." name="IDLE" value="0x0"/>
        <value caption="Debug message A received." name="MSG_A" value="0x1"/>
        <value caption="Debug messages A, B received." name="MSG_AB" value="0x2"/>
        <value caption="Debug messages A, B, C received, DMA request is set." name="MSG_ABC" value="0x3"/>
      </value-group>
      <value-group caption="Receive FIFO 0 Data Field Size" name="MCAN_RXESC__F0DS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="Receive FIFO 1 Data Field Size" name="MCAN_RXESC__F1DS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="Receive Buffer Data Field Size" name="MCAN_RXESC__RBDS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48-byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="Tx Buffer Data Field Size" name="MCAN_TXESC__TBDS">
        <value caption="8-byte data field" name="_8_BYTE" value="0x0"/>
        <value caption="12-byte data field" name="_12_BYTE" value="0x1"/>
        <value caption="16-byte data field" name="_16_BYTE" value="0x2"/>
        <value caption="20-byte data field" name="_20_BYTE" value="0x3"/>
        <value caption="24-byte data field" name="_24_BYTE" value="0x4"/>
        <value caption="32-byte data field" name="_32_BYTE" value="0x5"/>
        <value caption="48- byte data field" name="_48_BYTE" value="0x6"/>
        <value caption="64-byte data field" name="_64_BYTE" value="0x7"/>
      </value-group>
      <value-group caption="Event Type" name="MCAN_TXEFE_1__ET">
        <value caption="Tx event" name="TXE" value="1"/>
        <value caption="Transmission in spite of cancellation" name="TXC" value="2"/>
      </value-group>
      <value-group caption="Standard Filter Element Configuration" name="MCAN_SIDFE_0__SFEC">
        <value caption="Disable filter element" name="DISABLE" value="0"/>
        <value caption="Store in Rx FIFO 0 if filter matches" name="STF0M" value="1"/>
        <value caption="Store in Rx FIFO 1 if filter matches" name="STF1M" value="2"/>
        <value caption="Reject ID if filter matches" name="REJECT" value="3"/>
        <value caption="Set priority if filter matches" name="PRIORITY" value="4"/>
        <value caption="Set priority and store in FIFO 0 if filter matches" name="PRIF0M" value="5"/>
        <value caption="Set priority and store in FIFO 1 if filter matches" name="PRIF1M" value="6"/>
        <value caption="Store into Rx Buffer" name="STRXBUF" value="7"/>
      </value-group>
      <value-group caption="Standard Filter Type" name="MCAN_SIDFE_0__SFT">
        <value caption="Range filter from SFID1 to SFID2" name="RANGE" value="0"/>
        <value caption="Dual ID filter for SF1ID or SF2ID" name="DUAL" value="1"/>
        <value caption="Classic filter" name="CLASSIC" value="2"/>
      </value-group>
      <value-group caption="Extended Filter Element Configuration" name="MCAN_XIDFE_0__EFEC">
        <value caption="Disable filter element" name="DISABLE" value="0"/>
        <value caption="Store in Rx FIFO 0 if filter matches" name="STF0M" value="1"/>
        <value caption="Store in Rx FIFO 1 if filter matches" name="STF1M" value="2"/>
        <value caption="Reject ID if filter matches" name="REJECT" value="3"/>
        <value caption="Set priority if filter matches" name="PRIORITY" value="4"/>
        <value caption="Set priority and store in FIFO 0 if filter matches" name="PRIF0M" value="5"/>
        <value caption="Set priority and store in FIFO 1 if filter matches" name="PRIF1M" value="6"/>
        <value caption="Store into Rx Buffer" name="STRXBUF" value="7"/>
      </value-group>
      <value-group caption="Extended Filter Type" name="MCAN_XIDFE_1__EFT">
        <value caption="Range filter from EFID1 to EFID2" name="RANGE" value="0"/>
        <value caption="Dual ID filter for EFID1 or EFID2" name="DUAL" value="1"/>
        <value caption="Classic filter" name="CLASSIC" value="2"/>
        <value caption="Range filter from EFID1 to EFID2 with no XIDAM mask" name="RANGE_NO_XIDAM" value="3"/>
      </value-group>
    </module>
    <module name="NMIC" caption="Non-maskable Interrupt Controller" id="44062" version="A">
      <register-group name="NMIC">
        <register caption="Interrupt Enable Register" name="NMIC_IER" offset="0x00" rw="W" size="4">
          <bitfield caption="Non-maskable Interrupt 0 Enable" mask="0x00000001" name="NMI0"/>
          <bitfield caption="Non-maskable Interrupt 1 Enable" mask="0x00000002" name="NMI1"/>
          <bitfield caption="Non-maskable Interrupt 2 Enable" mask="0x00000004" name="NMI2"/>
          <bitfield caption="Non-maskable Interrupt 3 Enable" mask="0x00000008" name="NMI3"/>
          <bitfield caption="Non-maskable Interrupt 4 Enable" mask="0x00000010" name="NMI4"/>
          <bitfield caption="Non-maskable Interrupt 5 Enable" mask="0x00000020" name="NMI5"/>
          <bitfield caption="Non-maskable Interrupt 6 Enable" mask="0x00000040" name="NMI6"/>
          <bitfield caption="Non-maskable Interrupt 7 Enable" mask="0x00000080" name="NMI7"/>
          <bitfield caption="Non-maskable Interrupt 8 Enable" mask="0x00000100" name="NMI8"/>
        </register>
        <register caption="Interrupt Disable Register" name="NMIC_IDR" offset="0x04" rw="W" size="4">
          <bitfield caption="Non-maskable Interrupt 0 Disable" mask="0x00000001" name="NMI0"/>
          <bitfield caption="Non-maskable Interrupt 1 Disable" mask="0x00000002" name="NMI1"/>
          <bitfield caption="Non-maskable Interrupt 2 Disable" mask="0x00000004" name="NMI2"/>
          <bitfield caption="Non-maskable Interrupt 3 Disable" mask="0x00000008" name="NMI3"/>
          <bitfield caption="Non-maskable Interrupt 4 Disable" mask="0x00000010" name="NMI4"/>
          <bitfield caption="Non-maskable Interrupt 5 Disable" mask="0x00000020" name="NMI5"/>
          <bitfield caption="Non-maskable Interrupt 6 Disable" mask="0x00000040" name="NMI6"/>
          <bitfield caption="Non-maskable Interrupt 7 Disable" mask="0x00000080" name="NMI7"/>
          <bitfield caption="Non-maskable Interrupt 8 Disable" mask="0x00000100" name="NMI8"/>
        </register>
        <register caption="Interrupt Active Register" name="NMIC_IAR" offset="0x08" rw="R" size="4">
          <bitfield caption="Active Interrupt 0" mask="0x00000001" name="NMI0"/>
          <bitfield caption="Active Interrupt 1" mask="0x00000002" name="NMI1"/>
          <bitfield caption="Active Interrupt 2" mask="0x00000004" name="NMI2"/>
          <bitfield caption="Active Interrupt 3" mask="0x00000008" name="NMI3"/>
          <bitfield caption="Active Interrupt 4" mask="0x00000010" name="NMI4"/>
          <bitfield caption="Active Interrupt 5" mask="0x00000020" name="NMI5"/>
          <bitfield caption="Active Interrupt 6" mask="0x00000040" name="NMI6"/>
          <bitfield caption="Active Interrupt 7" mask="0x00000080" name="NMI7"/>
          <bitfield caption="Active Interrupt 8" mask="0x00000100" name="NMI8"/>
        </register>
        <register caption="Interrupt Status Register" name="NMIC_ISR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Non-maskable Interrupt Source 0 Pending (cleared on read)" mask="0x00000001" name="NMI0"/>
          <bitfield caption="Non-maskable Interrupt Source 1 Pending (cleared on read)" mask="0x00000002" name="NMI1"/>
          <bitfield caption="Non-maskable Interrupt Source 2 Pending (cleared on read)" mask="0x00000004" name="NMI2"/>
          <bitfield caption="Non-maskable Interrupt Source 3 Pending (cleared on read)" mask="0x00000008" name="NMI3"/>
          <bitfield caption="Non-maskable Interrupt Source 4 Pending (cleared on read)" mask="0x00000010" name="NMI4"/>
          <bitfield caption="Non-maskable Interrupt Source 5 Pending (cleared on read)" mask="0x00000020" name="NMI5"/>
          <bitfield caption="Non-maskable Interrupt Source 6 Pending (cleared on read)" mask="0x00000040" name="NMI6"/>
          <bitfield caption="Non-maskable Interrupt Source 7 Pending (cleared on read)" mask="0x00000080" name="NMI7"/>
          <bitfield caption="Non-maskable Interrupt Source 8 Pending (cleared on read)" mask="0x00000100" name="NMI8"/>
        </register>
        <register caption="Glitch Filter Configuration Status Register" name="NMIC_GFCS" offset="0x10" rw="R" size="4">
          <bitfield caption="Filter 0 Configuration Ready" mask="0x00000001" name="RDY0"/>
          <bitfield caption="Filter 1 Configuration Ready" mask="0x00000002" name="RDY1"/>
          <bitfield caption="Filter 2 Configuration Ready" mask="0x00000004" name="RDY2"/>
          <bitfield caption="Filter 3 Configuration Ready" mask="0x00000008" name="RDY3"/>
          <bitfield caption="Filter 4 Configuration Ready" mask="0x00000010" name="RDY4"/>
          <bitfield caption="Filter 5 Configuration Ready" mask="0x00000020" name="RDY5"/>
          <bitfield caption="Filter 6 Configuration Ready" mask="0x00000040" name="RDY6"/>
          <bitfield caption="Filter 7 Configuration Ready" mask="0x00000080" name="RDY7"/>
          <bitfield caption="Filter 8 Configuration Ready" mask="0x00000100" name="RDY8"/>
        </register>
        <register caption="Source Configuration Register 0" name="NMIC_SCFG0R" offset="0x14" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Source Configuration Register 1" name="NMIC_SCFG1R" offset="0x18" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Source Configuration Register 2" name="NMIC_SCFG2R" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Source Configuration Register 3" name="NMIC_SCFG3R" offset="0x20" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Source Configuration Register 4" name="NMIC_SCFG4R" offset="0x24" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Source Configuration Register 5" name="NMIC_SCFG5R" offset="0x28" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Source Configuration Register 6" name="NMIC_SCFG6R" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Source Configuration Register 7" name="NMIC_SCFG7R" offset="0x30" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Source Configuration Register 8" name="NMIC_SCFG8R" offset="0x34" rw="RW" size="4">
          <bitfield caption="Glitch Filter Selector (GFSEL field is read-only in NMIC_SCFG1 to 8)" mask="0x00000003" name="GFSEL"/>
          <bitfield caption="Glitch Filter Enable (GFEN bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000010" name="GFEN"/>
          <bitfield caption="Polarity (POL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000100" name="POL"/>
          <bitfield caption="Level Detection (LVL bit is read-only in NMIC_SCFG1 to 8)" mask="0x00000200" name="LVL"/>
          <bitfield caption="Source Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Interrupt Line Freeze" mask="0x80000000" name="FRZ"/>
        </register>
        <register caption="Write Protection Mode Register" name="NMIC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPCFEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="NMIC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="NMIC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Register Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Frozen Register Write Violation Status" mask="0x00000002" name="FZWVS"/>
          <bitfield caption="Busy Register Write Violation Status" mask="0x00000004" name="BSWVS"/>
          <bitfield caption="Write Violation Source" mask="0x0000FF00" name="WVSRC"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="NMIC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPCFEN and WPITEN bit. Always reads as 0." name="PASSWD" value="0x4E4D49"/>
      </value-group>
    </module>
    <module name="PIO" caption="Parallel Input/Output Controller" id="11264" version="K">
      <register-group name="PIO_GROUP" size="64">
        <register caption="PIO Mask Register" name="PIO_MSKR" offset="0x00" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="PIO_MSKR__MSK"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="PIO_MSKR__MSK"/>
        </register>
        <register caption="PIO Configuration Register" name="PIO_CFGR" offset="0x04" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="PIO_CFGR__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="PIO_CFGR__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="PIO_CFGR__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="PIO_CFGR__PDEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="PIO_CFGR__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="PIO_CFGR__SCHMITT"/>
          <bitfield caption="Drive Strength" mask="0x00070000" name="DRVSTR" values="PIO_CFGR__DRVSTR"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="PIO_CFGR__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status (read-only)" mask="0x20000000" name="PCFS" values="PIO_CFGR__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status (read-only)" mask="0x40000000" name="ICFS" values="PIO_CFGR__ICFS"/>
        </register>
        <register caption="PIO Pin Data Status Register" name="PIO_PDSR" offset="0x08" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Lock Status Register" name="PIO_LOCKSR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Set Output Data Register" name="PIO_SODR" offset="0x10" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Clear Output Data Register" name="PIO_CODR" offset="0x14" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Output Data Status Register" name="PIO_ODSR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Enable Register" name="PIO_IER" offset="0x20" rw="W" size="4" atomic-op="set:PIO_IMR">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Disable Register" name="PIO_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:PIO_IMR">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Mask Register" name="PIO_IMR" offset="0x28" rw="R" size="4" atomic-op="read:PIO_IMR">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Status Register" name="PIO_ISR" offset="0x2C" rw="R" size="4" atomic-op="clear:PIO_ISR">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO I/O Freeze Configuration Register" name="PIO_IOFR" offset="0x3C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="PIO_IOFR__FRZKEY"/>
        </register>
      </register-group>
      <register-group name="PIO">
        <register-group name="PIO_GROUP" size="64" name-in-module="PIO_GROUP" offset="0x0" count="7"/>
        <register caption="PIO Slow Clock Divider Debouncing Register" name="PIO_SCDR" offset="0x500" rw="RW" size="4">
          <bitfield caption="Slow Clock Divider Selection for Debouncing" mask="0x00003FFF" name="DIV"/>
        </register>
        <register caption="PIO Write Protection Mode Register" name="PIO_WPMR" offset="0x5E0" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PIO_WPMR__WPKEY"/>
        </register>
        <register caption="PIO Write Protection Status Register" name="PIO_WPSR" offset="0x5E4" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="PIO Line Mask" name="PIO_MSKR__MSK">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="I/O Line Function" name="PIO_CFGR__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
        <value caption="Select the peripheral E for the selected I/O lines." name="PERIPH_E" value="0x5"/>
        <value caption="Select the peripheral F for the selected I/O lines." name="PERIPH_F" value="0x6"/>
        <value caption="Select the peripheral G for the selected I/O lines." name="PERIPH_G" value="0x7"/>
      </value-group>
      <value-group caption="Direction" name="PIO_CFGR__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="Pull-Up Enable" name="PIO_CFGR__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Pull-Down Enable" name="PIO_CFGR__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Open-Drain" name="PIO_CFGR__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Schmitt Trigger" name="PIO_CFGR__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="Drive Strength" name="PIO_CFGR__DRVSTR">
        <value caption="Output drive is 2mA" name="OUT_2m" value="0x0"/>
        <value caption="Output drive is 4mA" name="OUT_4m" value="0x1"/>
        <value caption="Output drive is 8mA" name="OUT_8m" value="0x2"/>
        <value caption="Output drive is 16mA" name="OUT_16m" value="0x3"/>
        <value caption="Output drive is 24mA" name="OUT_24m" value="0x4"/>
        <value caption="Output drive is 32mA" name="OUT_32m" value="0x5"/>
        <value caption="Output drive is 40mA" name="OUT_40m" value="0x6"/>
        <value caption="Output drive is 48mA" name="OUT_48m" value="0x7"/>
      </value-group>
      <value-group caption="Event Selection" name="PIO_CFGR__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="Physical Configuration Freeze Status (read-only)" name="PIO_CFGR__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="Interrupt Configuration Freeze Status (read-only)" name="PIO_CFGR__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="Freeze Key" name="PIO_IOFR__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PIO_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
    </module>
    <module name="PMC" caption="Power Management Controller" id="44113" version="A">
      <register-group name="PMC">
        <register caption="System Clock Enable Register" name="PMC_SCER" offset="0x0000" rw="W" size="4">
          <bitfield caption="Programmable Clock 0 Output Enable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Enable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Enable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Enable" mask="0x00000800" name="PCK3"/>
        </register>
        <register caption="System Clock Disable Register" name="PMC_SCDR" offset="0x0004" rw="W" size="4">
          <bitfield caption="Programmable Clock 0 Output Disable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Disable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Disable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Disable" mask="0x00000800" name="PCK3"/>
        </register>
        <register caption="System Clock Status Register" name="PMC_SCSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="Programmable Clock 0 Output Status" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Status" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Status" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Status" mask="0x00000800" name="PCK3"/>
        </register>
        <register caption="Main Oscillator Register" name="CKGR_MOR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Main Crystal Oscillator Enable" mask="0x00000001" name="MOSCXTEN"/>
          <bitfield caption="Main Crystal Oscillator Bypass" mask="0x00000002" name="MOSCXTBY"/>
          <bitfield caption="Main RC Oscillator Enable" mask="0x00000008" name="MOSCRCEN"/>
          <bitfield caption="Main RC Oscillator Frequency Selection" mask="0x00000070" name="MOSCRCF" values="CKGR_MOR__MOSCRCF"/>
          <bitfield caption="Main Crystal Oscillator Startup Time" mask="0x0000FF00" name="MOSCXTST"/>
          <bitfield caption="Write Access Password" mask="0x00FF0000" name="KEY" values="CKGR_MOR__KEY"/>
          <bitfield caption="Main Clock Oscillator Selection" mask="0x01000000" name="MOSCSEL"/>
          <bitfield caption="Clock Failure Detector Enable" mask="0x02000000" name="CFDEN"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Frequency Monitoring Enable" mask="0x04000000" name="EXT32KFME"/>
          <bitfield caption="Bad CPU Clock Reset Enable" mask="0x08000000" name="BCPURST"/>
          <bitfield caption="Bad CPU Clock Interrupt to NMIC Enable" mask="0x10000000" name="BCPUNMIC"/>
        </register>
        <register caption="Main Clock Frequency Register" name="CKGR_MCFR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Main Clock Frequency" mask="0x0000FFFF" name="MAINF"/>
          <bitfield caption="Main Clock Frequency Measure Ready" mask="0x00010000" name="MAINFRDY"/>
          <bitfield caption="RC Oscillator Frequency Measure (write-only)" mask="0x00100000" name="RCMEAS"/>
          <bitfield caption="Counter Clock Source Selection" mask="0x01000000" name="CCSS"/>
        </register>
        <register caption="PLLA Register" name="CKGR_PLLAR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="PLLA Front End Divider" mask="0x000000FF" name="DIVA" values="CKGR_PLLAR__DIVA"/>
          <bitfield caption="PLLA Counter" mask="0x00003F00" name="PLLACOUNT"/>
          <bitfield caption="VCO Frequency Configuratio" mask="0x0000C000" name="FREQ_VCO" values="CKGR_PLLAR__FREQ_VCO"/>
          <bitfield caption="PLLA Multiplier" mask="0x07FF0000" name="MULA"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
        </register>
        <register caption="PLLB Register" name="CKGR_PLLBR" offset="0x002C" rw="RW" size="4">
          <bitfield caption="PLLB Front End Divider" mask="0x000000FF" name="DIVB" values="CKGR_PLLBR__DIVB"/>
          <bitfield caption="PLLB Counter" mask="0x00003F00" name="PLLBCOUNT"/>
          <bitfield caption="VCO Frequency Configuration" mask="0x0000C000" name="FREQ_VCO" values="CKGR_PLLBR__FREQ_VCO"/>
          <bitfield caption="PLLB Multiplier" mask="0x07FF0000" name="MULB"/>
          <bitfield caption="PLLB Source Clock Selection" mask="0x60000000" name="SRCB" values="CKGR_PLLBR__SRCB"/>
        </register>
        <register caption="Master Clock Register" name="PMC_MCKR" offset="0x0030" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000003" name="CSS" values="PMC_MCKR__CSS"/>
          <bitfield caption="Processor Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_MCKR__PRES"/>
          <bitfield caption="Master Clock Division" mask="0x00000100" name="MDIV" values="PMC_MCKR__MDIV"/>
          <bitfield caption="Shall be always write at '0'" mask="0x00002000" name="ZERO"/>
        </register>
        <register caption="Programmable Clock Register" name="PMC_PCK" offset="0x40" rw="RW" size="4" count="4">
          <bitfield caption="Programmable Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000FF0" name="PRES"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMC_IER" offset="0x0060" rw="W" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Enable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Enable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="PLLB Lock Interrupt Enable" mask="0x00000004" name="LOCKB"/>
          <bitfield caption="Master Clock Ready Interrupt Enable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Enable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt Enable" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Enable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Oscillator Status Interrupt Enable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Enable" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Enable" mask="0x00200000" name="EXT32KERR"/>
          <bitfield caption="CPU Clock Monitor Interrupt Enable" mask="0x00800000" name="CPUMON"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMC_IDR" offset="0x0064" rw="W" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Disable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Disable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="PLLB Lock Interrupt Disable" mask="0x00000004" name="LOCKB"/>
          <bitfield caption="Master Clock Ready Interrupt Disable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Disable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt Disable" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Disable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Status Interrupt Disable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Disable" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Disable" mask="0x00200000" name="EXT32KERR"/>
          <bitfield caption="CPU Clock Monitor Interrupt Disable" mask="0x00800000" name="CPUMON"/>
        </register>
        <register caption="Status Register" name="PMC_SR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Status" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="PLLB Lock Status" mask="0x00000004" name="LOCKB"/>
          <bitfield caption="Master Clock Status" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Monitoring Domain Slow Clock Source Oscillator Selection" mask="0x00000080" name="OSCSELS"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Oscillator Status" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="Clock Failure Detector Status" mask="0x00080000" name="CFDS"/>
          <bitfield caption="Clock Failure Detector Fault Output Status" mask="0x00100000" name="FOS"/>
          <bitfield caption="Slow Crystal Oscillator Error" mask="0x00200000" name="EXT32KERR"/>
          <bitfield caption="CPU Clock Monitor Error" mask="0x00800000" name="CPUMON"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMC_IMR" offset="0x006C" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Mask" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Mask" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="PLLB Lock Interrupt Mask" mask="0x00000004" name="LOCKB"/>
          <bitfield caption="Master Clock Ready Interrupt Mask" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Mask" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt Mask" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Mask" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Status Interrupt Mask" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Mask" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Mask" mask="0x00200000" name="EXT32KERR"/>
          <bitfield caption="CPU Clock Monitor Error Interrupt Mask" mask="0x00800000" name="CPUMON"/>
        </register>
        <register caption="Fault Output Clear Register" name="PMC_FOCR" offset="0x0078" rw="W" size="4">
          <bitfield caption="Fault Output Clear" mask="0x00000001" name="FOCLR"/>
        </register>
        <register caption="PLL Configuration Register" name="PMC_PLL_CFG" offset="0x0080" rw="RW" size="4">
          <bitfield caption="PLLA Output Current" mask="0x0000000F" name="OUTCUR_PLLA" values="PMC_PLL_CFG__OUTCUR_PLLA"/>
          <bitfield caption="Internal Filter PLL - Select Internal Capaticance Value" mask="0x00003000" name="SCA" values="PMC_PLL_CFG__SCA"/>
          <bitfield caption="Internal Filter PLL - Select Internal Resistor Value" mask="0x0000C000" name="SRA" values="PMC_PLL_CFG__SRA"/>
          <bitfield caption="PLLB Output Current" mask="0x000F0000" name="OUTCUR_PLLB" values="PMC_PLL_CFG__OUTCUR_PLLB"/>
          <bitfield caption="Internal Filter PLL - Select Internal Capaticance Value" mask="0x30000000" name="SCB" values="PMC_PLL_CFG__SCB"/>
          <bitfield caption="Internal Filter PLL - Select Internal Resistor Value" mask="0xC0000000" name="SRB" values="PMC_PLL_CFG__SRB"/>
        </register>
        <register caption="Write Protection Mode Register" name="PMC_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PMC_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Peripheral Control Register" name="PMC_PCR" offset="0x010C" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="Generic Clock Source Selection" mask="0x00000700" name="GCLKCSS" values="PMC_PCR__GCLKCSS"/>
          <bitfield caption="Command" mask="0x00001000" name="CMD"/>
          <bitfield caption="Generic Clock Division Ratio" mask="0x0FF00000" name="GCLKDIV"/>
          <bitfield caption="Enable" mask="0x10000000" name="EN"/>
          <bitfield caption="Generic Clock Enable" mask="0x20000000" name="GCLKEN"/>
        </register>
        <register caption="Oscillator Calibration Register" name="PMC_OCR1" offset="0x0110" rw="RW" size="4">
          <bitfield caption="Main RC Oscillator Calibration Bits for 4 MHz" mask="0x0000007F" name="CAL4"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 4 MHz" mask="0x00000080" name="SEL4"/>
          <bitfield caption="Main RC Oscillator Calibration Bits for 8 MHz" mask="0x00007F00" name="CAL8"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 8 MHz" mask="0x00008000" name="SEL8"/>
          <bitfield caption="Main RC Oscillator Calibration Bits for 12 MHz" mask="0x007F0000" name="CAL12"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 10 MHz" mask="0x00800000" name="SEL10"/>
          <bitfield caption="Main RC Oscillator Calibration Bits for 10 MHz" mask="0x7F000000" name="CAL10"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 12 MHz" mask="0x80000000" name="SEL12"/>
        </register>
        <register caption="PLL Maximum Multiplier Value Register" name="PMC_PMMR" offset="0x0130" rw="RW" size="4">
          <bitfield caption="PLLA Maximum Allowed Multiplier Value" mask="0x000007FF" name="PLLA_MMAX"/>
          <bitfield caption="PLLB Maximum Allowed Multiplier Value" mask="0x07FF0000" name="PLLB_MMAX"/>
        </register>
        <register caption="CPU Monitor Limits Register" name="PMC_CPULIM" offset="0x0160" rw="RW" size="4">
          <bitfield caption="CPU Monitoring Low IT Limit" mask="0x000000FF" name="CPU_LOW_IT"/>
          <bitfield caption="CPU Monitoring High IT Limit" mask="0x0000FF00" name="CPU_HIGH_IT"/>
          <bitfield caption="CPU Monitoring Low RESET Limit" mask="0x00FF0000" name="CPU_LOW_RES"/>
          <bitfield caption="CPU Monitoring High Reset Limit" mask="0xFF000000" name="CPU_HIGH_RES"/>
        </register>
        <register caption="Peripheral Clock Status Register 0" name="PMC_CSR0" offset="0x0170" rw="R" size="4">
          <bitfield caption="Peripheral Clock 0 Status" mask="0x00000001" name="PID0"/>
          <bitfield caption="Peripheral Clock 1 Status" mask="0x00000002" name="PID1"/>
          <bitfield caption="Peripheral Clock 2 Status" mask="0x00000004" name="PID2"/>
          <bitfield caption="Peripheral Clock 3 Status" mask="0x00000008" name="PID3"/>
          <bitfield caption="Peripheral Clock 4 Status" mask="0x00000010" name="PID4"/>
          <bitfield caption="Peripheral Clock 5 Status" mask="0x00000020" name="PID5"/>
          <bitfield caption="Peripheral Clock 6 Status" mask="0x00000040" name="PID6"/>
          <bitfield caption="Peripheral Clock 7 Status" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Status" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Status" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Peripheral Clock Status Register 1" name="PMC_CSR1" offset="0x0174" rw="R" size="4">
          <bitfield caption="Peripheral Clock 32 Status" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Status" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Status" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Status" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Status" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Status" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Status" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Status" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Status" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Status" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Status" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Status" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Status" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Status" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Status" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Status" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Status" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Status" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 52 Status" mask="0x00100000" name="PID52"/>
          <bitfield caption="Peripheral Clock 53 Status" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral Clock 54 Status" mask="0x00400000" name="PID54"/>
          <bitfield caption="Peripheral Clock 55 Status" mask="0x00800000" name="PID55"/>
          <bitfield caption="Peripheral Clock 56 Status" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Status" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Status" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Status" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Status" mask="0x10000000" name="PID60"/>
          <bitfield caption="Peripheral Clock 61 Status" mask="0x20000000" name="PID61"/>
          <bitfield caption="Peripheral Clock 62 Status" mask="0x40000000" name="PID62"/>
          <bitfield caption="Peripheral Clock 63 Status" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Peripheral Clock Status Register 2" name="PMC_CSR2" offset="0x0178" rw="R" size="4">
          <bitfield caption="Peripheral Clock 64 Status" mask="0x00000001" name="PID64"/>
          <bitfield caption="Peripheral Clock 65 Status" mask="0x00000002" name="PID65"/>
          <bitfield caption="Peripheral Clock 66 Status" mask="0x00000004" name="PID66"/>
          <bitfield caption="Peripheral Clock 67 Status" mask="0x00000008" name="PID67"/>
          <bitfield caption="Peripheral Clock 68 Status" mask="0x00000010" name="PID68"/>
          <bitfield caption="Peripheral Clock 69 Status" mask="0x00000020" name="PID69"/>
          <bitfield caption="Peripheral Clock 70 Status" mask="0x00000040" name="PID70"/>
          <bitfield caption="Peripheral Clock 71 Status" mask="0x00000080" name="PID71"/>
          <bitfield caption="Peripheral Clock 72 Status" mask="0x00000100" name="PID72"/>
          <bitfield caption="Peripheral Clock 73 Status" mask="0x00000200" name="PID73"/>
          <bitfield caption="Peripheral Clock 74 Status" mask="0x00000400" name="PID74"/>
          <bitfield caption="Peripheral Clock 75 Status" mask="0x00000800" name="PID75"/>
          <bitfield caption="Peripheral Clock 76 Status" mask="0x00001000" name="PID76"/>
          <bitfield caption="Peripheral Clock 77 Status" mask="0x00002000" name="PID77"/>
          <bitfield caption="Peripheral Clock 78 Status" mask="0x00004000" name="PID78"/>
          <bitfield caption="Peripheral Clock 79 Status" mask="0x00008000" name="PID79"/>
          <bitfield caption="Peripheral Clock 80 Status" mask="0x00010000" name="PID80"/>
          <bitfield caption="Peripheral Clock 81 Status" mask="0x00020000" name="PID81"/>
          <bitfield caption="Peripheral Clock 82 Status" mask="0x00040000" name="PID82"/>
          <bitfield caption="Peripheral Clock 83 Status" mask="0x00080000" name="PID83"/>
          <bitfield caption="Peripheral Clock 84 Status" mask="0x00100000" name="PID84"/>
          <bitfield caption="Peripheral Clock 85 Status" mask="0x00200000" name="PID85"/>
          <bitfield caption="Peripheral Clock 86 Status" mask="0x00400000" name="PID86"/>
          <bitfield caption="Peripheral Clock 87 Status" mask="0x00800000" name="PID87"/>
          <bitfield caption="Peripheral Clock 88 Status" mask="0x01000000" name="PID88"/>
          <bitfield caption="Peripheral Clock 89 Status" mask="0x02000000" name="PID89"/>
          <bitfield caption="Peripheral Clock 90 Status" mask="0x04000000" name="PID90"/>
          <bitfield caption="Peripheral Clock 91 Status" mask="0x08000000" name="PID91"/>
          <bitfield caption="Peripheral Clock 92 Status" mask="0x10000000" name="PID92"/>
          <bitfield caption="Peripheral Clock 93 Status" mask="0x20000000" name="PID93"/>
          <bitfield caption="Peripheral Clock 94 Status" mask="0x40000000" name="PID94"/>
          <bitfield caption="Peripheral Clock 95 Status" mask="0x80000000" name="PID95"/>
        </register>
        <register caption="Peripheral Clock Status Register 3" name="PMC_CSR3" offset="0x017C" rw="R" size="4">
          <bitfield caption="Peripheral Clock 96 Status" mask="0x00000001" name="PID96"/>
          <bitfield caption="Peripheral Clock 97 Status" mask="0x00000002" name="PID97"/>
          <bitfield caption="Peripheral Clock 98 Status" mask="0x00000004" name="PID98"/>
          <bitfield caption="Peripheral Clock 99 Status" mask="0x00000008" name="PID99"/>
          <bitfield caption="Peripheral Clock 100 Status" mask="0x00000010" name="PID100"/>
          <bitfield caption="Peripheral Clock 101 Status" mask="0x00000020" name="PID101"/>
          <bitfield caption="Peripheral Clock 102 Status" mask="0x00000040" name="PID102"/>
          <bitfield caption="Peripheral Clock 103 Status" mask="0x00000080" name="PID103"/>
          <bitfield caption="Peripheral Clock 104 Status" mask="0x00000100" name="PID104"/>
          <bitfield caption="Peripheral Clock 105 Status" mask="0x00000200" name="PID105"/>
          <bitfield caption="Peripheral Clock 106 Status" mask="0x00000400" name="PID106"/>
          <bitfield caption="Peripheral Clock 107 Status" mask="0x00000800" name="PID107"/>
          <bitfield caption="Peripheral Clock 108 Status" mask="0x00001000" name="PID108"/>
          <bitfield caption="Peripheral Clock 109 Status" mask="0x00002000" name="PID109"/>
          <bitfield caption="Peripheral Clock 110 Status" mask="0x00004000" name="PID110"/>
          <bitfield caption="Peripheral Clock 111 Status" mask="0x00008000" name="PID111"/>
          <bitfield caption="Peripheral Clock 112 Status" mask="0x00010000" name="PID112"/>
          <bitfield caption="Peripheral Clock 113 Status" mask="0x00020000" name="PID113"/>
          <bitfield caption="Peripheral Clock 114 Status" mask="0x00040000" name="PID114"/>
          <bitfield caption="Peripheral Clock 115 Status" mask="0x00080000" name="PID115"/>
          <bitfield caption="Peripheral Clock 116 Status" mask="0x00100000" name="PID116"/>
          <bitfield caption="Peripheral Clock 117 Status" mask="0x00200000" name="PID117"/>
          <bitfield caption="Peripheral Clock 118 Status" mask="0x00400000" name="PID118"/>
          <bitfield caption="Peripheral Clock 119 Status" mask="0x00800000" name="PID119"/>
          <bitfield caption="Peripheral Clock 120 Status" mask="0x01000000" name="PID120"/>
          <bitfield caption="Peripheral Clock 121 Status" mask="0x02000000" name="PID121"/>
          <bitfield caption="Peripheral Clock 122 Status" mask="0x04000000" name="PID122"/>
          <bitfield caption="Peripheral Clock 123 Status" mask="0x08000000" name="PID123"/>
          <bitfield caption="Peripheral Clock 124 Status" mask="0x10000000" name="PID124"/>
          <bitfield caption="Peripheral Clock 125 Status" mask="0x20000000" name="PID125"/>
          <bitfield caption="Peripheral Clock 126 Status" mask="0x40000000" name="PID126"/>
          <bitfield caption="Peripheral Clock 127 Status" mask="0x80000000" name="PID127"/>
        </register>
        <register caption="Generic Clock Status Register 0" name="PMC_GCSR0" offset="0x0190" rw="R" size="4">
          <bitfield caption="Generic Clock 0 Status" mask="0x00000001" name="GPID0"/>
          <bitfield caption="Generic Clock 1 Status" mask="0x00000002" name="GPID1"/>
          <bitfield caption="Generic Clock 2 Status" mask="0x00000004" name="GPID2"/>
          <bitfield caption="Generic Clock 3 Status" mask="0x00000008" name="GPID3"/>
          <bitfield caption="Generic Clock 4 Status" mask="0x00000010" name="GPID4"/>
          <bitfield caption="Generic Clock 5 Status" mask="0x00000020" name="GPID5"/>
          <bitfield caption="Generic Clock 6 Status" mask="0x00000040" name="GPID6"/>
          <bitfield caption="Generic Clock 7 Status" mask="0x00000080" name="GPID7"/>
          <bitfield caption="Generic Clock 8 Status" mask="0x00000100" name="GPID8"/>
          <bitfield caption="Generic Clock 9 Status" mask="0x00000200" name="GPID9"/>
          <bitfield caption="Generic Clock 10 Status" mask="0x00000400" name="GPID10"/>
          <bitfield caption="Generic Clock 11 Status" mask="0x00000800" name="GPID11"/>
          <bitfield caption="Generic Clock 12 Status" mask="0x00001000" name="GPID12"/>
          <bitfield caption="Generic Clock 13 Status" mask="0x00002000" name="GPID13"/>
          <bitfield caption="Generic Clock 14 Status" mask="0x00004000" name="GPID14"/>
          <bitfield caption="Generic Clock 15 Status" mask="0x00008000" name="GPID15"/>
          <bitfield caption="Generic Clock 16 Status" mask="0x00010000" name="GPID16"/>
          <bitfield caption="Generic Clock 17 Status" mask="0x00020000" name="GPID17"/>
          <bitfield caption="Generic Clock 18 Status" mask="0x00040000" name="GPID18"/>
          <bitfield caption="Generic Clock 19 Status" mask="0x00080000" name="GPID19"/>
          <bitfield caption="Generic Clock 20 Status" mask="0x00100000" name="GPID20"/>
          <bitfield caption="Generic Clock 21 Status" mask="0x00200000" name="GPID21"/>
          <bitfield caption="Generic Clock 22 Status" mask="0x00400000" name="GPID22"/>
          <bitfield caption="Generic Clock 23 Status" mask="0x00800000" name="GPID23"/>
          <bitfield caption="Generic Clock 24 Status" mask="0x01000000" name="GPID24"/>
          <bitfield caption="Generic Clock 25 Status" mask="0x02000000" name="GPID25"/>
          <bitfield caption="Generic Clock 26 Status" mask="0x04000000" name="GPID26"/>
          <bitfield caption="Generic Clock 27 Status" mask="0x08000000" name="GPID27"/>
          <bitfield caption="Generic Clock 28 Status" mask="0x10000000" name="GPID28"/>
          <bitfield caption="Generic Clock 29 Status" mask="0x20000000" name="GPID29"/>
          <bitfield caption="Generic Clock 30 Status" mask="0x40000000" name="GPID30"/>
          <bitfield caption="Generic Clock 31 Status" mask="0x80000000" name="GPID31"/>
        </register>
        <register caption="Generic Clock Status Register 1" name="PMC_GCSR1" offset="0x0194" rw="R" size="4">
          <bitfield caption="Generic Clock 32 Status" mask="0x00000001" name="GPID32"/>
          <bitfield caption="Generic Clock 33 Status" mask="0x00000002" name="GPID33"/>
          <bitfield caption="Generic Clock 34 Status" mask="0x00000004" name="GPID34"/>
          <bitfield caption="Generic Clock 35 Status" mask="0x00000008" name="GPID35"/>
          <bitfield caption="Generic Clock 36 Status" mask="0x00000010" name="GPID36"/>
          <bitfield caption="Generic Clock 37 Status" mask="0x00000020" name="GPID37"/>
          <bitfield caption="Generic Clock 38 Status" mask="0x00000040" name="GPID38"/>
          <bitfield caption="Generic Clock 39 Status" mask="0x00000080" name="GPID39"/>
          <bitfield caption="Generic Clock 40 Status" mask="0x00000100" name="GPID40"/>
          <bitfield caption="Generic Clock 41 Status" mask="0x00000200" name="GPID41"/>
          <bitfield caption="Generic Clock 42 Status" mask="0x00000400" name="GPID42"/>
          <bitfield caption="Generic Clock 43 Status" mask="0x00000800" name="GPID43"/>
          <bitfield caption="Generic Clock 44 Status" mask="0x00001000" name="GPID44"/>
          <bitfield caption="Generic Clock 45 Status" mask="0x00002000" name="GPID45"/>
          <bitfield caption="Generic Clock 46 Status" mask="0x00004000" name="GPID46"/>
          <bitfield caption="Generic Clock 47 Status" mask="0x00008000" name="GPID47"/>
          <bitfield caption="Generic Clock 48 Status" mask="0x00010000" name="GPID48"/>
          <bitfield caption="Generic Clock 49 Status" mask="0x00020000" name="GPID49"/>
          <bitfield caption="Generic Clock 50 Status" mask="0x00040000" name="GPID50"/>
          <bitfield caption="Generic Clock 51 Status" mask="0x00080000" name="GPID51"/>
          <bitfield caption="Generic Clock 52 Status" mask="0x00100000" name="GPID52"/>
          <bitfield caption="Generic Clock 53 Status" mask="0x00200000" name="GPID53"/>
          <bitfield caption="Generic Clock 54 Status" mask="0x00400000" name="GPID54"/>
          <bitfield caption="Generic Clock 55 Status" mask="0x00800000" name="GPID55"/>
          <bitfield caption="Generic Clock 56 Status" mask="0x01000000" name="GPID56"/>
          <bitfield caption="Generic Clock 57 Status" mask="0x02000000" name="GPID57"/>
          <bitfield caption="Generic Clock 58 Status" mask="0x04000000" name="GPID58"/>
          <bitfield caption="Generic Clock 59 Status" mask="0x08000000" name="GPID59"/>
          <bitfield caption="Generic Clock 60 Status" mask="0x10000000" name="GPID60"/>
          <bitfield caption="Generic Clock 61 Status" mask="0x20000000" name="GPID61"/>
          <bitfield caption="Generic Clock 62 Status" mask="0x40000000" name="GPID62"/>
          <bitfield caption="Generic Clock 63 Status" mask="0x80000000" name="GPID63"/>
        </register>
        <register caption="Generic Clock Status Register 2" name="PMC_GCSR2" offset="0x0198" rw="R" size="4">
          <bitfield caption="Generic Clock 64 Status" mask="0x00000001" name="GPID64"/>
          <bitfield caption="Generic Clock 65 Status" mask="0x00000002" name="GPID65"/>
          <bitfield caption="Generic Clock 66 Status" mask="0x00000004" name="GPID66"/>
          <bitfield caption="Generic Clock 67 Status" mask="0x00000008" name="GPID67"/>
          <bitfield caption="Generic Clock 68 Status" mask="0x00000010" name="GPID68"/>
          <bitfield caption="Generic Clock 69 Status" mask="0x00000020" name="GPID69"/>
          <bitfield caption="Generic Clock 70 Status" mask="0x00000040" name="GPID70"/>
          <bitfield caption="Generic Clock 71 Status" mask="0x00000080" name="GPID71"/>
          <bitfield caption="Generic Clock 72 Status" mask="0x00000100" name="GPID72"/>
          <bitfield caption="Generic Clock 73 Status" mask="0x00000200" name="GPID73"/>
          <bitfield caption="Generic Clock 74 Status" mask="0x00000400" name="GPID74"/>
          <bitfield caption="Generic Clock 75 Status" mask="0x00000800" name="GPID75"/>
          <bitfield caption="Generic Clock 76 Status" mask="0x00001000" name="GPID76"/>
          <bitfield caption="Generic Clock 77 Status" mask="0x00002000" name="GPID77"/>
          <bitfield caption="Generic Clock 78 Status" mask="0x00004000" name="GPID78"/>
          <bitfield caption="Generic Clock 79 Status" mask="0x00008000" name="GPID79"/>
          <bitfield caption="Generic Clock 80 Status" mask="0x00010000" name="GPID80"/>
          <bitfield caption="Generic Clock 81 Status" mask="0x00020000" name="GPID81"/>
          <bitfield caption="Generic Clock 82 Status" mask="0x00040000" name="GPID82"/>
          <bitfield caption="Generic Clock 83 Status" mask="0x00080000" name="GPID83"/>
          <bitfield caption="Generic Clock 84 Status" mask="0x00100000" name="GPID84"/>
          <bitfield caption="Generic Clock 85 Status" mask="0x00200000" name="GPID85"/>
          <bitfield caption="Generic Clock 86 Status" mask="0x00400000" name="GPID86"/>
          <bitfield caption="Generic Clock 87 Status" mask="0x00800000" name="GPID87"/>
          <bitfield caption="Generic Clock 88 Status" mask="0x01000000" name="GPID88"/>
          <bitfield caption="Generic Clock 89 Status" mask="0x02000000" name="GPID89"/>
          <bitfield caption="Generic Clock 90 Status" mask="0x04000000" name="GPID90"/>
          <bitfield caption="Generic Clock 91 Status" mask="0x08000000" name="GPID91"/>
          <bitfield caption="Generic Clock 92 Status" mask="0x10000000" name="GPID92"/>
          <bitfield caption="Generic Clock 93 Status" mask="0x20000000" name="GPID93"/>
          <bitfield caption="Generic Clock 94 Status" mask="0x40000000" name="GPID94"/>
          <bitfield caption="Generic Clock 95 Status" mask="0x80000000" name="GPID95"/>
        </register>
        <register caption="Generic Clock Status Register 3" name="PMC_GCSR3" offset="0x019C" rw="R" size="4">
          <bitfield caption="Generic Clock 96 Status" mask="0x00000001" name="GPID96"/>
          <bitfield caption="Generic Clock 97 Status" mask="0x00000002" name="GPID97"/>
          <bitfield caption="Generic Clock 98 Status" mask="0x00000004" name="GPID98"/>
          <bitfield caption="Generic Clock 99 Status" mask="0x00000008" name="GPID99"/>
          <bitfield caption="Generic Clock 100 Status" mask="0x00000010" name="GPID100"/>
          <bitfield caption="Generic Clock 101 Status" mask="0x00000020" name="GPID101"/>
          <bitfield caption="Generic Clock 102 Status" mask="0x00000040" name="GPID102"/>
          <bitfield caption="Generic Clock 103 Status" mask="0x00000080" name="GPID103"/>
          <bitfield caption="Generic Clock 104 Status" mask="0x00000100" name="GPID104"/>
          <bitfield caption="Generic Clock 105 Status" mask="0x00000200" name="GPID105"/>
          <bitfield caption="Generic Clock 106 Status" mask="0x00000400" name="GPID106"/>
          <bitfield caption="Generic Clock 107 Status" mask="0x00000800" name="GPID107"/>
          <bitfield caption="Generic Clock 108 Status" mask="0x00001000" name="GPID108"/>
          <bitfield caption="Generic Clock 109 Status" mask="0x00002000" name="GPID109"/>
          <bitfield caption="Generic Clock 110 Status" mask="0x00004000" name="GPID110"/>
          <bitfield caption="Generic Clock 111 Status" mask="0x00008000" name="GPID111"/>
          <bitfield caption="Generic Clock 112 Status" mask="0x00010000" name="GPID112"/>
          <bitfield caption="Generic Clock 113 Status" mask="0x00020000" name="GPID113"/>
          <bitfield caption="Generic Clock 114 Status" mask="0x00040000" name="GPID114"/>
          <bitfield caption="Generic Clock 115 Status" mask="0x00080000" name="GPID115"/>
          <bitfield caption="Generic Clock 116 Status" mask="0x00100000" name="GPID116"/>
          <bitfield caption="Generic Clock 117 Status" mask="0x00200000" name="GPID117"/>
          <bitfield caption="Generic Clock 118 Status" mask="0x00400000" name="GPID118"/>
          <bitfield caption="Generic Clock 119 Status" mask="0x00800000" name="GPID119"/>
          <bitfield caption="Generic Clock 120 Status" mask="0x01000000" name="GPID120"/>
          <bitfield caption="Generic Clock 122 Status" mask="0x06000000" name="GPID122"/>
          <bitfield caption="Generic Clock 123 Status" mask="0x08000000" name="GPID123"/>
          <bitfield caption="Generic Clock 124 Status" mask="0x10000000" name="GPID124"/>
          <bitfield caption="Generic Clock 125 Status" mask="0x20000000" name="GPID125"/>
          <bitfield caption="Generic Clock 126 Status" mask="0x40000000" name="GPID126"/>
          <bitfield caption="Generic Clock 127 Status" mask="0x80000000" name="GPID127"/>
        </register>
        <register caption="Oscillator Control Register 2" name="PMC_OSC2" offset="0x01B0" rw="RW" size="4">
          <bitfield caption="Enable" mask="0x00000001" name="EN"/>
          <bitfield caption="2nd Oscillator Frequency Selection" mask="0x00000030" name="OSCRCF" values="PMC_OSC2__OSCRCF"/>
          <bitfield caption="Enable Calibration Register Write" mask="0x00000100" name="EN_WR_CALIB"/>
          <bitfield caption="Register Write Access Password" mask="0x00FF0000" name="KEY" values="PMC_OSC2__KEY"/>
        </register>
        <register caption="Oscillator Calibration Register 2" name="PMC_OCR2" offset="0x01B4" rw="RW" size="4">
          <bitfield caption="Main RC Oscillator Calibration Bits for 4 MHz" mask="0x0000007F" name="CAL4"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 4 MHz" mask="0x00000080" name="SEL4"/>
          <bitfield caption="Main RC Oscillator Calibration Bits for 8 MHz" mask="0x00007F00" name="CAL8"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 8 MHz" mask="0x00008000" name="SEL8"/>
          <bitfield caption="Main RC Oscillator Calibration Bits for 12 MHz" mask="0x007F0000" name="CAL12"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 12 MHz" mask="0x00800000" name="SEL12"/>
          <bitfield caption="Main RC Oscillator Calibration Bits for 10 MHz" mask="0x7F000000" name="CAL10"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits for 10 MHz" mask="0x80000000" name="SEL10"/>
        </register>
      </register-group>
      <value-group caption="Main RC Oscillator Frequency Selection" name="CKGR_MOR__MOSCRCF">
        <value caption="The RC oscillator frequency is at 4 MHz" name="_4_MHZ" value="0x0"/>
        <value caption="The RC oscillator frequency is at 8 MHz" name="_8_MHZ" value="0x1"/>
        <value caption="The RC oscillator frequency is at 10 MHz" name="_10_MHZ" value="0x2"/>
        <value caption="The RC oscillator frequency is at 12 MHz" name="_12_MHZ" value="0x3"/>
      </value-group>
      <value-group caption="Write Access Password" name="CKGR_MOR__KEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x37"/>
      </value-group>
      <value-group caption="PLLA Front End Divider" name="CKGR_PLLAR__DIVA">
        <value caption="PLLA is disabled." name="_0" value="0"/>
        <value caption="Divider is bypassed (divide by 1) and PLLA is enabled." name="BYPASS" value="1"/>
      </value-group>
      <value-group caption="VCO Frequency Configuratio" name="CKGR_PLLAR__FREQ_VCO">
        <value caption="Frequency range: 40-80 MHz" name="VCO0" value="0x0"/>
        <value caption="Frequency range: 70-150 MHz" name="VCO1" value="0x1"/>
        <value caption="Frequency range: 125-275 MHz" name="VCO2" value="0x2"/>
        <value caption="Frequency range: 250-450 MHz" name="VCO3" value="0x3"/>
      </value-group>
      <value-group caption="PLLB Front End Divider" name="CKGR_PLLBR__DIVB">
        <value caption="PLLBis disabled." name="_0" value="0"/>
        <value caption="Divider is bypassed (divide by 1) and PLLB is enabled." name="BYPASS" value="1"/>
      </value-group>
      <value-group caption="VCO Frequency Configuration" name="CKGR_PLLBR__FREQ_VCO">
        <value caption="Frequency range: 40-80 MHz" name="VCO0" value="0x0"/>
        <value caption="Frequency range: 70-150 MHz" name="VCO1" value="0x1"/>
        <value caption="Frequency range: 125-275 MHz" name="VCO2" value="0x2"/>
        <value caption="Frequency range: 250-450 MHz" name="VCO3" value="0x3"/>
      </value-group>
      <value-group caption="PLLB Source Clock Selection" name="CKGR_PLLBR__SRCB">
        <value caption="MAINCK is the source clock of PLLB." name="MAINCK" value="0x0"/>
        <value caption="RC2CK is the source clock of PLLB." name="RC2CK" value="0x2"/>
      </value-group>
      <value-group caption="Master Clock Source Selection" name="PMC_MCKR__CSS">
        <value caption="MD_SLCK is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
      </value-group>
      <value-group caption="Processor Clock Prescaler" name="PMC_MCKR__PRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLK_32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLK_64" value="0x6"/>
      </value-group>
      <value-group caption="Master Clock Division" name="PMC_MCKR__MDIV">
        <value caption="MCK is FCLK divided by 1." name="EQ_PCK" value="0"/>
        <value caption="MCK is FCLK divided by 2." name="PCK_DIV2" value="1"/>
      </value-group>
      <value-group caption="Programmable Clock Source Selection" name="PMC_PCK__CSS">
        <value caption="MD_SLCK is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="PLLBCKDIV is selected" name="PLLB_CLK" value="0x3"/>
        <value caption="MCK is selected" name="MCK" value="0x4"/>
      </value-group>
      <value-group caption="PLLA Output Current" name="PMC_PLL_CFG__OUTCUR_PLLA">
        <value caption="0.5 mA" name="ICP0" value="0x0"/>
        <value caption="0.75 mA" name="ICP1" value="0x1"/>
        <value caption="1 mA" name="ICP2" value="0x2"/>
        <value caption="1.25 mA" name="ICP3" value="0x3"/>
      </value-group>
      <value-group caption="Internal Filter PLL - Select Internal Capaticance Value" name="PMC_PLL_CFG__SCA">
        <value caption="20 pF" name="SC_VAL_20p" value="0x0"/>
        <value caption="40 pF" name="SC_VAL_40p" value="0x1"/>
        <value caption="30 pF" name="SC_VAL_30p" value="0x2"/>
        <value caption="60 pF" name="SC_VAL_60p" value="0x3"/>
      </value-group>
      <value-group caption="Internal Filter PLL - Select Internal Resistor Value" name="PMC_PLL_CFG__SRA">
        <value caption="24 Ohms" name="SR_VAL_24K" value="0x0"/>
        <value caption="6 Ohms" name="SR_VAL_6K" value="0x1"/>
        <value caption="3 Ohms" name="SR_VAL_3K" value="0x2"/>
        <value caption="12 Ohms" name="SR_VAL_12K" value="0x3"/>
      </value-group>
      <value-group caption="PLLB Output Current" name="PMC_PLL_CFG__OUTCUR_PLLB">
        <value caption="0.5 mA" name="ICP0" value="0x0"/>
        <value caption="0.75 mA" name="ICP1" value="0x1"/>
        <value caption="1 mA" name="ICP2" value="0x2"/>
        <value caption="1.25 mA" name="ICP3" value="0x3"/>
      </value-group>
      <value-group caption="Internal Filter PLL - Select Internal Capaticance Value" name="PMC_PLL_CFG__SCB">
        <value caption="20 pF" name="SC_VAL_20p" value="0x0"/>
        <value caption="40 pF" name="SC_VAL_40p" value="0x1"/>
        <value caption="30 pF" name="SC_VAL_30p" value="0x2"/>
        <value caption="60 pF" name="SC_VAL_60p" value="0x3"/>
      </value-group>
      <value-group caption="Internal Filter PLL - Select Internal Resistor Value" name="PMC_PLL_CFG__SRB">
        <value caption="24 Ohms" name="SR_VAL_24K" value="0x0"/>
        <value caption="6 Ohms" name="SR_VAL_6K" value="0x1"/>
        <value caption="3 Ohms" name="SR_VAL_3K" value="0x2"/>
        <value caption="12 Ohms" name="SR_VAL_12K" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x504D43"/>
      </value-group>
      <value-group caption="Generic Clock Source Selection" name="PMC_PCR__GCLKCSS">
        <value caption="MD_SLCK is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="PLLBCK is selected" name="PLLB_CLK" value="0x3"/>
        <value caption="MCK is selected" name="MCK_CLK" value="0x4"/>
        <value caption="RC2 is selected" name="MCK_RC2" value="0x5"/>
      </value-group>
      <value-group caption="2nd Oscillator Frequency Selection" name="PMC_OSC2__OSCRCF">
        <value caption="The 2nd RC oscillator frequency is at 4 MHZ" name="_4_MHZ" value="0x0"/>
        <value caption="The 2nd RC oscillator frequency is at 8 MHZ" name="_8_MHZ" value="0x1"/>
        <value caption="The 2nd RC oscillator frequency is at 10 MHZ" name="_10_MHZ" value="0x2"/>
        <value caption="The 2nd RC oscillator frequency is at 12 MHZ" name="_12_MHZ" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PMC_OSC2__KEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x37"/>
      </value-group>
    </module>
    <module name="PWM" caption="Pulse Width Modulation Controller" id="6343" version="ZB">
      <register-group name="PWM_CH_NUM" size="32">
        <register caption="PWM Channel Mode Register" name="PWM_CMR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR0__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG" values="PWM_CMR0__CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL" values="PWM_CMR0__CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES" values="PWM_CMR0__CES"/>
          <bitfield caption="Update Selection" mask="0x00000800" name="UPDS" values="PWM_CMR0__UPDS"/>
          <bitfield caption="Disabled Polarity Inverted" mask="0x00001000" name="DPOLI"/>
          <bitfield caption="Timer Counter Trigger Selection" mask="0x00002000" name="TCTS"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
          <bitfield caption="Push-Pull Mode" mask="0x00080000" name="PPM"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register" name="PWM_CDTY" offset="0x04" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register" name="PWM_CDTYUPD" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register" name="PWM_CPRD" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register" name="PWM_CPRDUPD" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register" name="PWM_CCNT" offset="0x14" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register" name="PWM_DT" offset="0x18" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register" name="PWM_DTUPD" offset="0x1C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
      </register-group>
      <register-group name="PWM_CMP" size="16">
        <register caption="PWM Comparison x Value Register" name="PWM_CMPV" offset="0x00" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM" values="PWM_CMPV0__CVM"/>
        </register>
        <register caption="PWM Comparison x Value Update Register" name="PWM_CMPVUPD" offset="0x04" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison x Mode Register" name="PWM_CMPM" offset="0x08" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison x Mode Update Register" name="PWM_CMPMUPD" offset="0x0C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
      </register-group>
      <register-group name="PWM">
        <register caption="PWM Clock Register" name="PWM_CLK" offset="0x00" rw="RW" size="4">
          <bitfield caption="CLKA Divide Factor" mask="0x000000FF" name="DIVA" values="PWM_CLK__DIVA"/>
          <bitfield caption="CLKA Source Clock Selection" mask="0x00000F00" name="PREA" values="PWM_CLK__PREA"/>
          <bitfield caption="CLKB Divide Factor" mask="0x00FF0000" name="DIVB" values="PWM_CLK__DIVB"/>
          <bitfield caption="CLKB Source Clock Selection" mask="0x0F000000" name="PREB" values="PWM_CLK__PREB"/>
        </register>
        <register caption="PWM Enable Register" name="PWM_ENA" offset="0x04" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Disable Register" name="PWM_DIS" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Status Register" name="PWM_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Interrupt Enable Register 1" name="PWM_IER1" offset="0x10" rw="W" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Enable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Enable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Enable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Enable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Enable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Enable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Enable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Enable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Disable Register 1" name="PWM_IDR1" offset="0x14" rw="W" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Disable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Disable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Disable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Disable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Disable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Disable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Disable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Disable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Mask Register 1" name="PWM_IMR1" offset="0x18" rw="R" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Mask" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Mask" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Mask" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Mask" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Mask" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Mask" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Mask" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Mask" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Status Register 1" name="PWM_ISR1" offset="0x1C" rw="R" size="4">
          <bitfield caption="Counter Event on Channel 0" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Sync Channels Mode Register" name="PWM_SCM" offset="0x20" rw="RW" size="4">
          <bitfield caption="Synchronous Channel 0" mask="0x00000001" name="SYNC0"/>
          <bitfield caption="Synchronous Channel 1" mask="0x00000002" name="SYNC1"/>
          <bitfield caption="Synchronous Channel 2" mask="0x00000004" name="SYNC2"/>
          <bitfield caption="Synchronous Channel 3" mask="0x00000008" name="SYNC3"/>
          <bitfield caption="Synchronous Channels Update Mode" mask="0x00030000" name="UPDM" values="PWM_SCM__UPDM"/>
          <bitfield caption="DMA Controller Transfer Request Mode" mask="0x00100000" name="PTRM"/>
          <bitfield caption="DMA Controller Transfer Request Comparison Selection" mask="0x00E00000" name="PTRCS"/>
        </register>
        <register caption="PWM DMA Register" name="PWM_DMAR" offset="0x24" rw="W" size="4">
          <bitfield caption="Duty-Cycle Holding Register for DMA Access" mask="0x00FFFFFF" name="DMADUTY"/>
        </register>
        <register caption="PWM Sync Channels Update Control Register" name="PWM_SCUC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Synchronous Channels Update Unlock" mask="0x00000001" name="UPDULOCK"/>
        </register>
        <register caption="PWM Sync Channels Update Period Register" name="PWM_SCUP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Update Period" mask="0x0000000F" name="UPR"/>
          <bitfield caption="Update Period Counter" mask="0x000000F0" name="UPRCNT"/>
        </register>
        <register caption="PWM Sync Channels Update Period Update Register" name="PWM_SCUPUPD" offset="0x30" rw="W" size="4">
          <bitfield caption="Update Period Update" mask="0x0000000F" name="UPRUPD"/>
        </register>
        <register caption="PWM Interrupt Enable Register 2" name="PWM_IER2" offset="0x34" rw="W" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Enable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Enable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Enable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Enable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Enable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Enable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Enable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Enable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Enable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Enable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Enable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Enable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Enable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Enable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Enable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Enable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Enable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Enable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Disable Register 2" name="PWM_IDR2" offset="0x38" rw="W" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Disable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Disable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Disable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Disable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Disable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Disable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Disable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Disable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Disable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Disable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Disable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Disable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Disable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Disable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Disable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Disable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Disable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Disable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Mask Register 2" name="PWM_IMR2" offset="0x3C" rw="R" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Mask" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Mask" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Mask" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Mask" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Mask" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Mask" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Mask" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Mask" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Mask" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Mask" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Mask" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Mask" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Mask" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Mask" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Mask" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Mask" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Mask" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Mask" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Status Register 2" name="PWM_ISR2" offset="0x40" rw="R" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Output Override Value Register" name="PWM_OOV" offset="0x44" rw="RW" size="4">
          <bitfield caption="Output Override Value for PWMH output of the channel 0" mask="0x00000001" name="OOVH0"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 1" mask="0x00000002" name="OOVH1"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 2" mask="0x00000004" name="OOVH2"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 3" mask="0x00000008" name="OOVH3"/>
          <bitfield caption="Output Override Value for PWML output of the channel 0" mask="0x00010000" name="OOVL0"/>
          <bitfield caption="Output Override Value for PWML output of the channel 1" mask="0x00020000" name="OOVL1"/>
          <bitfield caption="Output Override Value for PWML output of the channel 2" mask="0x00040000" name="OOVL2"/>
          <bitfield caption="Output Override Value for PWML output of the channel 3" mask="0x00080000" name="OOVL3"/>
        </register>
        <register caption="PWM Output Selection Register" name="PWM_OS" offset="0x48" rw="RW" size="4">
          <bitfield caption="Output Selection for PWMH output of the channel 0" mask="0x00000001" name="OSH0"/>
          <bitfield caption="Output Selection for PWMH output of the channel 1" mask="0x00000002" name="OSH1"/>
          <bitfield caption="Output Selection for PWMH output of the channel 2" mask="0x00000004" name="OSH2"/>
          <bitfield caption="Output Selection for PWMH output of the channel 3" mask="0x00000008" name="OSH3"/>
          <bitfield caption="Output Selection for PWML output of the channel 0" mask="0x00010000" name="OSL0"/>
          <bitfield caption="Output Selection for PWML output of the channel 1" mask="0x00020000" name="OSL1"/>
          <bitfield caption="Output Selection for PWML output of the channel 2" mask="0x00040000" name="OSL2"/>
          <bitfield caption="Output Selection for PWML output of the channel 3" mask="0x00080000" name="OSL3"/>
        </register>
        <register caption="PWM Output Selection Set Register" name="PWM_OSS" offset="0x4C" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSL3"/>
        </register>
        <register caption="PWM Output Selection Clear Register" name="PWM_OSC" offset="0x50" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCL3"/>
        </register>
        <register caption="PWM Output Selection Set Update Register" name="PWM_OSSUPD" offset="0x54" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSUPH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSUPH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSUPH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSUPH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSUPL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSUPL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSUPL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSUPL3"/>
        </register>
        <register caption="PWM Output Selection Clear Update Register" name="PWM_OSCUPD" offset="0x58" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCUPH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCUPH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCUPH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCUPH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCUPL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCUPL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCUPL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCUPL3"/>
        </register>
        <register caption="PWM Fault Mode Register" name="PWM_FMR" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Fault Polarity" mask="0x000000FF" name="FPOL"/>
          <bitfield caption="Fault Activation Mode" mask="0x0000FF00" name="FMOD"/>
          <bitfield caption="Fault Filtering" mask="0x00FF0000" name="FFIL"/>
        </register>
        <register caption="PWM Fault Status Register" name="PWM_FSR" offset="0x60" rw="R" size="4">
          <bitfield caption="Fault Input Value" mask="0x000000FF" name="FIV"/>
          <bitfield caption="Fault Status" mask="0x0000FF00" name="FS"/>
        </register>
        <register caption="PWM Fault Clear Register" name="PWM_FCR" offset="0x64" rw="W" size="4">
          <bitfield caption="Fault Clear" mask="0x000000FF" name="FCLR"/>
        </register>
        <register caption="PWM Fault Protection Value Register 1" name="PWM_FPV1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Fault Protection Value for PWMH output on channel 0" mask="0x00000001" name="FPVH0"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 1" mask="0x00000002" name="FPVH1"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 2" mask="0x00000004" name="FPVH2"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 3" mask="0x00000008" name="FPVH3"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 0" mask="0x00010000" name="FPVL0"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 1" mask="0x00020000" name="FPVL1"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 2" mask="0x00040000" name="FPVL2"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 3" mask="0x00080000" name="FPVL3"/>
        </register>
        <register caption="PWM Fault Protection Enable Register" name="PWM_FPE" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Fault Protection Enable for channel 0" mask="0x000000FF" name="FPE0"/>
          <bitfield caption="Fault Protection Enable for channel 1" mask="0x0000FF00" name="FPE1"/>
          <bitfield caption="Fault Protection Enable for channel 2" mask="0x00FF0000" name="FPE2"/>
          <bitfield caption="Fault Protection Enable for channel 3" mask="0xFF000000" name="FPE3"/>
        </register>
        <register caption="PWM Event Line 0 Mode Register" name="PWM_ELMR" offset="0x7C" rw="RW" size="4" count="2">
          <bitfield caption="Comparison 0 Selection" mask="0x00000001" name="CSEL0"/>
          <bitfield caption="Comparison 1 Selection" mask="0x00000002" name="CSEL1"/>
          <bitfield caption="Comparison 2 Selection" mask="0x00000004" name="CSEL2"/>
          <bitfield caption="Comparison 3 Selection" mask="0x00000008" name="CSEL3"/>
          <bitfield caption="Comparison 4 Selection" mask="0x00000010" name="CSEL4"/>
          <bitfield caption="Comparison 5 Selection" mask="0x00000020" name="CSEL5"/>
          <bitfield caption="Comparison 6 Selection" mask="0x00000040" name="CSEL6"/>
          <bitfield caption="Comparison 7 Selection" mask="0x00000080" name="CSEL7"/>
        </register>
        <register caption="PWM Spread Spectrum Register" name="PWM_SSPR" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Spread Spectrum Limit Value" mask="0x00FFFFFF" name="SPRD"/>
          <bitfield caption="Spread Spectrum Counter Mode" mask="0x01000000" name="SPRDM"/>
        </register>
        <register caption="PWM Spread Spectrum Update Register" name="PWM_SSPUP" offset="0xA4" rw="W" size="4">
          <bitfield caption="Spread Spectrum Limit Value Update" mask="0x00FFFFFF" name="SPRDUP"/>
        </register>
        <register caption="PWM Stepper Motor Mode Register" name="PWM_SMMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN0"/>
          <bitfield caption="Gray Count Enable" mask="0x00000002" name="GCEN1"/>
          <bitfield caption="Down Count" mask="0x00010000" name="DOWN0"/>
          <bitfield caption="Down Count" mask="0x00020000" name="DOWN1"/>
        </register>
        <register caption="PWM Fault Protection Value 2 Register" name="PWM_FPV2" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 0" mask="0x00000001" name="FPZH0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 1" mask="0x00000002" name="FPZH1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 2" mask="0x00000004" name="FPZH2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 3" mask="0x00000008" name="FPZH3"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 0" mask="0x00010000" name="FPZL0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 1" mask="0x00020000" name="FPZL1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 2" mask="0x00040000" name="FPZL2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 3" mask="0x00080000" name="FPZL3"/>
        </register>
        <register caption="PWM Write Protection Control Register" name="PWM_WPCR" offset="0xE4" rw="W" size="4">
          <bitfield caption="Write Protection Command" mask="0x00000003" name="WPCMD" values="PWM_WPCR__WPCMD"/>
          <bitfield caption="Write Protection Register Group 0" mask="0x00000004" name="WPRG0"/>
          <bitfield caption="Write Protection Register Group 1" mask="0x00000008" name="WPRG1"/>
          <bitfield caption="Write Protection Register Group 2" mask="0x00000010" name="WPRG2"/>
          <bitfield caption="Write Protection Register Group 3" mask="0x00000020" name="WPRG3"/>
          <bitfield caption="Write Protection Register Group 4" mask="0x00000040" name="WPRG4"/>
          <bitfield caption="Write Protection Register Group 5" mask="0x00000080" name="WPRG5"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PWM_WPCR__WPKEY"/>
        </register>
        <register caption="PWM Write Protection Status Register" name="PWM_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect SW Status" mask="0x00000001" name="WPSWS0"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000002" name="WPSWS1"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000004" name="WPSWS2"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000008" name="WPSWS3"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000010" name="WPSWS4"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000020" name="WPSWS5"/>
          <bitfield caption="Write Protect Violation Status" mask="0x00000080" name="WPVS"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000100" name="WPHWS0"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000200" name="WPHWS1"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000400" name="WPHWS2"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000800" name="WPHWS3"/>
          <bitfield caption="Write Protect HW Status" mask="0x00001000" name="WPHWS4"/>
          <bitfield caption="Write Protect HW Status" mask="0x00002000" name="WPHWS5"/>
          <bitfield caption="Write Protect Violation Source" mask="0xFFFF0000" name="WPVSRC"/>
        </register>
        <register-group caption="PWM Comparison 0 Value Register" offset="0x130" name="PWM_CMP" size="16" count="8" name-in-module="PWM_CMP"/>
        <register-group caption="PWM Channel Mode Register" offset="0x200" name="PWM_CH_NUM" count="4" size="32" name-in-module="PWM_CH_NUM"/>
        <register caption="PWM Channel Mode Update Register (ch_num = 0)" name="PWM_CMUPD0" offset="0x400" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 1)" name="PWM_CMUPD1" offset="0x420" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM External Trigger Register (trg_num = 1)" name="PWM_ETRG1" offset="0x42C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWM_ETRG1__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWM_ETRG1__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWM Leading-Edge Blanking Register (trg_num = 1)" name="PWM_LEBR1" offset="0x430" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 2)" name="PWM_CMUPD2" offset="0x440" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM External Trigger Register (trg_num = 2)" name="PWM_ETRG2" offset="0x44C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWM_ETRG2__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWM_ETRG2__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWM Leading-Edge Blanking Register (trg_num = 2)" name="PWM_LEBR2" offset="0x450" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 3)" name="PWM_CMUPD3" offset="0x460" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
      </register-group>
      <value-group caption="CLKA Divide Factor" name="PWM_CLK__DIVA">
        <value caption="CLKA clock is turned off" name="CLKA_POFF" value="0"/>
        <value caption="CLKA clock is clock selected by PREA" name="PREA" value="1"/>
      </value-group>
      <value-group caption="CLKA Source Clock Selection" name="PWM_CLK__PREA">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="CLKB Divide Factor" name="PWM_CLK__DIVB">
        <value caption="CLKB clock is turned off" name="CLKB_POFF" value="0"/>
        <value caption="CLKB clock is clock selected by PREB" name="PREB" value="1"/>
      </value-group>
      <value-group caption="CLKB Source Clock Selection" name="PWM_CLK__PREB">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="Synchronous Channels Update Mode" name="PWM_SCM__UPDM">
        <value caption="Manual write of double buffer registers and manual update of synchronous channels" name="MODE0" value="0x0"/>
        <value caption="Manual write of double buffer registers and automatic update of synchronous channels" name="MODE1" value="0x1"/>
        <value caption="Automatic write of duty-cycle update registers by the DMA Controller and automatic update of synchronous channels" name="MODE2" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Command" name="PWM_WPCR__WPCMD">
        <value caption="Disables the software write protection of the register groups of which the bit WPRGx is at '1'." name="DISABLE_SW_PROT" value="0x0"/>
        <value caption="Enables the software write protection of the register groups of which the bit WPRGx is at '1'." name="ENABLE_SW_PROT" value="0x1"/>
        <value caption="Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'. Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PIO lines associated with the PWM can not be configured through the PIO interface." name="ENABLE_HW_PROT" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PWM_WPCR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPCMD field. Always reads as 0" name="PASSWD" value="0x50574D"/>
      </value-group>
      <value-group caption="Channel Prescaler" name="PWM_CMR0__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR1__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR2__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR3__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR0__CALG">
        <value caption="Left aligned" name="LEFT_ALIGNED" value="0x0"/>
        <value caption="Center aligned" name="CENTER_ALIGNED" value="0x1"/>
      </value-group>
      <value-group caption="Channel Polarity" name="PWM_CMR0__CPOL">
        <value caption="Waveform starts at low level" name="LOW_POLARITY" value="0x0"/>
        <value caption="Waveform starts at high level" name="HIGH_POLARITY" value="0x1"/>
      </value-group>
      <value-group caption="Counter Event Selection" name="PWM_CMR0__CES">
        <value caption="At the end of PWM period" name="SINGLE_EVENT" value="0x0"/>
        <value caption="At half of PWM period AND at the end of PWM period" name="DOUBLE_EVENT" value="0x1"/>
      </value-group>
      <value-group caption="Update Selection" name="PWM_CMR0__UPDS">
        <value caption="At the next end of PWM period" name="UPDATE_AT_PERIOD" value="0x0"/>
        <value caption="At the next end of Half PWM period" name="UPDATE_AT_HALF_PERIOD" value="0x1"/>
      </value-group>
      <value-group caption="Comparison Value Mode" name="PWM_CMPV0__CVM">
        <value caption="Compare when counter is incrementing" name="COMPARE_AT_INCREMENT" value="0x0"/>
        <value caption="Compare when counter is decrementing" name="COMPARE_AT_DECREMENT" value="0x1"/>
      </value-group>
      <value-group caption="External Trigger Mode" name="PWM_ETRG1__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="Edge Selection" name="PWM_ETRG1__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge. TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge. TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
      <value-group caption="External Trigger Mode" name="PWM_ETRG2__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="Edge Selection" name="PWM_ETRG2__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge. TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge. TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
    </module>
    <module name="QSPI" caption="Quad Serial Peripheral Interface" id="11171" version="N">
      <register-group name="QSPI">
        <register caption="Control Register" name="QSPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="QSPI Enable" mask="0x00000001" name="QSPIEN"/>
          <bitfield caption="QSPI Disable" mask="0x00000002" name="QSPIDIS"/>
          <bitfield caption="QSPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="QSPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Serial Memory Mode" mask="0x00000001" name="SMM" values="QSPI_MR__SMM"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000002" name="LLB" values="QSPI_MR__LLB"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000004" name="WDRBT" values="QSPI_MR__WDRBT"/>
          <bitfield caption="Serial Memory Register Mode" mask="0x00000008" name="SMRM"/>
          <bitfield caption="Chip Select Mode" mask="0x00000030" name="CSMODE" values="QSPI_MR__CSMODE"/>
          <bitfield caption="Number Of Bits Per Transfer" mask="0x00000F00" name="NBBITS" values="QSPI_MR__NBBITS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0x00FF0000" name="DLYBCT"/>
          <bitfield caption="Minimum Inactive QCS Delay" mask="0xFF000000" name="DLYCS"/>
        </register>
        <register caption="Receive Data Register" name="QSPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
        </register>
        <register caption="Transmit Data Register" name="QSPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
        </register>
        <register caption="Status Register" name="QSPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading QSPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing QSPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing QSPI_TDR)" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise (cleared on read)" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Status (cleared on read)" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="QSPI Enable Status" mask="0x01000000" name="QSPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="QSPI_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Enable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Enable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Enable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="QSPI_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Disable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Disable" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Disable" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="QSPI_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="Chip Select Rise Interrupt Mask" mask="0x00000100" name="CSR"/>
          <bitfield caption="Chip Select Status Interrupt Mask" mask="0x00000200" name="CSS"/>
          <bitfield caption="Instruction End Interrupt Mask" mask="0x00000400" name="INSTRE"/>
        </register>
        <register caption="Serial Clock Register" name="QSPI_SCR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="CPHA"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before QSCK" mask="0x00FF0000" name="DLYBS"/>
        </register>
        <register caption="Instruction Address Register" name="QSPI_IAR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Instruction Code Register" name="QSPI_ICR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Instruction Code" mask="0x000000FF" name="INST"/>
          <bitfield caption="Option Code" mask="0x00FF0000" name="OPT"/>
        </register>
        <register caption="Instruction Frame Register" name="QSPI_IFR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Width of Instruction Code, Address, Option Code and Data" mask="0x00000007" name="WIDTH" values="QSPI_IFR__WIDTH"/>
          <bitfield caption="Instruction Enable" mask="0x00000010" name="INSTEN"/>
          <bitfield caption="Address Enable" mask="0x00000020" name="ADDREN"/>
          <bitfield caption="Option Enable" mask="0x00000040" name="OPTEN"/>
          <bitfield caption="Data Enable" mask="0x00000080" name="DATAEN"/>
          <bitfield caption="Option Code Length" mask="0x00000300" name="OPTL" values="QSPI_IFR__OPTL"/>
          <bitfield caption="Address Length" mask="0x00000400" name="ADDRL" values="QSPI_IFR__ADDRL"/>
          <bitfield caption="Data Transfer Type" mask="0x00003000" name="TFRTYP" values="QSPI_IFR__TFRTYP"/>
          <bitfield caption="Continuous Read Mode" mask="0x00004000" name="CRM" values="QSPI_IFR__CRM"/>
          <bitfield caption="Number Of Dummy Cycles" mask="0x001F0000" name="NBDUM"/>
        </register>
        <register caption="Scrambling Mode Register" name="QSPI_SMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Scrambling/Unscrambling Enable" mask="0x00000001" name="SCREN" values="QSPI_SMR__SCREN"/>
          <bitfield caption="Scrambling/Unscrambling Random Value Disable" mask="0x00000002" name="RVDIS"/>
        </register>
        <register caption="Scrambling Key Register" name="QSPI_SKR" offset="0x44" rw="W" size="4">
          <bitfield caption="User Scrambling Key" mask="0xFFFFFFFF" name="USRK"/>
        </register>
        <register caption="Write Protection Mode Register" name="QSPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="QSPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="QSPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Serial Memory Mode" name="QSPI_MR__SMM">
        <value caption="The QSPI is in SPI mode." name="SPI" value="0"/>
        <value caption="The QSPI is in Serial Memory mode." name="MEMORY" value="1"/>
      </value-group>
      <value-group caption="Local Loopback Enable" name="QSPI_MR__LLB">
        <value caption="Local loopback path disabled." name="DISABLED" value="0"/>
        <value caption="Local loopback path enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Wait Data Read Before Transfer" name="QSPI_MR__WDRBT">
        <value caption="No effect. In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is." name="DISABLED" value="0"/>
        <value caption="In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Number Of Bits Per Transfer" name="QSPI_MR__NBBITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="Width of Instruction Code, Address, Option Code and Data" name="QSPI_IFR__WIDTH">
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" name="SINGLE_BIT_SPI" value="0x0"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" name="DUAL_OUTPUT" value="0x1"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" name="QUAD_OUTPUT" value="0x2"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_IO" value="0x3"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_IO" value="0x4"/>
        <value caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_CMD" value="0x5"/>
        <value caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_CMD" value="0x6"/>
      </value-group>
      <value-group caption="Option Code Length" name="QSPI_IFR__OPTL">
        <value caption="The option code is 1 bit long." name="OPTION_1BIT" value="0x0"/>
        <value caption="The option code is 2 bits long." name="OPTION_2BIT" value="0x1"/>
        <value caption="The option code is 4 bits long." name="OPTION_4BIT" value="0x2"/>
        <value caption="The option code is 8 bits long." name="OPTION_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="Address Length" name="QSPI_IFR__ADDRL">
        <value caption="The address is 24 bits long." name="_24_BIT" value="0"/>
        <value caption="The address is 32 bits long." name="_32_BIT" value="1"/>
      </value-group>
      <value-group caption="Data Transfer Type" name="QSPI_IFR__TFRTYP">
        <value caption="Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible." name="TRSFR_READ" value="0x0"/>
        <value caption="Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible." name="TRSFR_READ_MEMORY" value="0x1"/>
        <value caption="Write transfer into the serial memory.Scrambling is not performed." name="TRSFR_WRITE" value="0x2"/>
        <value caption="Write data transfer into the serial memory.If enabled, scrambling is performed." name="TRSFR_WRITE_MEMORY" value="0x3"/>
      </value-group>
      <value-group caption="Continuous Read Mode" name="QSPI_IFR__CRM">
        <value caption="Continuous Read mode is disabled." name="DISABLED" value="0"/>
        <value caption="Continuous Read mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Scrambling/Unscrambling Enable" name="QSPI_SMR__SCREN">
        <value caption="The scrambling/unscrambling is disabled." name="DISABLED" value="0"/>
        <value caption="The scrambling/unscrambling is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Chip Select Mode" name="QSPI_MR__CSMODE">
        <value caption="The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer." name="NOT_RELOADED" value="0x0"/>
        <value caption="The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in QSPI_TDR.TD has been transferred." name="LASTXFER" value="0x1"/>
        <value caption="The chip select is deasserted systematically after each transfer." name="SYSTEMATICALLY" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="QSPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x515350"/>
      </value-group>
    </module>
    <module name="RSTC" caption="Reset Controller" id="11009" version="N">
      <register-group name="RSTC">
        <register caption="Control Register" name="RSTC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Processor Reset" mask="0x00000001" name="PROCRST"/>
          <bitfield caption="External Reset" mask="0x00000008" name="EXTRST"/>
          <bitfield caption="External Reset" mask="0x00000010" name="PERIIDON"/>
          <bitfield caption="Peripheral Identifier" mask="0x0000FF00" name="PERIID"/>
          <bitfield caption="System Reset Key" mask="0xFF000000" name="KEY" values="RSTC_CR__KEY"/>
        </register>
        <register caption="Status Register" name="RSTC_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="Reset Type" mask="0x00000700" name="RSTTYP" values="RSTC_SR__RSTTYP"/>
          <bitfield caption="NRST Pin Level" mask="0x00010000" name="NRSTL"/>
          <bitfield caption="Software Reset Command in Progress" mask="0x00020000" name="SRCMP"/>
        </register>
        <register caption="Mode Register" name="RSTC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Slow Clock Switching" mask="0x00000002" name="SCKSW"/>
          <bitfield caption="CPU Fail Enable" mask="0x00000008" name="CPUFEN"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_MR__KEY"/>
        </register>
      </register-group>
      <value-group caption="System Reset Key" name="RSTC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Reset Type" name="RSTC_SR__RSTTYP">
        <value caption="First powerup reset" name="GENERAL_RST" value="0x0"/>
        <value caption="Watchdog fault occurred" name="WDT_RST" value="0x2"/>
        <value caption="Processor reset required by the software" name="SOFT_RST" value="0x3"/>
        <value caption="CPU clock failure detection occurred" name="CPU_FAIL_RST" value="0x6"/>
        <value caption="32.768 kHz crystal failure detection fault occurred" name="SLCK_XTAL_RST" value="0x7"/>
      </value-group>
      <value-group caption="Write Access Password" name="RSTC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module name="RSWDT" caption="Reinforced Safety Watchdog Timer" id="11110" version="G">
      <register-group name="RSWDT">
        <register caption="Control Register" name="RSWDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="RSWDT_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="RSWDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Watchdog Counter Value" mask="0x00000FFF" name="WDV"/>
          <bitfield caption="Watchdog Fault Interrupt Enable" mask="0x00001000" name="WDFIEN"/>
          <bitfield caption="Watchdog Reset Enable" mask="0x00002000" name="WDRSTEN"/>
          <bitfield caption="Watchdog Disable" mask="0x00008000" name="WDDIS"/>
          <bitfield caption="Must Always Be Written with 0xFFF" mask="0x0FFF0000" name="ALLONES"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Status Register" name="RSWDT_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Underflow" mask="0x00000001" name="WDUNF"/>
        </register>
      </register-group>
      <value-group caption="Password Key" name="RSWDT_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xC4"/>
      </value-group>
    </module>
    <module name="RTC" caption="Real-time Clock" id="6056" version="ZF">
      <register-group name="RTC">
        <register caption="Control Register" name="RTC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Update Request Time Register" mask="0x00000001" name="UPDTIM"/>
          <bitfield caption="Update Request Calendar Register" mask="0x00000002" name="UPDCAL"/>
          <bitfield caption="Time Event Selection" mask="0x00000300" name="TIMEVSEL" values="RTC_CR__TIMEVSEL"/>
          <bitfield caption="Calendar Event Selection" mask="0x00030000" name="CALEVSEL" values="RTC_CR__CALEVSEL"/>
        </register>
        <register caption="Mode Register" name="RTC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="12-/24-hour Mode" mask="0x00000001" name="HRMOD"/>
          <bitfield caption="PERSIAN Calendar" mask="0x00000002" name="PERSIAN"/>
          <bitfield caption="NEGative PPM Correction" mask="0x00000010" name="NEGPPM"/>
          <bitfield caption="Slow Clock Correction" mask="0x00007F00" name="CORRECTION"/>
          <bitfield caption="HIGH PPM Correction" mask="0x00008000" name="HIGHPPM"/>
          <bitfield caption="RTCOUT0 OutputSource Selection" mask="0x00070000" name="OUT0" values="RTC_MR__OUT0"/>
          <bitfield caption="PIO Line Enable" mask="0x00080000" name="EN0"/>
          <bitfield caption="RTCOUT1 Output Source Selection" mask="0x00700000" name="OUT1" values="RTC_MR__OUT1"/>
          <bitfield caption="PIO Line Enable" mask="0x00800000" name="EN1"/>
          <bitfield caption="High Duration of the Output Pulse" mask="0x07000000" name="THIGH" values="RTC_MR__THIGH"/>
          <bitfield caption="Period of the Output Pulse" mask="0x30000000" name="TPERIOD" values="RTC_MR__TPERIOD"/>
        </register>
        <register caption="Time Register" name="RTC_TIMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Current Second" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Current Minute" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Current Hour" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="Ante Meridiem Post Meridiem Indicator" mask="0x00400000" name="AMPM"/>
        </register>
        <register caption="Calendar Register" name="RTC_CALR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Current Century" mask="0x0000007F" name="CENT"/>
          <bitfield caption="Current Year" mask="0x0000FF00" name="YEAR"/>
          <bitfield caption="Current Month" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Current Day in Current Week" mask="0x00E00000" name="DAY"/>
          <bitfield caption="Current Day in Current Month" mask="0x3F000000" name="DATE"/>
        </register>
        <register caption="Time Alarm Register" name="RTC_TIMALR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Second Alarm" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Second Alarm Enable" mask="0x00000080" name="SECEN"/>
          <bitfield caption="Minute Alarm" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Minute Alarm Enable" mask="0x00008000" name="MINEN"/>
          <bitfield caption="Hour Alarm" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="AM/PM Indicator" mask="0x00400000" name="AMPM"/>
          <bitfield caption="Hour Alarm Enable" mask="0x00800000" name="HOUREN"/>
        </register>
        <register caption="Calendar Alarm Register" name="RTC_CALALR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Month Alarm" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Month Alarm Enable" mask="0x00800000" name="MTHEN"/>
          <bitfield caption="Date Alarm" mask="0x3F000000" name="DATE"/>
          <bitfield caption="Date Alarm Enable" mask="0x80000000" name="DATEEN"/>
        </register>
        <register caption="Status Register" name="RTC_SR" offset="0x18" rw="R" size="4">
          <bitfield caption="Acknowledge for Update" mask="0x00000001" name="ACKUPD" values="RTC_SR__ACKUPD"/>
          <bitfield caption="Alarm Flag" mask="0x00000002" name="ALARM" values="RTC_SR__ALARM"/>
          <bitfield caption="Second Event" mask="0x00000004" name="SEC" values="RTC_SR__SEC"/>
          <bitfield caption="Time Event" mask="0x00000008" name="TIMEV" values="RTC_SR__TIMEV"/>
          <bitfield caption="Calendar Event" mask="0x00000010" name="CALEV" values="RTC_SR__CALEV"/>
          <bitfield caption="Time and/or Date Free Running Error" mask="0x00000020" name="TDERR" values="RTC_SR__TDERR"/>
        </register>
        <register caption="Status Clear Command Register" name="RTC_SCCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Acknowledge Clear" mask="0x00000001" name="ACKCLR"/>
          <bitfield caption="Alarm Clear" mask="0x00000002" name="ALRCLR"/>
          <bitfield caption="Second Clear" mask="0x00000004" name="SECCLR"/>
          <bitfield caption="Time Clear" mask="0x00000008" name="TIMCLR"/>
          <bitfield caption="Calendar Clear" mask="0x00000010" name="CALCLR"/>
          <bitfield caption="Time and/or Date Free Running Error Clear" mask="0x00000020" name="TDERRCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="RTC_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Enable" mask="0x00000001" name="ACKEN"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00000002" name="ALREN"/>
          <bitfield caption="Second Event Interrupt Enable" mask="0x00000004" name="SECEN"/>
          <bitfield caption="Time Event Interrupt Enable" mask="0x00000008" name="TIMEN"/>
          <bitfield caption="Calendar Event Interrupt Enable" mask="0x00000010" name="CALEN"/>
          <bitfield caption="Time and/or Date Error Interrupt Enable" mask="0x00000020" name="TDERREN"/>
        </register>
        <register caption="Interrupt Disable Register" name="RTC_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Disable" mask="0x00000001" name="ACKDIS"/>
          <bitfield caption="Alarm Interrupt Disable" mask="0x00000002" name="ALRDIS"/>
          <bitfield caption="Second Event Interrupt Disable" mask="0x00000004" name="SECDIS"/>
          <bitfield caption="Time Event Interrupt Disable" mask="0x00000008" name="TIMDIS"/>
          <bitfield caption="Calendar Event Interrupt Disable" mask="0x00000010" name="CALDIS"/>
          <bitfield caption="Time and/or Date Error Interrupt Disable" mask="0x00000020" name="TDERRDIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="RTC_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="Acknowledge Update Interrupt Mask" mask="0x00000001" name="ACK"/>
          <bitfield caption="Alarm Interrupt Mask" mask="0x00000002" name="ALR"/>
          <bitfield caption="Second Event Interrupt Mask" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event Interrupt Mask" mask="0x00000008" name="TIM"/>
          <bitfield caption="Calendar Event Interrupt Mask" mask="0x00000010" name="CAL"/>
          <bitfield caption="Time and/or Date Error Mask" mask="0x00000020" name="TDERR"/>
        </register>
        <register caption="Valid Entry Register" name="RTC_VER" offset="0x2C" rw="R" size="4">
          <bitfield caption="Non-valid Time" mask="0x00000001" name="NVTIM"/>
          <bitfield caption="Non-valid Calendar" mask="0x00000002" name="NVCAL"/>
          <bitfield caption="Non-valid Time Alarm" mask="0x00000004" name="NVTIMALR"/>
          <bitfield caption="Non-valid Calendar Alarm" mask="0x00000008" name="NVCALALR"/>
        </register>
        <register caption="Milliseconds Register" name="RTC_MSR" offset="0xD0" rw="R" size="4">
          <bitfield caption="Number of 1/1024 seconds elapsed within 1 second" mask="0x000003FF" name="MS"/>
        </register>
      </register-group>
      <value-group caption="Time Event Selection" name="RTC_CR__TIMEVSEL">
        <value caption="Minute change" name="MINUTE" value="0x0"/>
        <value caption="Hour change" name="HOUR" value="0x1"/>
        <value caption="Every day at midnight" name="MIDNIGHT" value="0x2"/>
        <value caption="Every day at noon" name="NOON" value="0x3"/>
      </value-group>
      <value-group caption="Calendar Event Selection" name="RTC_CR__CALEVSEL">
        <value caption="Week change (every Monday at time 00:00:00)" name="WEEK" value="0x0"/>
        <value caption="Month change (every 01 of each month at time 00:00:00)" name="MONTH" value="0x1"/>
        <value caption="Year change (every January 1 at time 00:00:00)" name="YEAR" value="0x2"/>
      </value-group>
      <value-group caption="RTCOUT0 OutputSource Selection" name="RTC_MR__OUT0">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="RTCOUT1 Output Source Selection" name="RTC_MR__OUT1">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="High Duration of the Output Pulse" name="RTC_MR__THIGH">
        <value caption="31.2 ms" name="H_31MS" value="0x0"/>
        <value caption="15.6 ms" name="H_16MS" value="0x1"/>
        <value caption="3.91 ms" name="H_4MS" value="0x2"/>
        <value caption="976 us" name="H_976US" value="0x3"/>
        <value caption="488 us" name="H_488US" value="0x4"/>
        <value caption="122 us" name="H_122US" value="0x5"/>
        <value caption="30.5 us" name="H_30US" value="0x6"/>
        <value caption="15.2 us" name="H_15US" value="0x7"/>
      </value-group>
      <value-group caption="Period of the Output Pulse" name="RTC_MR__TPERIOD">
        <value caption="1 second" name="P_1S" value="0x0"/>
        <value caption="500 ms" name="P_500MS" value="0x1"/>
        <value caption="250 ms" name="P_250MS" value="0x2"/>
        <value caption="125 ms" name="P_125MS" value="0x3"/>
      </value-group>
      <value-group caption="Acknowledge for Update" name="RTC_SR__ACKUPD">
        <value caption="Time and calendar registers cannot be updated." name="FREERUN" value="0"/>
        <value caption="Time and calendar registers can be updated." name="UPDATE" value="1"/>
      </value-group>
      <value-group caption="Alarm Flag" name="RTC_SR__ALARM">
        <value caption="No alarm matching condition occurred." name="NO_ALARMEVENT" value="0"/>
        <value caption="An alarm matching condition has occurred." name="ALARMEVENT" value="1"/>
      </value-group>
      <value-group caption="Second Event" name="RTC_SR__SEC">
        <value caption="No second event has occurred since the last clear." name="NO_SECEVENT" value="0"/>
        <value caption="At least one second event has occurred since the last clear." name="SECEVENT" value="1"/>
      </value-group>
      <value-group caption="Time Event" name="RTC_SR__TIMEV">
        <value caption="No time event has occurred since the last clear." name="NO_TIMEVENT" value="0"/>
        <value caption="At least one time event has occurred since the last clear." name="TIMEVENT" value="1"/>
      </value-group>
      <value-group caption="Calendar Event" name="RTC_SR__CALEV">
        <value caption="No calendar event has occurred since the last clear." name="NO_CALEVENT" value="0"/>
        <value caption="At least one calendar event has occurred since the last clear." name="CALEVENT" value="1"/>
      </value-group>
      <value-group caption="Time and/or Date Free Running Error" name="RTC_SR__TDERR">
        <value caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." name="CORRECT" value="0"/>
        <value caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." name="ERR_TIMEDATE" value="1"/>
      </value-group>
    </module>
    <module name="RTT" caption="Real-time Timer" id="6081" version="N">
      <register-group name="RTT">
        <register caption="Mode Register" name="RTT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Real-time Timer Prescaler Value" mask="0x0000FFFF" name="RTPRES"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00010000" name="ALMIEN"/>
          <bitfield caption="Real-time Timer Increment Interrupt Enable" mask="0x00020000" name="RTTINCIEN"/>
          <bitfield caption="Real-time Timer Restart" mask="0x00040000" name="RTTRST"/>
          <bitfield caption="Real-time Timer Disable" mask="0x00100000" name="RTTDIS"/>
          <bitfield caption="Real-Time Clock 1Hz Clock Selection" mask="0x01000000" name="RTC1HZ"/>
        </register>
        <register caption="Alarm Register" name="RTT_AR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Alarm Value" mask="0xFFFFFFFF" name="ALMV"/>
        </register>
        <register caption="Value Register" name="RTT_VR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Real-time Value" mask="0xFFFFFFFF" name="CRTV"/>
        </register>
        <register caption="Status Register" name="RTT_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Real-time Alarm Status (cleared on read)" mask="0x00000001" name="ALMS"/>
          <bitfield caption="Prescaler Roll-over Status (cleared on read)" mask="0x00000002" name="RTTINC"/>
        </register>
      </register-group>
    </module>
    <module name="SFR" caption="Special Function Registers" id="11066" version="S">
      <register-group name="SFR">
        <register caption="CAN0 MSB Base Address" name="SFR_CAN0" offset="0xA0" rw="RW" size="4">
          <bitfield caption="MSB Base Address" mask="0xFFFF0000" name="EXT_MEM_ADDR"/>
        </register>
        <register caption="CAN1 MSB Base Address" name="SFR_CAN1" offset="0xA4" rw="RW" size="4">
          <bitfield caption="MSB Base Address" mask="0xFFFF0000" name="EXT_MEM_ADDR"/>
        </register>
        <register caption="Write Protection Mode Register" name="SFR_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SFR_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="SFR_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation.Always reads as 0." name="PASSWD" value="0x534652"/>
      </value-group>
    </module>
    <module name="SHA" caption="Secure Hash Algorithm" id="6156" version="O">
      <register-group name="SHA">
        <register caption="Control Register" name="SHA_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Start Processing" mask="0x00000001" name="START"/>
          <bitfield caption="First Block of a Message" mask="0x00000010" name="FIRST"/>
          <bitfield caption="Software Reset" mask="0x00000100" name="SWRST"/>
          <bitfield caption="Write User Initial Hash Values" mask="0x00001000" name="WUIHV"/>
          <bitfield caption="Write User Initial or Expected Hash Values" mask="0x00002000" name="WUIEHV"/>
        </register>
        <register caption="Mode Register" name="SHA_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Start Mode" mask="0x00000003" name="SMOD" values="SHA_MR__SMOD"/>
          <bitfield caption="User Initial Hash Value Registers" mask="0x00000020" name="UIHV"/>
          <bitfield caption="User Initial or Expected Hash Value Registers" mask="0x00000040" name="UIEHV"/>
          <bitfield caption="SHA Algorithm" mask="0x00000F00" name="ALGO" values="SHA_MR__ALGO"/>
          <bitfield caption="Dual Input Buffer" mask="0x00010000" name="DUALBUFF" values="SHA_MR__DUALBUFF"/>
          <bitfield caption="Hash Check" mask="0x03000000" name="CHECK" values="SHA_MR__CHECK"/>
          <bitfield caption="Check Counter" mask="0xF0000000" name="CHKCNT"/>
        </register>
        <register caption="Interrupt Enable Register" name="SHA_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Enable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Enable" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Safety Event Interrupt Enable" mask="0x01000000" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="SHA_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Disable" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Disable" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Safety Event Interrupt Disable" mask="0x01000000" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="SHA_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Unspecified Register Access Detection Interrupt Mask" mask="0x00000100" name="URAD"/>
          <bitfield caption="Check Done Interrupt Mask" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Safety Event Interrupt Mask" mask="0x01000000" name="SECE"/>
        </register>
        <register caption="Interrupt Status Register" name="SHA_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared by writing a 1 to bit SWRST or START in SHA_CR, or by reading SHA_IODATARx)" mask="0x00000001" name="DATRDY"/>
          <bitfield caption="Input Data Register Write Ready" mask="0x00000010" name="WRDY"/>
          <bitfield caption="Unspecified Register Access Detection Status (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x00000100" name="URAD"/>
          <bitfield caption="Unspecified Register Access Type (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x00007000" name="URAT"/>
          <bitfield caption="Check Done Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x00010000" name="CHECKF"/>
          <bitfield caption="Check Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x00F00000" name="CHKST"/>
          <bitfield caption="Security and/or Safety Event" mask="0x01000000" name="SECE"/>
        </register>
        <register caption="Message Size Register" name="SHA_MSR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Message Size" mask="0xFFFFFFFF" name="MSGSIZE"/>
        </register>
        <register caption="Bytes Count Register" name="SHA_BCR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Remaining Byte Count Before Auto Padding" mask="0xFFFFFFFF" name="BYTCNT"/>
        </register>
        <register caption="Input Data 0 Register 0" name="SHA_IDATAR0" offset="0x40" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 1" name="SHA_IDATAR1" offset="0x44" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 2" name="SHA_IDATAR2" offset="0x48" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 3" name="SHA_IDATAR3" offset="0x4C" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 4" name="SHA_IDATAR4" offset="0x50" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 5" name="SHA_IDATAR5" offset="0x54" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 6" name="SHA_IDATAR6" offset="0x58" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 7" name="SHA_IDATAR7" offset="0x5C" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 8" name="SHA_IDATAR8" offset="0x60" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 9" name="SHA_IDATAR9" offset="0x64" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 10" name="SHA_IDATAR10" offset="0x68" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 11" name="SHA_IDATAR11" offset="0x6C" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 12" name="SHA_IDATAR12" offset="0x70" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 13" name="SHA_IDATAR13" offset="0x74" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 14" name="SHA_IDATAR14" offset="0x78" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input Data 0 Register 15" name="SHA_IDATAR15" offset="0x7C" rw="W" size="4">
          <bitfield caption="Input Data" mask="0xFFFFFFFF" name="IDATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 0" name="SHA_IODATAR0" offset="0x80" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 1" name="SHA_IODATAR1" offset="0x84" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 2" name="SHA_IODATAR2" offset="0x88" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 3" name="SHA_IODATAR3" offset="0x8C" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 4" name="SHA_IODATAR4" offset="0x90" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 5" name="SHA_IODATAR5" offset="0x94" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 6" name="SHA_IODATAR6" offset="0x98" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 7" name="SHA_IODATAR7" offset="0x9C" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 8" name="SHA_IODATAR8" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 9" name="SHA_IODATAR9" offset="0xA4" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 10" name="SHA_IODATAR10" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 11" name="SHA_IODATAR11" offset="0xAC" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 12" name="SHA_IODATAR12" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 13" name="SHA_IODATAR13" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 14" name="SHA_IODATAR14" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Input/Output Data 0 Register 15" name="SHA_IODATAR15" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Input/Output Data" mask="0xFFFFFFFF" name="IODATA"/>
        </register>
        <register caption="Write Protection Mode Register" name="SHA_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interruption Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SHA_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SHA_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Start Mode" name="SHA_MR__SMOD">
        <value caption="Manual mode" name="MANUAL_START" value="0x0"/>
        <value caption="Auto mode" name="AUTO_START" value="0x1"/>
        <value caption="SHA_IDATAR0 access only mode (mandatory when DMA is used)" name="IDATAR0_START" value="0x2"/>
      </value-group>
      <value-group caption="SHA Algorithm" name="SHA_MR__ALGO">
        <value caption="SHA1 algorithm processed" name="SHA1" value="0x0"/>
        <value caption="SHA256 algorithm processed" name="SHA256" value="0x1"/>
        <value caption="SHA384 algorithm processed" name="SHA384" value="0x2"/>
        <value caption="SHA512 algorithm processed" name="SHA512" value="0x3"/>
        <value caption="SHA224 algorithm processed" name="SHA224" value="0x4"/>
        <value caption="HMAC algorithm with SHA1 Hash processed" name="HMAC_SHA1" value="0x8"/>
        <value caption="HMAC algorithm with SHA256 Hash processed" name="HMAC_SHA256" value="0x9"/>
        <value caption="HMAC algorithm with SHA384 Hash processed" name="HMAC_SHA384" value="0xA"/>
        <value caption="HMAC algorithm with SHA512 Hash processed" name="HMAC_SHA512" value="0xB"/>
        <value caption="HMAC algorithm with SHA224 Hash processed" name="HMAC_SHA224" value="0xC"/>
      </value-group>
      <value-group caption="Dual Input Buffer" name="SHA_MR__DUALBUFF">
        <value caption="SHA_IDATARx and SHA_IODATARx cannot be written during processing of previous block." name="INACTIVE" value="0"/>
        <value caption="SHA_IDATARx and SHA_IODATARx can be written during processing of previous block when SMOD value = 2. It speeds up the overall runtime of large files." name="ACTIVE" value="1"/>
      </value-group>
      <value-group caption="Hash Check" name="SHA_MR__CHECK">
        <value caption="No check is performed" name="NO_CHECK" value="0x0"/>
        <value caption="Check is performed with expected hash stored in internal expected hash value registers." name="CHECK_EHV" value="0x1"/>
        <value caption="Check is performed with expected hash provided after the message." name="CHECK_MESSAGE" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SHA_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN,WPITEN,WPCREN bits. Always reads as 0." name="PASSWD" value="0x534841"/>
      </value-group>
    </module>
    <module name="SPW" caption="SpW" id="44126" version="A">
      <register-group name="SPW">
        <register caption="SpW Router Status" name="SPW_ROUTER_STS" offset="0x0000" rw="R" size="4">
          <bitfield caption="Destination addr" mask="0x0000001F" name="DEST"/>
          <bitfield caption="Source address" mask="0x00001F00" name="SOURCE"/>
          <bitfield caption="Router byte" mask="0x00FF0000" name="BYTE"/>
          <bitfield caption="Packet Count" mask="0xFF000000" name="COUNT"/>
        </register>
        <register caption="SpW Router Config" name="SPW_ROUTER_CFG" offset="0x0004" rw="RW" size="4">
          <bitfield caption="LA Routing Enable" mask="0x00000001" name="LAENA"/>
          <bitfield caption="Fallback Routing" mask="0x00000002" name="FALLBACK"/>
          <bitfield caption="Disable Timeout" mask="0x00000004" name="DISTIMEOUT"/>
        </register>
        <register caption="SpW Router Timeout" name="SPW_ROUTER_TIMEOUT" offset="0x0008" rw="R" size="4">
          <bitfield caption="Physical Address" mask="0x0000001F" name="ADDR"/>
          <bitfield caption="Locked" mask="0x80000000" name="LOCKED"/>
        </register>
        <register caption="SpW Router Table (Logical addresses 32 to 255, index 0 for logical address 32)" name="SPW_ROUTER_TABLE" offset="0x80" rw="RW" size="4" count="224">
          <bitfield caption="Address" mask="0x0000001F" name="ADDR"/>
          <bitfield caption="Delete Header Byte" mask="0x00000100" name="DELHEAD"/>
        </register>
        <register caption="SpW Link 1 Pending Read Masked Interrupt" name="SPW_LINK1_PI_RM" offset="0x400" rw="R" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 1 Pending Read and Clear Masked Interrupt" name="SPW_LINK1_PI_RCM" offset="0x404" rw="R" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 1 Pending Read Interrupt" name="SPW_LINK1_PI_R" offset="0x408" rw="R" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 1 Pending Read, Clear and Enabed Interrupt" name="SPW_LINK1_PI_RCS" offset="0x40C" rw="RW" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 1 Interrupt Mask" name="SPW_LINK1_IM" offset="0x410" rw="RW" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 1 Clear Pending Interrupt" name="SPW_LINK1_PI_C" offset="0x414" rw="W" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 1 Interrupt Set Mask" name="SPW_LINK1_IM_S" offset="0x418" rw="W" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 1 Interrupt Clear Mask" name="SPW_LINK1_IM_C" offset="0x41C" rw="W" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 1 Config" name="SPW_LINK1_CFG" offset="0x420" rw="RW" size="4">
          <bitfield caption="Command" mask="0x00000003" name="COMMAND" values="SPW_LINK1_CFG__COMMAND"/>
        </register>
        <register caption="SpW Link 1 Clock Division" name="SPW_LINK1_CLKDIV" offset="0x424" rw="RW" size="4">
          <bitfield caption="TxOperDiv" mask="0x0000001F" name="TXOPERDIV"/>
          <bitfield caption="TxInitDiv" mask="0x001F0000" name="TXINITDIV"/>
        </register>
        <register caption="SpW Link 1 Status" name="SPW_LINK1_STATUS" offset="0x428" rw="R" size="4">
          <bitfield caption="LinkState" mask="0x00000007" name="LINKSTATE" values="SPW_LINK1_STATUS__LINKSTATE"/>
          <bitfield caption="TxDefDiv" mask="0x000001F0" name="TXDEFDIV"/>
          <bitfield caption="TxEmpty" mask="0x00010000" name="TXEMPTY"/>
          <bitfield caption="GotNull" mask="0x00020000" name="GOTNULL"/>
          <bitfield caption="GotFCT" mask="0x00040000" name="GOTFCT"/>
          <bitfield caption="GotNChar" mask="0x00080000" name="GOTNCHAR"/>
          <bitfield caption="SEEN0" mask="0x00100000" name="SEEN0"/>
          <bitfield caption="SEEN1" mask="0x00200000" name="SEEN1"/>
          <bitfield caption="SEEN2" mask="0x00400000" name="SEEN2"/>
          <bitfield caption="SEEN3" mask="0x00800000" name="SEEN3"/>
          <bitfield caption="SEEN4" mask="0x01000000" name="SEEN4"/>
          <bitfield caption="SEEN5" mask="0x02000000" name="SEEN5"/>
        </register>
        <register caption="SpW Link 1 Software Reset" name="SPW_LINK1_SWRESET" offset="0x42C" rw="RW" size="4">
          <bitfield caption="Pattern" mask="0xFFFFFFFF" name="PATTERN"/>
        </register>
        <register caption="SpW Link 1 Escape Character Event 0" name="SPW_LINK1_ESCCHAREVENT0" offset="0x430" rw="RW" size="4">
          <bitfield caption="Value" mask="0x000000FF" name="VALUE"/>
          <bitfield caption="Mask" mask="0x0000FF00" name="MASK"/>
          <bitfield caption="Active" mask="0x00010000" name="ACTIVE"/>
          <bitfield caption="HwEvent" mask="0x00020000" name="HWEVENT"/>
        </register>
        <register caption="SpW Link 1 Escape Character Event 1" name="SPW_LINK1_ESCCHAREVENT1" offset="0x434" rw="RW" size="4">
          <bitfield caption="Value" mask="0x000000FF" name="VALUE"/>
          <bitfield caption="Mask" mask="0x0000FF00" name="MASK"/>
          <bitfield caption="Active" mask="0x00010000" name="ACTIVE"/>
          <bitfield caption="HwEvent" mask="0x00020000" name="HWEVENT"/>
        </register>
        <register caption="SpW Link 1 Escape Character Status" name="SPW_LINK1_ESCCHARSTS" offset="0x438" rw="R" size="4">
          <bitfield caption="Esc Char 1" mask="0x000000FF" name="CHAR1"/>
          <bitfield caption="Esc Char 2" mask="0x0000FF00" name="CHAR2"/>
        </register>
        <register caption="SpW Link 1 Transmit Escape Character" name="SPW_LINK1_TRANSESC" offset="0x43C" rw="RW" size="4">
          <bitfield caption="Character" mask="0x000000FF" name="CHAR"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Pending Read Masked Interrupt" name="SPW_LINK1_DISTINTPI_RM" offset="0x440" rw="R" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Pending Read and Clear Masked Interrupt" name="SPW_LINK1_DISTINTPI_RCM" offset="0x444" rw="R" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Pending Read Interrupt" name="SPW_LINK1_DISTINTPI_R" offset="0x448" rw="R" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Pending Read and Clear Interrupt" name="SPW_LINK1_DISTINTPI_RCS" offset="0x44C" rw="RW" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Mask" name="SPW_LINK1_DISTINTIM" offset="0x450" rw="RW" size="4">
          <bitfield caption="Distributed Interrupt mask" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Clear Pending Interrupt" name="SPW_LINK1_DISTINTPI_C" offset="0x454" rw="W" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Set Mask" name="SPW_LINK1_DISTINTIM_S" offset="0x458" rw="W" size="4">
          <bitfield caption="Distributed Interrupt mask" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Clear Mask" name="SPW_LINK1_DISTINTIM_C" offset="0x45C" rw="W" size="4">
          <bitfield caption="Distributed Interrupt mask" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Acknowledge Pending Read Masked Interrupt" name="SPW_LINK1_DISTACKPI_RM" offset="0x460" rw="R" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Acknowledge Pending Read and Clear Masked Interrupt" name="SPW_LINK1_DISTACKPI_RCM" offset="0x464" rw="R" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Acknowledge Pending Read Interrupt" name="SPW_LINK1_DISTACKPI_R" offset="0x468" rw="R" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Acknowledge Pending Read and Clear Interrupt" name="SPW_LINK1_DISTACKPI_RCS" offset="0x46C" rw="RW" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Acknowledge Mask" name="SPW_LINK1_DISTACKIM" offset="0x470" rw="RW" size="4">
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Acknowledge Clear Pending Interrupt" name="SPW_LINK1_DISTACKPI_C" offset="0x474" rw="W" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Acknowledge Set Mask" name="SPW_LINK1_DISTACKIM_S" offset="0x478" rw="W" size="4">
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 1 Distributed Interrupt Acknowledge Clear Mask" name="SPW_LINK1_DISTACKIM_C" offset="0x47C" rw="W" size="4">
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 2 Pending Read Masked Interrupt" name="SPW_LINK2_PI_RM" offset="0x480" rw="R" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 2 Pending Read and Clear Masked Interrupt" name="SPW_LINK2_PI_RCM" offset="0x484" rw="R" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 2 Pending Read Interrupt" name="SPW_LINK2_PI_R" offset="0x488" rw="R" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 2 Pending Read, Clear and Enabled Interrupt" name="SPW_LINK2_PI_RCS" offset="0x48C" rw="RW" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 2 Interrupt Mask" name="SPW_LINK2_IM" offset="0x490" rw="RW" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 2 Clear Pending Interrupt" name="SPW_LINK2_PI_C" offset="0x494" rw="W" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 2 Interrupt Set Mask" name="SPW_LINK2_IM_S" offset="0x498" rw="W" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 2 Interrupt Clear Mask" name="SPW_LINK2_IM_C" offset="0x49C" rw="W" size="4">
          <bitfield caption="DisErr" mask="0x00000001" name="DISERR"/>
          <bitfield caption="ParErr" mask="0x00000002" name="PARERR"/>
          <bitfield caption="ESCErr" mask="0x00000004" name="ESCERR"/>
          <bitfield caption="CrErr" mask="0x00000008" name="CRERR"/>
          <bitfield caption="LinkAbort" mask="0x00000010" name="LINKABORT"/>
          <bitfield caption="EEP transmitted" mask="0x00000020" name="EEPTRANS"/>
          <bitfield caption="EEP received" mask="0x00000040" name="EEPREC"/>
          <bitfield caption="Discard" mask="0x00000080" name="DISCARD"/>
          <bitfield caption="Escape Event 2" mask="0x00000100" name="ESCEVENT2"/>
          <bitfield caption="Escape Event 1" mask="0x00000200" name="ESCEVENT1"/>
        </register>
        <register caption="SpW Link 2 Config" name="SPW_LINK2_CFG" offset="0x4A0" rw="RW" size="4">
          <bitfield caption="Command" mask="0x00000003" name="COMMAND" values="SPW_LINK2_CFG__COMMAND"/>
        </register>
        <register caption="SpW Link 2 Clock Division" name="SPW_LINK2_CLKDIV" offset="0x4A4" rw="RW" size="4">
          <bitfield caption="TxOperDiv" mask="0x0000001F" name="TXOPERDIV"/>
          <bitfield caption="TxInitDiv" mask="0x001F0000" name="TXINITDIV"/>
        </register>
        <register caption="SpW Link 2 Status" name="SPW_LINK2_STATUS" offset="0x4A8" rw="R" size="4">
          <bitfield caption="LinkState" mask="0x00000007" name="LINKSTATE" values="SPW_LINK2_STATUS__LINKSTATE"/>
          <bitfield caption="TxDefDiv" mask="0x000001F0" name="TXDEFDIV"/>
          <bitfield caption="TxEmpty" mask="0x00010000" name="TXEMPTY"/>
          <bitfield caption="GotNull" mask="0x00020000" name="GOTNULL"/>
          <bitfield caption="GotFCT" mask="0x00040000" name="GOTFCT"/>
          <bitfield caption="GotNChar" mask="0x00080000" name="GOTNCHAR"/>
          <bitfield caption="SEEN0" mask="0x00100000" name="SEEN0"/>
          <bitfield caption="SEEN1" mask="0x00200000" name="SEEN1"/>
          <bitfield caption="SEEN2" mask="0x00400000" name="SEEN2"/>
          <bitfield caption="SEEN3" mask="0x00800000" name="SEEN3"/>
          <bitfield caption="SEEN4" mask="0x01000000" name="SEEN4"/>
          <bitfield caption="SEEN5" mask="0x02000000" name="SEEN5"/>
        </register>
        <register caption="SpW Link 2 Software Reset" name="SPW_LINK2_SWRESET" offset="0x4AC" rw="RW" size="4">
          <bitfield caption="Pattern" mask="0xFFFFFFFF" name="PATTERN"/>
        </register>
        <register caption="SpW Link 2 Escape Character Event 0" name="SPW_LINK2_ESCCHAREVENT0" offset="0x4B0" rw="RW" size="4">
          <bitfield caption="Value" mask="0x000000FF" name="VALUE"/>
          <bitfield caption="Mask" mask="0x0000FF00" name="MASK"/>
          <bitfield caption="Active" mask="0x00010000" name="ACTIVE"/>
          <bitfield caption="HwEvent" mask="0x00020000" name="HWEVENT"/>
        </register>
        <register caption="SpW Link 2 Escape Character Event 1" name="SPW_LINK2_ESCCHAREVENT1" offset="0x4B4" rw="RW" size="4">
          <bitfield caption="Value" mask="0x000000FF" name="VALUE"/>
          <bitfield caption="Mask" mask="0x0000FF00" name="MASK"/>
          <bitfield caption="Active" mask="0x00010000" name="ACTIVE"/>
          <bitfield caption="HwEvent" mask="0x00020000" name="HWEVENT"/>
        </register>
        <register caption="SpW Link 2 Escape Character Status" name="SPW_LINK2_ESCCHARSTS" offset="0x4B8" rw="R" size="4">
          <bitfield caption="Esc Char 1" mask="0x000000FF" name="CHAR1"/>
          <bitfield caption="Esc Char 2" mask="0x0000FF00" name="CHAR2"/>
        </register>
        <register caption="SpW Link 2 Transmit Escape Character" name="SPW_LINK2_TRANSESC" offset="0x4BC" rw="RW" size="4">
          <bitfield caption="Character" mask="0x000000FF" name="CHAR"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Pending Read Masked Interrupt" name="SPW_LINK2_DISTINTPI_RM" offset="0x4C0" rw="R" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Pending Read and Clear Masked Interrupt" name="SPW_LINK2_DISTINTPI_RCM" offset="0x4C4" rw="R" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Pending Read Interrupt" name="SPW_LINK2_DISTINTPI_R" offset="0x4C8" rw="R" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Pending Read and Clear Interrupt" name="SPW_LINK2_DISTINTPI_RCS" offset="0x4CC" rw="RW" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Mask" name="SPW_LINK2_DISTINTIM" offset="0x4D0" rw="RW" size="4">
          <bitfield caption="Distributed Interrupt mask" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Clear Pending Interrupt" name="SPW_LINK2_DISTINTPI_C" offset="0x4D4" rw="W" size="4">
          <bitfield caption="Distributed Interrupt" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Set Mask" name="SPW_LINK2_DISTINTIM_S" offset="0x4D8" rw="W" size="4">
          <bitfield caption="Distributed Interrupt mask" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Clear Mask" name="SPW_LINK2_DISTINTIM_C" offset="0x4DC" rw="W" size="4">
          <bitfield caption="Distributed Interrupt mask" mask="0x00000001" name="DI0"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000002" name="DI1"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000004" name="DI2"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000008" name="DI3"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000010" name="DI4"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000020" name="DI5"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000040" name="DI6"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000080" name="DI7"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000100" name="DI8"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000200" name="DI9"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000400" name="DI10"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00000800" name="DI11"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00001000" name="DI12"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00002000" name="DI13"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00004000" name="DI14"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00008000" name="DI15"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00010000" name="DI16"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00020000" name="DI17"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00040000" name="DI18"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00080000" name="DI19"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00100000" name="DI20"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00200000" name="DI21"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00400000" name="DI22"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x00800000" name="DI23"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x01000000" name="DI24"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x02000000" name="DI25"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x04000000" name="DI26"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x08000000" name="DI27"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x10000000" name="DI28"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x20000000" name="DI29"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x40000000" name="DI30"/>
          <bitfield caption="Distributed Interrupt mask" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Acknowledge Pending Read Masked Interrupt" name="SPW_LINK2_DISTACKPI_RM" offset="0x4E0" rw="R" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Acknowledge Pending Read and Clear Masked Interrupt" name="SPW_LINK2_DISTACKPI_RCM" offset="0x4E4" rw="R" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Acknowledge Pending Read Interrupt" name="SPW_LINK2_DISTACKPI_R" offset="0x4E8" rw="R" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Acknowledge Pending Read and Clear Interrupt" name="SPW_LINK2_DISTACKPI_RCS" offset="0x4EC" rw="RW" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Acknowledge Mask" name="SPW_LINK2_DISTACKIM" offset="0x4F0" rw="RW" size="4">
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Acknowledge Clear Pending Interrupt" name="SPW_LINK2_DISTACKPI_C" offset="0x4F4" rw="W" size="4">
          <bitfield caption="Distributed Acknowledge" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Acknowledge Set Mask" name="SPW_LINK2_DISTACKIM_S" offset="0x4F8" rw="W" size="4">
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="SpW Link 2 Distributed Interrupt Acknowledge Clear Mask" name="SPW_LINK2_DISTACKIM_C" offset="0x4FC" rw="W" size="4">
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000001" name="DA0"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000002" name="DA1"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000004" name="DA2"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000008" name="DA3"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000010" name="DA4"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000020" name="DA5"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000040" name="DA6"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000080" name="DA7"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000100" name="DA8"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000200" name="DA9"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000400" name="DA10"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00000800" name="DA11"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00001000" name="DA12"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00002000" name="DA13"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00004000" name="DA14"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00008000" name="DA15"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00010000" name="DA16"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00020000" name="DA17"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00040000" name="DA18"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00080000" name="DA19"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00100000" name="DA20"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00200000" name="DA21"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00400000" name="DA22"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x00800000" name="DA23"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x01000000" name="DA24"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x02000000" name="DA25"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x04000000" name="DA26"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x08000000" name="DA27"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x10000000" name="DA28"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x20000000" name="DA29"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x40000000" name="DA30"/>
          <bitfield caption="Distributed Acknowledge mask" mask="0x80000000" name="DA31"/>
        </register>
        <register caption="PktRx Pending Read Masked Interrupt" name="SPW_PKTRX1_PI_RM" offset="0x800" rw="R" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="EOP seen" mask="0x00000002" name="EOP"/>
          <bitfield caption="EEP seen" mask="0x00000004" name="EEP"/>
          <bitfield caption="Packet Discard" mask="0x00000008" name="DISCARD"/>
          <bitfield caption="Activated" mask="0x00000010" name="ACT"/>
        </register>
        <register caption="PktRx Pending Read and Clear Masked Interrupt" name="SPW_PKTRX1_PI_RCM" offset="0x804" rw="R" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="EOP seen" mask="0x00000002" name="EOP"/>
          <bitfield caption="EEP seen" mask="0x00000004" name="EEP"/>
          <bitfield caption="Packet Discard" mask="0x00000008" name="DISCARD"/>
          <bitfield caption="Activated" mask="0x00000010" name="ACT"/>
        </register>
        <register caption="PktRx Pending Read Interrupt" name="SPW_PKTRX1_PI_R" offset="0x808" rw="R" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="EOP seen" mask="0x00000002" name="EOP"/>
          <bitfield caption="EEP seen" mask="0x00000004" name="EEP"/>
          <bitfield caption="Packet Discard" mask="0x00000008" name="DISCARD"/>
          <bitfield caption="Activated" mask="0x00000010" name="ACT"/>
        </register>
        <register caption="PktRx Pending Read, Clear and Enabled Interrupt" name="SPW_PKTRX1_PI_RCS" offset="0x80C" rw="RW" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="EOP seen" mask="0x00000002" name="EOP"/>
          <bitfield caption="EEP seen" mask="0x00000004" name="EEP"/>
          <bitfield caption="Packet Discard" mask="0x00000008" name="DISCARD"/>
          <bitfield caption="Activated" mask="0x00000010" name="ACT"/>
        </register>
        <register caption="PktRx Interrupt Mask" name="SPW_PKTRX1_IM" offset="0x810" rw="RW" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="EOP seen" mask="0x00000002" name="EOP"/>
          <bitfield caption="EEP seen" mask="0x00000004" name="EEP"/>
          <bitfield caption="Packet Discard" mask="0x00000008" name="DISCARD"/>
          <bitfield caption="Activated" mask="0x00000010" name="ACT"/>
        </register>
        <register caption="PktRx Clear Pending Interrupt" name="SPW_PKTRX1_PI_C" offset="0x814" rw="W" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="EOP seen" mask="0x00000002" name="EOP"/>
          <bitfield caption="EEP seen" mask="0x00000004" name="EEP"/>
          <bitfield caption="Packet Discard" mask="0x00000008" name="DISCARD"/>
          <bitfield caption="Activated" mask="0x00000010" name="ACT"/>
        </register>
        <register caption="PktRx Interrupt Set Mask" name="SPW_PKTRX1_IM_S" offset="0x818" rw="W" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="EOP seen" mask="0x00000002" name="EOP"/>
          <bitfield caption="EEP seen" mask="0x00000004" name="EEP"/>
          <bitfield caption="Packet Discard" mask="0x00000008" name="DISCARD"/>
          <bitfield caption="Activated" mask="0x00000010" name="ACT"/>
        </register>
        <register caption="PktRx Interrupt Clear Mask" name="SPW_PKTRX1_IM_C" offset="0x81C" rw="W" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="EOP seen" mask="0x00000002" name="EOP"/>
          <bitfield caption="EEP seen" mask="0x00000004" name="EEP"/>
          <bitfield caption="Packet Discard" mask="0x00000008" name="DISCARD"/>
          <bitfield caption="Activated" mask="0x00000010" name="ACT"/>
        </register>
        <register caption="PktRx Config" name="SPW_PKTRX1_CFG" offset="0x820" rw="RW" size="4">
          <bitfield caption="Discard" mask="0x00000001" name="DISCARD"/>
        </register>
        <register caption="PktRx Status" name="SPW_PKTRX1_STATUS" offset="0x824" rw="R" size="4">
          <bitfield caption="Packet Count" mask="0x0000FFFF" name="COUNT"/>
          <bitfield caption="Packet" mask="0x00010000" name="PACKET"/>
          <bitfield caption="Locked" mask="0x00020000" name="LOCKED"/>
          <bitfield caption="Armed" mask="0x00040000" name="ARM"/>
          <bitfield caption="Active" mask="0x00080000" name="ACT"/>
          <bitfield caption="Pending" mask="0x00100000" name="PENDING"/>
          <bitfield caption="Deactivating" mask="0x00200000" name="DEACT"/>
        </register>
        <register caption="PktRx Next Buffer Data Address" name="SPW_PKTRX1_NXTBUFDATAADDR" offset="0x830" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="PktRx Next Buffer Data Length" name="SPW_PKTRX1_NXTBUFDATALEN" offset="0x834" rw="RW" size="4">
          <bitfield caption="Length" mask="0x00FFFFFF" name="LEN"/>
        </register>
        <register caption="PktRx Next Buffer Packet Address" name="SPW_PKTRX1_NXTBUFPKTADDR" offset="0x838" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="PktRx Next Buffer Config" name="SPW_PKTRX1_NXTBUFCFG" offset="0x83C" rw="RW" size="4">
          <bitfield caption="Max Count" mask="0x0000FFFF" name="MAXCNT"/>
          <bitfield caption="Start Value" mask="0x003F0000" name="VALUE"/>
          <bitfield caption="Start Mode" mask="0x01C00000" name="START" values="SPW_PKTRX1_NXTBUFCFG__START"/>
          <bitfield caption="Split Pkt" mask="0x40000000" name="SPLIT"/>
        </register>
        <register caption="PktRx Current Buffer Data Address" name="SPW_PKTRX1_CURBUFDATAADDR" offset="0x840" rw="R" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="PktRx Current Buffer Data Length" name="SPW_PKTRX1_CURBUFDATALEN" offset="0x844" rw="R" size="4">
          <bitfield caption="Length" mask="0x00FFFFFF" name="LEN"/>
        </register>
        <register caption="PktRx Current Buffer Packet Address" name="SPW_PKTRX1_CURBUFPKTADDR" offset="0x848" rw="R" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="PktRx Current Buffer Config" name="SPW_PKTRX1_CURBUFCFG" offset="0x84C" rw="RW" size="4">
          <bitfield caption="Max Count" mask="0x0000FFFF" name="MAXCNT"/>
          <bitfield caption="Split" mask="0x40000000" name="SPLIT"/>
          <bitfield caption="Abort" mask="0x80000000" name="ABORT"/>
        </register>
        <register caption="PktRx Previous Buffer Data Length" name="SPW_PKTRX1_PREVBUFDATALEN" offset="0x850" rw="R" size="4">
          <bitfield caption="Length" mask="0x00FFFFFF" name="LEN"/>
        </register>
        <register caption="PktRx Previous Buffer Status" name="SPW_PKTRX1_PREVBUFSTS" offset="0x854" rw="R" size="4">
          <bitfield caption="Count" mask="0x0000FFFF" name="CNT"/>
          <bitfield caption="EEP seen" mask="0x00010000" name="EEP"/>
          <bitfield caption="Buffer Info Full" mask="0x00020000" name="FULLI"/>
          <bitfield caption="Buffer Data Full" mask="0x00040000" name="FULLD"/>
          <bitfield caption="DMA Error" mask="0x00080000" name="DMAERR"/>
          <bitfield caption="Locked" mask="0x80000000" name="LOCKED"/>
        </register>
        <register caption="PktRx Software Reset" name="SPW_PKTRX1_SWRESET" offset="0x87C" rw="RW" size="4">
          <bitfield caption="Pattern" mask="0xFFFFFFFF" name="PATTERN"/>
        </register>
        <register caption="PktTx Pending Read Masked Interrupt" name="SPW_PKTTX1_PI_RM" offset="0xC00" rw="R" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="Activated" mask="0x00000002" name="ACT"/>
          <bitfield caption="EOP sent" mask="0x00000004" name="EOP"/>
          <bitfield caption="EEP sent" mask="0x00000008" name="EEP"/>
        </register>
        <register caption="PktTx Pending Read and Clear Masked Interrupt" name="SPW_PKTTX1_PI_RCM" offset="0xC04" rw="R" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="Activated" mask="0x00000002" name="ACT"/>
          <bitfield caption="EOP sent" mask="0x00000004" name="EOP"/>
          <bitfield caption="EEP sent" mask="0x00000008" name="EEP"/>
        </register>
        <register caption="PktTx Pending Read Interrupt" name="SPW_PKTTX1_PI_R" offset="0xC08" rw="R" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="Activated" mask="0x00000002" name="ACT"/>
          <bitfield caption="EOP sent" mask="0x00000004" name="EOP"/>
          <bitfield caption="EEP sent" mask="0x00000008" name="EEP"/>
        </register>
        <register caption="PktTx Pending Read, Clear and Enabled Interrupt" name="SPW_PKTTX1_PI_RCS" offset="0xC0C" rw="RW" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="Activated" mask="0x00000002" name="ACT"/>
          <bitfield caption="EOP sent" mask="0x00000004" name="EOP"/>
          <bitfield caption="EEP sent" mask="0x00000008" name="EEP"/>
        </register>
        <register caption="PktTx Interrupt Mask" name="SPW_PKTTX1_IM" offset="0xC10" rw="RW" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="Activated" mask="0x00000002" name="ACT"/>
          <bitfield caption="EOP sent" mask="0x00000004" name="EOP"/>
          <bitfield caption="EEP sent" mask="0x00000008" name="EEP"/>
        </register>
        <register caption="PktTx Clear Pending Interrupt" name="SPW_PKTTX1_PI_C" offset="0xC14" rw="W" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="Activated" mask="0x00000002" name="ACT"/>
          <bitfield caption="EOP sent" mask="0x00000004" name="EOP"/>
          <bitfield caption="EEP sent" mask="0x00000008" name="EEP"/>
        </register>
        <register caption="PktTx Interrupt Set Mask" name="SPW_PKTTX1_IM_S" offset="0xC18" rw="W" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="Activated" mask="0x00000002" name="ACT"/>
          <bitfield caption="EOP sent" mask="0x00000004" name="EOP"/>
          <bitfield caption="EEP sent" mask="0x00000008" name="EEP"/>
        </register>
        <register caption="PktTx Interrupt Clear Mask" name="SPW_PKTTX1_IM_C" offset="0xC1C" rw="W" size="4">
          <bitfield caption="Deactivated" mask="0x00000001" name="DEACT"/>
          <bitfield caption="Activated" mask="0x00000002" name="ACT"/>
          <bitfield caption="EOP sent" mask="0x00000004" name="EOP"/>
          <bitfield caption="EEP sent" mask="0x00000008" name="EEP"/>
        </register>
        <register caption="PktTx Status" name="SPW_PKTTX1_STATUS" offset="0xC20" rw="RW" size="4">
          <bitfield caption="Armed" mask="0x00000001" name="ARM"/>
          <bitfield caption="Active" mask="0x00000002" name="ACT"/>
          <bitfield caption="Pending" mask="0x00000004" name="PENDING"/>
          <bitfield caption="Deactivating" mask="0x00000008" name="DEACT"/>
          <bitfield caption="Previous" mask="0x00070000" name="PREV" values="SPW_PKTTX1_STATUS__PREV"/>
        </register>
        <register caption="PktTx Next Send List Router Bytes" name="SPW_PKTTX1_NXTSENDROUT" offset="0xC24" rw="RW" size="4">
          <bitfield caption="Byte4" mask="0x000000FF" name="BYTE4"/>
          <bitfield caption="Byte3" mask="0x0000FF00" name="BYTE3"/>
          <bitfield caption="Byte2" mask="0x00FF0000" name="BYTE2"/>
          <bitfield caption="Byte1" mask="0xFF000000" name="BYTE1"/>
        </register>
        <register caption="PktTx Next Send List Address" name="SPW_PKTTX1_NXTSENDADDR" offset="0xC28" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="PktTx Next Send List Config" name="SPW_PKTTX1_NXTSENDCFG" offset="0xC2C" rw="RW" size="4">
          <bitfield caption="Length" mask="0x0000FFFF" name="LEN"/>
          <bitfield caption="Start Value" mask="0x003F0000" name="VALUE"/>
          <bitfield caption="Start Mode" mask="0x00C00000" name="START" values="SPW_PKTTX1_NXTSENDCFG__START"/>
          <bitfield caption="Abort" mask="0x20000000" name="ABORT"/>
        </register>
        <register caption="PktTx Current Send List Router Bytes" name="SPW_PKTTX1_CURSENDROUT" offset="0xC30" rw="R" size="4">
          <bitfield caption="Byte4" mask="0x000000FF" name="BYTE4"/>
          <bitfield caption="Byte3" mask="0x0000FF00" name="BYTE3"/>
          <bitfield caption="Byte2" mask="0x00FF0000" name="BYTE2"/>
          <bitfield caption="Byte1" mask="0xFF000000" name="BYTE1"/>
        </register>
        <register caption="PktTx Current Send List Address" name="SPW_PKTTX1_CURSENDADDR" offset="0xC34" rw="R" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="PktTx Current Send List Config" name="SPW_PKTTX1_CURSENDCFG" offset="0xC38" rw="RW" size="4">
          <bitfield caption="Length" mask="0x0000FFFF" name="LEN"/>
          <bitfield caption="Abort" mask="0x80000000" name="ABORT"/>
        </register>
        <register caption="PktTx Software Reset" name="SPW_PKTTX1_SWRESET" offset="0xC3C" rw="RW" size="4">
          <bitfield caption="Pattern" mask="0xFFFFFFFF" name="PATTERN"/>
        </register>
        <register caption="SpW RMAP 1 Config" name="SPW_RMAP1_CFG" offset="0x00000E00" rw="RW" size="4">
          <bitfield caption="DestKey" mask="0x000000FF" name="DESTKEY"/>
          <bitfield caption="Address" mask="0x0000FF00" name="TLA"/>
          <bitfield caption="RMAP Enable" mask="0x00010000" name="RMAPENA"/>
        </register>
        <register caption="SpW RMAP 1 Read and Clear Status" name="SPW_RMAP1_STS_RC" offset="0x00000E04" rw="R" size="4">
          <bitfield caption="Error Code" mask="0x000000FF" name="ERRCODE" values="SPW_RMAP1_STS_RC__ERRCODE"/>
          <bitfield caption="Valid" mask="0x00000100" name="VALID"/>
        </register>
        <register caption="SpW RMAP 1 Read Status" name="SPW_RMAP1_STS" offset="0x00000E08" rw="R" size="4">
          <bitfield caption="Error Code" mask="0x000000FF" name="ERRCODE" values="SPW_RMAP1_STS__ERRCODE"/>
          <bitfield caption="Valid" mask="0x00000100" name="VALID"/>
        </register>
        <register caption="SpW Tch Pending Read Masked Interrupt" name="SPW_TCH_PI_RM" offset="0x00000E80" rw="R" size="4">
          <bitfield caption="TcEvent" mask="0x00000001" name="TCEVENT"/>
          <bitfield caption="Time Code" mask="0x00000002" name="TIMECODE"/>
          <bitfield caption="Any Time Code" mask="0x00000004" name="ANYTIMECODE"/>
          <bitfield caption="Late Watchdog" mask="0x00000008" name="LATEWD"/>
          <bitfield caption="Early Watchdog" mask="0x00000010" name="EARLYWD"/>
        </register>
        <register caption="SpW Tch Pending Read and Clear Masked Interrupt" name="SPW_TCH_PI_RCM" offset="0x00000E84" rw="R" size="4">
          <bitfield caption="TcEvent" mask="0x00000001" name="TCEVENT"/>
          <bitfield caption="Time Code" mask="0x00000002" name="TIMECODE"/>
          <bitfield caption="Any Time Code" mask="0x00000004" name="ANYTIMECODE"/>
          <bitfield caption="Late Watchdog" mask="0x00000008" name="LATEWD"/>
          <bitfield caption="Early Watchdog" mask="0x00000010" name="EARLYWD"/>
        </register>
        <register caption="SpW Tch Pending Read Interrupt" name="SPW_TCH_PI_R" offset="0x00000E88" rw="R" size="4">
          <bitfield caption="TcEvent" mask="0x00000001" name="TCEVENT"/>
          <bitfield caption="Time Code" mask="0x00000002" name="TIMECODE"/>
          <bitfield caption="Any Time Code" mask="0x00000004" name="ANYTIMECODE"/>
          <bitfield caption="Late Watchdog" mask="0x00000008" name="LATEWD"/>
          <bitfield caption="Early Watchdog" mask="0x00000010" name="EARLYWD"/>
        </register>
        <register caption="SpW Tch Pending Read, Clear and Enabled Interrupt" name="SPW_TCH_PI_RCS" offset="0x00000E8C" rw="RW" size="4">
          <bitfield caption="TcEvent" mask="0x00000001" name="TCEVENT"/>
          <bitfield caption="Time Code" mask="0x00000002" name="TIMECODE"/>
          <bitfield caption="Any Time Code" mask="0x00000004" name="ANYTIMECODE"/>
          <bitfield caption="Late Watchdog" mask="0x00000008" name="LATEWD"/>
          <bitfield caption="Early Watchdog" mask="0x00000010" name="EARLYWD"/>
        </register>
        <register caption="SpW Tch Interrupt Mask" name="SPW_TCH_IM" offset="0x00000E90" rw="RW" size="4">
          <bitfield caption="TcEvent" mask="0x00000001" name="TCEVENT"/>
          <bitfield caption="Time Code" mask="0x00000002" name="TIMECODE"/>
          <bitfield caption="Any Time Code" mask="0x00000004" name="ANYTIMECODE"/>
          <bitfield caption="Late Watchdog" mask="0x00000008" name="LATEWD"/>
          <bitfield caption="Early Watchdog" mask="0x00000010" name="EARLYWD"/>
        </register>
        <register caption="SpW Tch Clear Pending Interrupt" name="SPW_TCH_PI_C" offset="0x00000E94" rw="W" size="4">
          <bitfield caption="TcEvent" mask="0x00000001" name="TCEVENT"/>
          <bitfield caption="Time Code" mask="0x00000002" name="TIMECODE"/>
          <bitfield caption="Any Time Code" mask="0x00000004" name="ANYTIMECODE"/>
          <bitfield caption="Late Watchdog" mask="0x00000008" name="LATEWD"/>
          <bitfield caption="Early Watchdog" mask="0x00000010" name="EARLYWD"/>
        </register>
        <register caption="SpW Tch Interrupt Set Mask" name="SPW_TCH_IM_S" offset="0x00000E98" rw="W" size="4">
          <bitfield caption="TcEvent" mask="0x00000001" name="TCEVENT"/>
          <bitfield caption="Time Code" mask="0x00000002" name="TIMECODE"/>
          <bitfield caption="Any Time Code" mask="0x00000004" name="ANYTIMECODE"/>
          <bitfield caption="Late Watchdog" mask="0x00000008" name="LATEWD"/>
          <bitfield caption="Early Watchdog" mask="0x00000010" name="EARLYWD"/>
        </register>
        <register caption="SpW Tch Interrupt Clear Mask" name="SPW_TCH_IM_C" offset="0x00000E9C" rw="W" size="4">
          <bitfield caption="TcEvent" mask="0x00000001" name="TCEVENT"/>
          <bitfield caption="Time Code" mask="0x00000002" name="TIMECODE"/>
          <bitfield caption="Any Time Code" mask="0x00000004" name="ANYTIMECODE"/>
          <bitfield caption="Late Watchdog" mask="0x00000008" name="LATEWD"/>
          <bitfield caption="Early Watchdog" mask="0x00000010" name="EARLYWD"/>
        </register>
        <register caption="SpW Tch Config Listener" name="SPW_TCH_CFGLISTEN" offset="0x00000EA0" rw="RW" size="4">
          <bitfield caption="Listen  link 1" mask="0x00000001" name="L1"/>
          <bitfield caption="Listen link 2" mask="0x00000002" name="L2"/>
        </register>
        <register caption="SpW Tch Config Sender" name="SPW_TCH_CFGSEND" offset="0x00000EA4" rw="RW" size="4">
          <bitfield caption="Send link 1" mask="0x00000001" name="S1"/>
          <bitfield caption="Send link 2" mask="0x00000002" name="S2"/>
        </register>
        <register caption="SpW Tch Config" name="SPW_TCH_CFG" offset="0x00000EA8" rw="RW" size="4">
          <bitfield caption="Event" mask="0x0000003F" name="EVENT"/>
        </register>
        <register caption="SpW Tch Config Restart" name="SPW_TCH_CFGRESTART" offset="0x00000EAC" rw="RW" size="4">
          <bitfield caption="Value" mask="0x0000003F" name="VALUE"/>
          <bitfield caption="Event" mask="0x00003F00" name="EVENT"/>
          <bitfield caption="Pps" mask="0x00004000" name="PPS"/>
          <bitfield caption="One Shot" mask="0x00008000" name="ONESHOT"/>
        </register>
        <register caption="SpW Tch Config Tc Event" name="SPW_TCH_CFGTCEVENT" offset="0x00000EB0" rw="RW" size="4">
          <bitfield caption="Value" mask="0x0000003F" name="VALUE"/>
          <bitfield caption="Mask" mask="0x00003F00" name="MASK"/>
        </register>
        <register caption="SpW Tch Config Watchdog" name="SPW_TCH_CFGWD" offset="0x00000EB4" rw="RW" size="4">
          <bitfield caption="Late" mask="0x0000FFFF" name="LATE"/>
          <bitfield caption="Early" mask="0xFFFF0000" name="EARLY"/>
        </register>
        <register caption="SpW Tch Last Time Code" name="SPW_TCH_LASTTIMECODE" offset="0x00000EB8" rw="RW" size="4">
          <bitfield caption="Value" mask="0x0000003F" name="VALUE"/>
          <bitfield caption="Send Now" mask="0x00000100" name="SEND"/>
        </register>
        <register caption="SpW Tch Software Reset" name="SPW_TCH_SWRESET" offset="0x00000EBC" rw="RW" size="4">
          <bitfield caption="Pattern" mask="0xFFFFFFFF" name="PATTERN"/>
        </register>
        <register caption="SpW Group Interrupt status 1" name="SPW_GROUP_IRQSTS1" offset="0x00000F00" rw="R" size="4">
          <bitfield caption="Tx 1" mask="0x00000080" name="TX1"/>
          <bitfield caption="Rx 1" mask="0x00008000" name="RX1"/>
          <bitfield caption="Time Code Handler" mask="0x00010000" name="TCH"/>
        </register>
        <register caption="SpW Group Interrupt status 2" name="SPW_GROUP_IRQSTS2" offset="0x00000F04" rw="R" size="4">
          <bitfield caption="Link 2" mask="0x00040000" name="Link2"/>
          <bitfield caption="Distributed Interrupt Acknowledge, Link 2" mask="0x00080000" name="Dia2"/>
          <bitfield caption="Distributed Interrupt 2" mask="0x00100000" name="Di2"/>
          <bitfield caption="Link 1" mask="0x00200000" name="Link1"/>
          <bitfield caption="Distributed Interrupt Acknowledge, Link 1" mask="0x00400000" name="Dia1"/>
          <bitfield caption="Distributed Interrupt 1" mask="0x00800000" name="Di1"/>
        </register>
        <register caption="SpW Group Interrupt status" name="SPW_GROUP_EDACSTS" offset="0x00000F0C" rw="R" size="4">
          <bitfield caption="Correction Count" mask="0x000000FF" name="CORR"/>
          <bitfield caption="Uncorrectable Error" mask="0x0000FF00" name="UNCORR"/>
        </register>
      </register-group>
      <value-group caption="Command" name="SPW_LINK1_CFG__COMMAND">
        <value caption="The link proceeds directly to the ErrorReset state when reaching the Run state." name="LINK_DISABLE" value="0x0"/>
        <value caption="State is not actively changed." name="NO_COMMAND" value="0x1"/>
        <value caption="The Codec will wait in state Ready until the first NULL character is received." name="AUTO_START" value="0x2"/>
        <value caption="SpaceWire link can proceed to Started state." name="LINK_START" value="0x3"/>
      </value-group>
      <value-group caption="LinkState" name="SPW_LINK1_STATUS__LINKSTATE">
        <value caption="CODEC link state machine in ErrorReset state" name="ERRORRESET" value="0x0"/>
        <value caption="CODEC link state machine in ErrorWait state" name="ERRORWAIT" value="0x1"/>
        <value caption="CODEC link state machine in Ready state" name="READY" value="0x2"/>
        <value caption="CODEC link state machine in Started state" name="STARTED" value="0x3"/>
        <value caption="CODEC link state machine in Connecting state" name="CONNECTING" value="0x4"/>
        <value caption="CODEC link state machine in Run state" name="RUN" value="0x5"/>
      </value-group>
      <value-group caption="Command" name="SPW_LINK2_CFG__COMMAND">
        <value caption="The link proceeds directly to the ErrorReset state when reaching the Run state." name="LINK_DISABLE" value="0x0"/>
        <value caption="State is not actively changed." name="NO_COMMAND" value="0x1"/>
        <value caption="The Codec will wait in state Ready until the first NULL character is received." name="AUTO_START" value="0x2"/>
        <value caption="SpaceWire link can proceed to Started state." name="LINK_START" value="0x3"/>
      </value-group>
      <value-group caption="LinkState" name="SPW_LINK2_STATUS__LINKSTATE">
        <value caption="CODEC link state machine in ErrorReset state" name="ERRORRESET" value="0x0"/>
        <value caption="CODEC link state machine in ErrorWait state" name="ERRORWAIT" value="0x1"/>
        <value caption="CODEC link state machine in Ready state" name="READY" value="0x2"/>
        <value caption="CODEC link state machine in Started state" name="STARTED" value="0x3"/>
        <value caption="CODEC link state machine in Connecting state" name="CONNECTING" value="0x4"/>
        <value caption="CODEC link state machine in Run state" name="RUN" value="0x5"/>
      </value-group>
      <value-group caption="Start Mode" name="SPW_PKTRX1_NXTBUFCFG__START">
        <value caption="Start if any bit in Start Value matches an incoming event" name="STARTEVENT" value="0x0"/>
        <value caption="Start immediately. Request a deactivation on next packet boundary." name="STARTNOW" value="0x1"/>
        <value caption="Start if Start Value matches an incoming Time Code from Time Code Handler 1" name="STARTTCH1" value="0x2"/>
        <value caption="Start when current buffer is deactivated (e.g., by buffer becoming full)" name="STARTLATER" value="0x4"/>
      </value-group>
      <value-group caption="Previous" name="SPW_PKTTX1_STATUS__PREV">
        <value caption="No information. Field not locked." name="NOINFO" value="0x0"/>
        <value caption="Last send list fully done" name="LASTSENDLISTOK" value="0x1"/>
        <value caption="Aborted due to memory access error." name="ABORTEDMEMERR" value="0x2"/>
        <value caption="Aborted by new send list." name="ABORTEDNEWSD" value="0x3"/>
        <value caption="Aborted by direct user command." name="ABORTEDUSERCMD" value="0x4"/>
        <value caption="Aborted by timeout." name="ABORTEDTIMEOUT" value="0x5"/>
      </value-group>
      <value-group caption="Start Mode" name="SPW_PKTTX1_NXTSENDCFG__START">
        <value caption="Start if any bit in Start Value matches an incoming event" name="STARTEVENT" value="0x0"/>
        <value caption="Start immediately, if possible" name="STARTNOW" value="0x1"/>
        <value caption="Start if Start Value matches an incoming Time Code from Time Code Handler 1" name="STARTTCH1" value="0x2"/>
      </value-group>
      <value-group caption="Error Code" name="SPW_RMAP1_STS_RC__ERRCODE">
        <value caption="No error detected" name="NOERROR" value="0x0"/>
        <value caption="Error while DMA accessing the internal bus, e.g. illegal address." name="DMAERROR" value="0x1"/>
        <value caption="Unused RMAP command according to [RMAP]" name="RMAPERROR" value="0x2"/>
        <value caption="Destination key error" name="DESTKEYERROR" value="0x3"/>
        <value caption="Data CRC error" name="DATACRCERROR" value="0x4"/>
        <value caption="Early EOP in header or data, i.e. EOP has been received with less data than expected from the RMAP command header." name="EOPERROR" value="0x5"/>
        <value caption="Cargo too large. Late EOP or EEP in data, i.e. EOP/EEP has been received with more data than expected from the RMAP command header." name="CARGOERROR" value="0x6"/>
        <value caption="Early EEP in data for RMAP commands. EEP has been received with less data or exactly as much as expected from the RMAP command header." name="EEPERROR" value="0x7"/>
        <value caption="Authorisation error:Invalid or unsupported command." name="CMDERROR" value="0xA"/>
        <value caption="Non-matching Target Logical Address." name="TLAERROR" value="0xC"/>
        <value caption="Incorrect header CRC." name="HEADERCRCERROR" value="0x10"/>
        <value caption="Protocol Identifier not supported." name="PROTOCOLIDERROR" value="0x11"/>
        <value caption="Unsupported reply address length" name="REPLYADDERROR" value="0x12"/>
      </value-group>
      <value-group caption="Error Code" name="SPW_RMAP1_STS__ERRCODE">
        <value caption="No error detected" name="NOERROR" value="0x0"/>
        <value caption="Error while DMA accessing the internal bus, e.g. illegal address." name="DMAERROR" value="0x1"/>
        <value caption="Unused RMAP command according to [RMAP]" name="RMAPERROR" value="0x2"/>
        <value caption="Destination key error" name="DESTKEYERROR" value="0x3"/>
        <value caption="Data CRC error" name="DATACRCERROR" value="0x4"/>
        <value caption="Early EOP in header or data, i.e. EOP has been received with less data than expected from the RMAP command header." name="EOPERROR" value="0x5"/>
        <value caption="Cargo too large. Late EOP or EEP in data, i.e. EOP/EEP has been received with more data than expected from the RMAP command header." name="CARGOERROR" value="0x6"/>
        <value caption="Early EEP in data for RMAP commands. EEP has been received with less data or exactly as much as expected from the RMAP command header." name="EEPERROR" value="0x7"/>
        <value caption="Authorisation error:Invalid or unsupported command." name="CMDERROR" value="0xA"/>
        <value caption="Non-matching Target Logical Address." name="TLAERROR" value="0xC"/>
        <value caption="Incorrect header CRC." name="HEADERCRCERROR" value="0x10"/>
        <value caption="Protocol Identifier not supported." name="PROTOCOLIDERROR" value="0x11"/>
        <value caption="Unsupported reply address length" name="REPLYADDERROR" value="0x12"/>
      </value-group>
    </module>
    <module name="SUPC" caption="Supply Controller" id="44082" version="C">
      <register-group name="SUPC">
        <register caption="Supply Controller Control Register" name="SUPC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Shall be always write at '0'" mask="0x00000004" name="ZERO"/>
          <bitfield caption="Timing Domain Crystal Oscillator Select" mask="0x00000008" name="TDXTALSEL" values="SUPC_CR__TDXTALSEL"/>
          <bitfield caption="Monitoring Domain RC Oscillator Select" mask="0x00000020" name="MDRCSEL" values="SUPC_CR__MDRCSEL"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="SUPC_CR__KEY"/>
        </register>
        <register caption="Supply Controller Supply Monitor Mode Register" name="SUPC_SMMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Core Supply Monitor User Selection" mask="0x00800000" name="CORESMUSEL"/>
        </register>
        <register caption="Supply Controller Mode Register" name="SUPC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="VDDCORE Supply Monitor Reset Enable" mask="0x00001000" name="CORSMRSTEN" values="SUPC_MR__CORSMRSTEN"/>
          <bitfield caption="VDDCORE Supply Monitor Disable" mask="0x00002000" name="CORSMDIS" values="SUPC_MR__CORSMDIS"/>
          <bitfield caption="Oscillator Bypass" mask="0x00100000" name="OSCBYPASS" values="SUPC_MR__OSCBYPASS"/>
          <bitfield caption="Fast Startup 32.768 kHz Crystal Oscillator" mask="0x00400000" name="FXTALSTUP"/>
          <bitfield caption="Password Key" mask="0xFF000000" name="KEY" values="SUPC_MR__KEY"/>
        </register>
        <register caption="Supply Controller Status Register" name="SUPC_SR" offset="0x14" rw="R" size="4">
          <bitfield caption="VDDCORE Supply Monitor Reset Status (cleared on read)" mask="0x00000008" name="CORSMRSTS" values="SUPC_SR__CORSMRSTS"/>
          <bitfield caption="32 kHz Oscillator Selection Status" mask="0x00000080" name="TDOSCSEL" values="SUPC_SR__TDOSCSEL"/>
        </register>
        <register caption="Supply Controller Power Register" name="SUPC_PWR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="MD_SLCK always generated by the slow RC oscillator" mask="0x00040000" name="ZERO"/>
        </register>
        <register caption="Write Protection Mode Register" name="SYSC_WPMR" offset="0xD4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key." mask="0xFFFFFF00" name="WPKEY" values="SYSC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Timing Domain Crystal Oscillator Select" name="SUPC_CR__TDXTALSEL">
        <value caption="No effect." name="NO_EFFECT" value="0"/>
        <value caption="If KEY is correct, XTALSEL switches the slow clock of the timing domain (TD_SLCK) on the 32.768 kHz crystal oscillator output." name="CRYSTAL_SEL" value="1"/>
      </value-group>
      <value-group caption="Monitoring Domain RC Oscillator Select" name="SUPC_CR__MDRCSEL">
        <value caption="No effect." name="NO_EFFECT" value="0"/>
        <value caption="If KEY is correct, XTALSEL switches the slow clock of the monitoring domain (MD_SLCK) on the slow RC oscillator output." name="CRYSTAL_SEL" value="1"/>
      </value-group>
      <value-group caption="Password" name="SUPC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="VDDCORE Supply Monitor Reset Enable" name="SUPC_MR__CORSMRSTEN">
        <value caption="The core reset signal vddcore_nreset is not affected when a VDDCORE supply monitor detection occurs." name="NOT_ENABLE" value="0"/>
        <value caption="The core reset signal, vddcore_nreset is asserted when a VDDCORE supply monitor detection occurs." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="VDDCORE Supply Monitor Disable" name="SUPC_MR__CORSMDIS">
        <value caption="The VDDCORE supply monitor is enabled." name="ENABLE" value="0"/>
        <value caption="The VDDCORE supply monitor is disabled." name="DISABLE" value="1"/>
      </value-group>
      <value-group caption="Oscillator Bypass" name="SUPC_MR__OSCBYPASS">
        <value caption="No effect. Clock selection depends on the value of XTALSEL (SUPC_CR)." name="NO_EFFECT" value="0"/>
        <value caption="The 32.768 kHz crystal oscillator is bypassed if XTALSEL (SUPC_CR) is set. OSCBYPASS must be set prior to setting XTALSEL." name="BYPASS" value="1"/>
      </value-group>
      <value-group caption="Password Key" name="SUPC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="VDDCORE Supply Monitor Reset Status (cleared on read)" name="SUPC_SR__CORSMRSTS">
        <value caption="No VDDCORE Supply Monitor reset event has been detected since the last read of the SUPC_SR." name="NO" value="0"/>
        <value caption="At least one VDDCORE Supply Monitor reset event has been detected since the last read of the SUPC_SR." name="PRESENT" value="1"/>
      </value-group>
      <value-group caption="32 kHz Oscillator Selection Status" name="SUPC_SR__TDOSCSEL">
        <value caption="The timing domain slow clock, TD_SLCK, is generated by the slow RC oscillator." name="RC" value="0"/>
        <value caption="The timing domain slow clock, TD_SLCK, is generated by the 32.768 kHz crystal oscillator." name="CRYST" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key." name="SYSC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x525443"/>
      </value-group>
    </module>
    <module name="TC" caption="Timer Counter" id="6082" version="ZO">
      <register-group name="TC_CHANNEL" size="64">
        <register caption="Channel Control Register" name="TC_CCR" offset="0x0" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register" name="TC_CMR" offset="0x4" rw="RW" size="4">
          <mode name="CAPTURE" qualifier="TC_CMR.WAVE" value="0x0" caption="Capture"/>
          <mode name="WAVEFORM" qualifier="TC_CMR.WAVE" value="0x1" caption="Waveform"/>
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR0__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR0__BURST"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Stopped with RC Compare" mask="0x00000040" name="CPCSTOP"/>
          <bitfield modes="CAPTURE" caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield modes="WAVEFORM" caption="Counter Clock Disable with RC Loading" mask="0x00000080" name="CPCDIS"/>
          <bitfield modes="CAPTURE" caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR0__ETRGEDG"/>
          <bitfield modes="WAVEFORM" caption="External Event Edge Selection" mask="0x00000300" name="EEVTEDG" values="TC_CMR0__EEVTEDG"/>
          <bitfield modes="CAPTURE" caption="TIOAx or TIOBx External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield modes="WAVEFORM" caption="External Event Selection" mask="0x00000C00" name="EEVT" values="TC_CMR0__EEVT"/>
          <bitfield modes="WAVEFORM" caption="External Event Trigger Enable" mask="0x00001000" name="ENETRG"/>
          <bitfield modes="WAVEFORM" caption="Waveform Selection" mask="0x00006000" name="WAVSEL" values="TC_CMR0__WAVSEL"/>
          <bitfield modes="CAPTURE" caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield modes="CAPTURE" caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR0__LDRA"/>
          <bitfield modes="WAVEFORM" caption="RA Compare Effect on TIOAx" mask="0x00030000" name="ACPA" values="TC_CMR0__ACPA"/>
          <bitfield modes="CAPTURE" caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR0__LDRB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOAx" mask="0x000C0000" name="ACPC" values="TC_CMR0__ACPC"/>
          <bitfield modes="CAPTURE" caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR0__SBSMPLR"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOAx" mask="0x00300000" name="AEEVT" values="TC_CMR0__AEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOAx" mask="0x00C00000" name="ASWTRG" values="TC_CMR0__ASWTRG"/>
          <bitfield modes="WAVEFORM" caption="RB Compare Effect on TIOBx" mask="0x03000000" name="BCPB" values="TC_CMR0__BCPB"/>
          <bitfield modes="WAVEFORM" caption="RC Compare Effect on TIOBx" mask="0x0C000000" name="BCPC" values="TC_CMR0__BCPC"/>
          <bitfield modes="WAVEFORM" caption="External Event Effect on TIOBx" mask="0x30000000" name="BEEVT" values="TC_CMR0__BEEVT"/>
          <bitfield modes="WAVEFORM" caption="Software Trigger Effect on TIOBx" mask="0xC0000000" name="BSWTRG" values="TC_CMR0__BSWTRG"/>
        </register>
        <register caption="Stepper Motor Mode Register" name="TC_SMMR" offset="0x8" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Register AB" name="TC_RAB" offset="0xC" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value" name="TC_CV" offset="0x10" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A" name="TC_RA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B" name="TC_RB" offset="0x18" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C" name="TC_RC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Interrupt Status Register" name="TC_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOAx Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOBx Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register" name="TC_IER" offset="0x24" rw="W" size="4" atomic-op="set:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register" name="TC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register" name="TC_IMR" offset="0x2C" rw="R" size="4" atomic-op="read:TC_IMR">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Extended Mode Register" name="TC_EMR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Trigger Source for Input A" mask="0x00000003" name="TRIGSRCA" values="TC_EMR0__TRIGSRCA"/>
          <bitfield caption="Trigger Source for Input B" mask="0x00000030" name="TRIGSRCB" values="TC_EMR0__TRIGSRCB"/>
          <bitfield caption="No Divided Clock" mask="0x00000100" name="NODIVCLK"/>
        </register>
      </register-group>
      <register-group name="TC">
        <register-group count="3" name="TC_CHANNEL" name-in-module="TC_CHANNEL" offset="0x0" size="64"/>
        <register caption="Block Control Register" name="TC_BCR" offset="0xC0" rw="W" size="4">
          <bitfield caption="Synchro Command" mask="0x00000001" name="SYNC"/>
        </register>
        <register caption="Block Mode Register" name="TC_BMR" offset="0xC4" rw="RW" size="4">
          <bitfield caption="External Clock Signal 0 Selection" mask="0x00000003" name="TC0XC0S" values="TC_BMR__TC0XC0S"/>
          <bitfield caption="External Clock Signal 1 Selection" mask="0x0000000C" name="TC1XC1S" values="TC_BMR__TC1XC1S"/>
          <bitfield caption="External Clock Signal 2 Selection" mask="0x00000030" name="TC2XC2S" values="TC_BMR__TC2XC2S"/>
          <bitfield caption="Quadrature Decoder Enabled" mask="0x00000100" name="QDEN"/>
          <bitfield caption="Position Enabled" mask="0x00000200" name="POSEN"/>
          <bitfield caption="Speed Enabled" mask="0x00000400" name="SPEEDEN"/>
          <bitfield caption="Quadrature Decoding Transparent" mask="0x00000800" name="QDTRANS"/>
          <bitfield caption="Edge on PHA Count Mode" mask="0x00001000" name="EDGPHA"/>
          <bitfield caption="Inverted PHA" mask="0x00002000" name="INVA"/>
          <bitfield caption="Inverted PHB" mask="0x00004000" name="INVB"/>
          <bitfield caption="Inverted Index" mask="0x00008000" name="INVIDX"/>
          <bitfield caption="Swap PHA and PHB" mask="0x00010000" name="SWAP"/>
          <bitfield caption="Index Pin is PHB Pin" mask="0x00020000" name="IDXPHB"/>
          <bitfield caption="Maximum Filter" mask="0x03F00000" name="MAXFILT"/>
        </register>
        <register caption="QDEC Interrupt Enable Register" name="TC_QIER" offset="0xC8" rw="W" size="4" atomic-op="set:TC_QIMR">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Disable Register" name="TC_QIDR" offset="0xCC" rw="W" size="4" atomic-op="clear:TC_QIMR">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Mask Register" name="TC_QIMR" offset="0xD0" rw="R" size="4" atomic-op="read:TC_QIMR">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
        </register>
        <register caption="QDEC Interrupt Status Register" name="TC_QISR" offset="0xD4" rw="R" size="4" atomic-op="clear:TC_QISR">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR"/>
        </register>
        <register caption="Fault Mode Register" name="TC_FMR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Enable Compare Fault Channel 0" mask="0x00000001" name="ENCF0"/>
          <bitfield caption="Enable Compare Fault Channel 1" mask="0x00000002" name="ENCF1"/>
        </register>
        <register caption="Write Protection Mode Register" name="TC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Clock Selection" name="TC_CMR0__TCCLKS">
        <value caption="Clock selected: internal GCLK clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="Burst Signal Selection" name="TC_CMR0__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="External Trigger Edge Selection" name="TC_CMR0__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="RA Loading Edge Selection" name="TC_CMR0__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="RB Loading Edge Selection" name="TC_CMR0__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="Loading Edge Subsampling Ratio" name="TC_CMR0__SBSMPLR">
        <value caption="Load a Capture register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="External Event Edge Selection" name="TC_CMR0__EEVTEDG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Selection" name="TC_CMR0__EEVT">
        <value caption="TIOB" name="TIOB" value="0x0"/>
        <value caption="XC0" name="XC0" value="0x1"/>
        <value caption="XC1" name="XC1" value="0x2"/>
        <value caption="XC2" name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="Waveform Selection" name="TC_CMR0__WAVSEL">
        <value caption="UP mode without automatic trigger on RC Compare" name="UP" value="0x0"/>
        <value caption="UPDOWN mode without automatic trigger on RC Compare" name="UPDOWN" value="0x1"/>
        <value caption="UP mode with automatic trigger on RC Compare" name="UP_RC" value="0x2"/>
        <value caption="UPDOWN mode with automatic trigger on RC Compare" name="UPDOWN_RC" value="0x3"/>
      </value-group>
      <value-group caption="RA Compare Effect on TIOAx" name="TC_CMR0__ACPA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RC Compare Effect on TIOAx" name="TC_CMR0__ACPC">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Effect on TIOAx" name="TC_CMR0__AEEVT">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Software Trigger Effect on TIOAx" name="TC_CMR0__ASWTRG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RB Compare Effect on TIOBx" name="TC_CMR0__BCPB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RC Compare Effect on TIOBx" name="TC_CMR0__BCPC">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Effect on TIOBx" name="TC_CMR0__BEEVT">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Software Trigger Effect on TIOBx" name="TC_CMR0__BSWTRG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Trigger Source for Input A" name="TC_EMR0__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="Trigger Source for Input B" name="TC_EMR0__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP signal of the Ethernet MAC (GMAC)." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="External Clock Signal 0 Selection" name="TC_BMR__TC0XC0S">
        <value caption="Signal connected to XC0: TCLK0" name="TCLK0" value="0x0"/>
        <value caption="Signal connected to XC0: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC0: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="External Clock Signal 1 Selection" name="TC_BMR__TC1XC1S">
        <value caption="Signal connected to XC1: TCLK1" name="TCLK1" value="0x0"/>
        <value caption="Signal connected to XC1: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC1: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="External Clock Signal 2 Selection" name="TC_BMR__TC2XC2S">
        <value caption="Signal connected to XC2: TCLK2" name="TCLK2" value="0x0"/>
        <value caption="Signal connected to XC2: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC2: TIOA1" name="TIOA1" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="TC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x54494D"/>
      </value-group>
    </module>
    <module name="TCMECC" caption="HECC" id="44125" version="A">
      <register-group name="TCMECC">
        <register caption="TCMECC Control Register" name="TCMECC_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="ECC protection enable" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="test mode of ECC protection - read mode" mask="0x00000002" name="TEST_MODE_RD"/>
          <bitfield caption="test mode of ECC protection - write mode" mask="0x00000004" name="TEST_MODE_WR"/>
          <bitfield caption="reset the fixable error counter" mask="0x00000010" name="RST_FIX_CPT"/>
          <bitfield caption="reset the un-fixable error counter" mask="0x00000020" name="RST_NOFIX_CPT"/>
        </register>
        <register caption="TCMECC Test mode register 1" name="TCMECC_TESTCB1" offset="0x4" rw="RW" size="4">
          <bitfield caption="test check bit (8 bit)" mask="0x000000FF" name="TCB1"/>
          <bitfield caption="test check bit (8 bit)" mask="0x0000FF00" name="TCB2"/>
        </register>
        <register caption="TCMECC Status register" name="TCMECC_SR" offset="0xC" rw="R" size="4">
          <bitfield caption="Fixable error status in instruction memory" mask="0x00000001" name="MEM_FIX_I"/>
          <bitfield caption="Fixable error status in data memory" mask="0x00000002" name="MEM_FIX_D"/>
          <bitfield caption="5 bits counter" mask="0x0000007C" name="CPT_FIX"/>
          <bitfield caption="counter overflow" mask="0x00000080" name="OVER_FIX"/>
          <bitfield caption="Un-fixable error status in instruction memory" mask="0x00000100" name="MEM_NOFIX_I"/>
          <bitfield caption="Un-fixable error status in data memory" mask="0x00000200" name="MEM_NOFIX_D"/>
          <bitfield caption="5 bits counter" mask="0x00007C00" name="CPT_NOFIX"/>
          <bitfield caption="counter overflow" mask="0x00008000" name="OVER_NOFIX"/>
          <bitfield caption="Hardware Error Size" mask="0x07000000" name="HES"/>
          <bitfield caption="one" mask="0x08000000" name="ONE"/>
          <bitfield caption="memory identification number" mask="0x10000000" name="MEM_ID_I"/>
          <bitfield caption="memory identification number" mask="0x20000000" name="MEM_ID_D"/>
        </register>
        <register caption="TCMECC Interrupt Enable Register" name="TCMECC_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Fixable error on instruction" mask="0x00000001" name="MEM_FIX_I"/>
          <bitfield caption="Un-fixable error on instruction" mask="0x00000002" name="MEM_NOFIX_I"/>
          <bitfield caption="Fixable error on data" mask="0x00000004" name="MEM_FIX_D"/>
          <bitfield caption="Un-fixable error on data" mask="0x00000008" name="MEM_NOFIX_D"/>
        </register>
        <register caption="TCMECC Interrupt Disable Register" name="TCMECC_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="fixable error on instruction" mask="0x00000001" name="MEM_FIX_I"/>
          <bitfield caption="un-fixable error on instruction" mask="0x00000002" name="MEM_NOFIX_I"/>
          <bitfield caption="fixable error on data" mask="0x00000004" name="MEM_FIX_D"/>
          <bitfield caption="un-fixable error on data" mask="0x00000008" name="MEM_NOFIX_D"/>
        </register>
        <register caption="TCMECC Interrupt Mask Register" name="TCMECC_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="fixable error on instruction" mask="0x00000001" name="MEM_FIX_I"/>
          <bitfield caption="un-fixable error on instruction" mask="0x00000002" name="MEM_NOFIX_I"/>
          <bitfield caption="fixable error on data" mask="0x00000004" name="MEM_FIX_D"/>
          <bitfield caption="un-fixable error on data" mask="0x00000008" name="MEM_NOFIX_D"/>
        </register>
        <register caption="TCMECC Fail address register" name="TCMECC_FAILAR" offset="0x1C" rw="R" size="4">
          <bitfield caption="address of the error detected (refers to instruction memory)" mask="0xFFFFFFFF" name="ADDRESS"/>
        </register>
        <register caption="TCMECC Fail address register data" name="TCMECC_FAILARD" offset="0x20" rw="R" size="4">
          <bitfield caption="address of the error detected" mask="0xFFFFFFFF" name="ADDRESS"/>
        </register>
      </register-group>
    </module>
    <module name="TRNG" caption="True Random Number Generator" id="6334" version="K">
      <register-group name="TRNG">
        <register caption="Control Register" name="TRNG_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Enables the TRNG to Provide Random Values" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Register Write Access Key" mask="0xFFFFFF00" name="WAKEY" values="TRNG_CR__WAKEY"/>
        </register>
        <register caption="Interrupt Enable Register" name="TRNG_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="TRNG_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="TRNG_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="TRNG_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared on read)" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Output Data Register" name="TRNG_ODATA" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
      </register-group>
      <value-group caption="Register Write Access Key" name="TRNG_CR__WAKEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0x524E47"/>
      </value-group>
    </module>
    <module name="WDT" caption="Watchdog Timer" id="6080" version="N">
      <register-group name="WDT">
        <register caption="Control Register" name="WDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Lock Mode Register Write Access" mask="0x00000010" name="LOCKMR"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="WDT_CR__KEY"/>
        </register>
        <register caption="Mode Register" name="WDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Watchdog Counter Value" mask="0x00000FFF" name="WDV"/>
          <bitfield caption="Watchdog Fault Interrupt Enable" mask="0x00001000" name="WDFIEN"/>
          <bitfield caption="Watchdog Reset Enable" mask="0x00002000" name="WDRSTEN"/>
          <bitfield caption="Watchdog Reset Processor" mask="0x00004000" name="WDRPROC"/>
          <bitfield caption="Watchdog Disable" mask="0x00008000" name="WDDIS"/>
          <bitfield caption="Watchdog Delta Value" mask="0x0FFF0000" name="WDD"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Status Register" name="WDT_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Underflow (cleared on read)" mask="0x00000001" name="WDUNF"/>
          <bitfield caption="Watchdog Error (cleared on read)" mask="0x00000002" name="WDERR"/>
        </register>
      </register-group>
      <value-group caption="Password" name="WDT_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module name="XDMAC" caption="Extensible DMA Controller" id="11161" version="N">
      <register-group name="XDMAC_CHID" size="64">
        <register caption="Channel Interrupt Enable Register" name="XDMAC_CIE" offset="0x00" rw="W" size="4" atomic-op="set:XDMAC_CIM">
          <bitfield caption="End of Block Interrupt Enable Bit" mask="0x00000001" name="BIE"/>
          <bitfield caption="End of Linked List Interrupt Enable Bit" mask="0x00000002" name="LIE"/>
          <bitfield caption="End of Disable Interrupt Enable Bit" mask="0x00000004" name="DIE"/>
          <bitfield caption="End of Flush Interrupt Enable Bit" mask="0x00000008" name="FIE"/>
          <bitfield caption="Read Bus Error Interrupt Enable Bit" mask="0x00000010" name="RBIE"/>
          <bitfield caption="Write Bus Error Interrupt Enable Bit" mask="0x00000020" name="WBIE"/>
          <bitfield caption="Request Overflow Error Interrupt Enable Bit" mask="0x00000040" name="ROIE"/>
        </register>
        <register caption="Channel Interrupt Disable Register" name="XDMAC_CID" offset="0x04" rw="W" size="4" atomic-op="clear:XDMAC_CIM">
          <bitfield caption="End of Block Interrupt Disable Bit" mask="0x00000001" name="BID"/>
          <bitfield caption="End of Linked List Interrupt Disable Bit" mask="0x00000002" name="LID"/>
          <bitfield caption="End of Disable Interrupt Disable Bit" mask="0x00000004" name="DID"/>
          <bitfield caption="End of Flush Interrupt Disable Bit" mask="0x00000008" name="FID"/>
          <bitfield caption="Read Bus Error Interrupt Disable Bit" mask="0x00000010" name="RBEID"/>
          <bitfield caption="Write Bus Error Interrupt Disable Bit" mask="0x00000020" name="WBEID"/>
          <bitfield caption="Request Overflow Error Interrupt Disable Bit" mask="0x00000040" name="ROID"/>
        </register>
        <register caption="Channel Interrupt Mask Register" name="XDMAC_CIM" offset="0x08" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Mask Bit" mask="0x00000001" name="BIM"/>
          <bitfield caption="End of Linked List Interrupt Mask Bit" mask="0x00000002" name="LIM"/>
          <bitfield caption="End of Disable Interrupt Mask Bit" mask="0x00000004" name="DIM"/>
          <bitfield caption="End of Flush Interrupt Mask Bit" mask="0x00000008" name="FIM"/>
          <bitfield caption="Read Bus Error Interrupt Mask Bit" mask="0x00000010" name="RBEIM"/>
          <bitfield caption="Write Bus Error Interrupt Mask Bit" mask="0x00000020" name="WBEIM"/>
          <bitfield caption="Request Overflow Error Interrupt Mask Bit" mask="0x00000040" name="ROIM"/>
        </register>
        <register caption="Channel Interrupt Status Register" name="XDMAC_CIS" offset="0x0C" rw="R" size="4">
          <bitfield caption="End of Block Interrupt Status Bit" mask="0x00000001" name="BIS"/>
          <bitfield caption="End of Linked List Interrupt Status Bit" mask="0x00000002" name="LIS"/>
          <bitfield caption="End of Disable Interrupt Status Bit" mask="0x00000004" name="DIS"/>
          <bitfield caption="End of Flush Interrupt Status Bit" mask="0x00000008" name="FIS"/>
          <bitfield caption="Read Bus Error Interrupt Status Bit" mask="0x00000010" name="RBEIS"/>
          <bitfield caption="Write Bus Error Interrupt Status Bit" mask="0x00000020" name="WBEIS"/>
          <bitfield caption="Request Overflow Error Interrupt Status Bit" mask="0x00000040" name="ROIS"/>
        </register>
        <register caption="Channel Source Address Register" name="XDMAC_CSA" offset="0x10" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SA"/>
        </register>
        <register caption="Channel Destination Address Register" name="XDMAC_CDA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DA"/>
        </register>
        <register caption="Channel Next Descriptor Address Register" name="XDMAC_CNDA" offset="0x18" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Interface" mask="0x00000001" name="NDAIF"/>
          <bitfield caption="Channel x Next Descriptor Address" mask="0xFFFFFFFC" name="NDA"/>
        </register>
        <register caption="Channel Next Descriptor Control Register" name="XDMAC_CNDC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Channel x Next Descriptor Enable" mask="0x00000001" name="NDE" values="XDMAC_CNDC__NDE"/>
          <bitfield caption="Channel x Next Descriptor Source Update" mask="0x00000002" name="NDSUP" values="XDMAC_CNDC__NDSUP"/>
          <bitfield caption="Channel x Next Descriptor Destination Update" mask="0x00000004" name="NDDUP" values="XDMAC_CNDC__NDDUP"/>
          <bitfield caption="Channel x Next Descriptor View" mask="0x00000018" name="NDVIEW" values="XDMAC_CNDC__NDVIEW"/>
        </register>
        <register caption="Channel Microblock Control Register" name="XDMAC_CUBC" offset="0x20" rw="RW" size="4">
          <bitfield caption="Channel x Microblock Length" mask="0x00FFFFFF" name="UBLEN"/>
        </register>
        <register caption="Channel Block Control Register" name="XDMAC_CBC" offset="0x24" rw="RW" size="4">
          <bitfield caption="Channel x Block Length" mask="0x00000FFF" name="BLEN"/>
        </register>
        <register caption="Channel Configuration Register" name="XDMAC_CC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Channel x Transfer Type" mask="0x00000001" name="TYPE" values="XDMAC_CC__TYPE"/>
          <bitfield caption="Channel x Memory Burst Size" mask="0x00000006" name="MBSIZE" values="XDMAC_CC__MBSIZE"/>
          <bitfield caption="Channel x Synchronization" mask="0x00000010" name="DSYNC" values="XDMAC_CC__DSYNC"/>
          <bitfield caption="Channel x Protection" mask="0x00000020" name="PROT" values="XDMAC_CC__PROT"/>
          <bitfield caption="Channel x Software Request Trigger" mask="0x00000040" name="SWREQ" values="XDMAC_CC__SWREQ"/>
          <bitfield caption="Channel x Fill Block of Memory" mask="0x00000080" name="MEMSET" values="XDMAC_CC__MEMSET"/>
          <bitfield caption="Channel x Chunk Size" mask="0x00000700" name="CSIZE" values="XDMAC_CC__CSIZE"/>
          <bitfield caption="Channel x Data Width" mask="0x00001800" name="DWIDTH" values="XDMAC_CC__DWIDTH"/>
          <bitfield caption="Channel x Source Interface Identifier" mask="0x00002000" name="SIF" values="XDMAC_CC__SIF"/>
          <bitfield caption="Channel x Destination Interface Identifier" mask="0x00004000" name="DIF" values="XDMAC_CC__DIF"/>
          <bitfield caption="Channel x Source Addressing Mode" mask="0x00030000" name="SAM" values="XDMAC_CC__SAM"/>
          <bitfield caption="Channel x Destination Addressing Mode" mask="0x000C0000" name="DAM" values="XDMAC_CC__DAM"/>
          <bitfield caption="Channel Initialization Done (this bit is read-only)" mask="0x00200000" name="INITD" values="XDMAC_CC__INITD"/>
          <bitfield caption="Read in Progress (this bit is read-only)" mask="0x00400000" name="RDIP" values="XDMAC_CC__RDIP"/>
          <bitfield caption="Write in Progress (this bit is read-only)" mask="0x00800000" name="WRIP" values="XDMAC_CC__WRIP"/>
          <bitfield caption="Channel x Peripheral Hardware Request Line Identifier" mask="0x7F000000" name="PERID" values="XDMAC_CC__PERID"/>
        </register>
        <register caption="Channel Data Stride Memory Set Pattern" name="XDMAC_CDS_MSP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Channel x Source Data stride or Memory Set Pattern" mask="0x0000FFFF" name="SDS_MSP"/>
          <bitfield caption="Channel x Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000" name="DDS_MSP"/>
        </register>
        <register caption="Channel Source Microblock Stride" name="XDMAC_CSUS" offset="0x30" rw="RW" size="4">
          <bitfield caption="Channel x Source Microblock Stride" mask="0x00FFFFFF" name="SUBS"/>
        </register>
        <register caption="Channel Destination Microblock Stride" name="XDMAC_CDUS" offset="0x34" rw="RW" size="4">
          <bitfield caption="Channel x Destination Microblock Stride" mask="0x00FFFFFF" name="DUBS"/>
        </register>
      </register-group>
      <register-group name="XDMAC">
        <register caption="Global Type Register" name="XDMAC_GTYPE" offset="0x00" rw="R" size="4">
          <bitfield caption="Number of Channels Minus One" mask="0x0000001F" name="NB_CH"/>
          <bitfield caption="Number of Bytes" mask="0x0000FFE0" name="FIFO_SZ"/>
          <bitfield caption="Number of Peripheral Requests Minus One" mask="0x007F0000" name="NB_REQ"/>
        </register>
        <register caption="Global Configuration Register" name="XDMAC_GCFG" offset="0x04" rw="RW" size="4">
          <bitfield caption="Configuration Registers Clock Gating Disable" mask="0x00000001" name="CGDISREG"/>
          <bitfield caption="Pipeline Clock Gating Disable" mask="0x00000002" name="CGDISPIPE"/>
          <bitfield caption="FIFO Clock Gating Disable" mask="0x00000004" name="CGDISFIFO"/>
          <bitfield caption="Bus Interface Clock Gating Disable" mask="0x00000008" name="CGDISIF"/>
          <bitfield caption="Boundary X Kilobyte Enable" mask="0x00000100" name="BXKBEN"/>
        </register>
        <register caption="Global Weighted Arbiter Configuration Register" name="XDMAC_GWAC" offset="0x08" rw="RW" size="4">
          <bitfield caption="Pool Weight 0" mask="0x0000000F" name="PW0"/>
          <bitfield caption="Pool Weight 1" mask="0x000000F0" name="PW1"/>
          <bitfield caption="Pool Weight 2" mask="0x00000F00" name="PW2"/>
          <bitfield caption="Pool Weight 3" mask="0x0000F000" name="PW3"/>
        </register>
        <register caption="Global Interrupt Enable Register" name="XDMAC_GIE" offset="0x0C" rw="W" size="4" atomic-op="set:XDMAC_GIM">
          <bitfield caption="XDMAC Channel 0 Interrupt Enable Bit" mask="0x00000001" name="IE0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Enable Bit" mask="0x00000002" name="IE1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Enable Bit" mask="0x00000004" name="IE2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Enable Bit" mask="0x00000008" name="IE3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Enable Bit" mask="0x00000010" name="IE4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Enable Bit" mask="0x00000020" name="IE5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Enable Bit" mask="0x00000040" name="IE6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Enable Bit" mask="0x00000080" name="IE7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Enable Bit" mask="0x00000100" name="IE8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Enable Bit" mask="0x00000200" name="IE9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Enable Bit" mask="0x00000400" name="IE10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Enable Bit" mask="0x00000800" name="IE11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Enable Bit" mask="0x00001000" name="IE12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Enable Bit" mask="0x00002000" name="IE13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Enable Bit" mask="0x00004000" name="IE14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Enable Bit" mask="0x00008000" name="IE15"/>
          <bitfield caption="XDMAC Channel 16 Interrupt Enable Bit" mask="0x00010000" name="IE16"/>
          <bitfield caption="XDMAC Channel 17 Interrupt Enable Bit" mask="0x00020000" name="IE17"/>
          <bitfield caption="XDMAC Channel 18 Interrupt Enable Bit" mask="0x00040000" name="IE18"/>
          <bitfield caption="XDMAC Channel 19 Interrupt Enable Bit" mask="0x00080000" name="IE19"/>
          <bitfield caption="XDMAC Channel 20 Interrupt Enable Bit" mask="0x00100000" name="IE20"/>
          <bitfield caption="XDMAC Channel 21 Interrupt Enable Bit" mask="0x00200000" name="IE21"/>
          <bitfield caption="XDMAC Channel 22 Interrupt Enable Bit" mask="0x00400000" name="IE22"/>
          <bitfield caption="XDMAC Channel 23 Interrupt Enable Bit" mask="0x00800000" name="IE23"/>
          <bitfield caption="XDMAC Channel 24 Interrupt Enable Bit" mask="0x01000000" name="IE24"/>
          <bitfield caption="XDMAC Channel 25 Interrupt Enable Bit" mask="0x02000000" name="IE25"/>
          <bitfield caption="XDMAC Channel 26 Interrupt Enable Bit" mask="0x04000000" name="IE26"/>
          <bitfield caption="XDMAC Channel 27 Interrupt Enable Bit" mask="0x08000000" name="IE27"/>
          <bitfield caption="XDMAC Channel 28 Interrupt Enable Bit" mask="0x10000000" name="IE28"/>
          <bitfield caption="XDMAC Channel 29 Interrupt Enable Bit" mask="0x20000000" name="IE29"/>
          <bitfield caption="XDMAC Channel 30 Interrupt Enable Bit" mask="0x40000000" name="IE30"/>
          <bitfield caption="XDMAC Channel 31 Interrupt Enable Bit" mask="0x80000000" name="IE31"/>
        </register>
        <register caption="Global Interrupt Disable Register" name="XDMAC_GID" offset="0x10" rw="W" size="4" atomic-op="clear:XDMAC_GIM">
          <bitfield caption="XDMAC Channel 0 Interrupt Disable Bit" mask="0x00000001" name="ID0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Disable Bit" mask="0x00000002" name="ID1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Disable Bit" mask="0x00000004" name="ID2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Disable Bit" mask="0x00000008" name="ID3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Disable Bit" mask="0x00000010" name="ID4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Disable Bit" mask="0x00000020" name="ID5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Disable Bit" mask="0x00000040" name="ID6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Disable Bit" mask="0x00000080" name="ID7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Disable Bit" mask="0x00000100" name="ID8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Disable Bit" mask="0x00000200" name="ID9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Disable Bit" mask="0x00000400" name="ID10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Disable Bit" mask="0x00000800" name="ID11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Disable Bit" mask="0x00001000" name="ID12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Disable Bit" mask="0x00002000" name="ID13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Disable Bit" mask="0x00004000" name="ID14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Disable Bit" mask="0x00008000" name="ID15"/>
          <bitfield caption="XDMAC Channel 16 Interrupt Disable Bit" mask="0x00010000" name="ID16"/>
          <bitfield caption="XDMAC Channel 17 Interrupt Disable Bit" mask="0x00020000" name="ID17"/>
          <bitfield caption="XDMAC Channel 18 Interrupt Disable Bit" mask="0x00040000" name="ID18"/>
          <bitfield caption="XDMAC Channel 19 Interrupt Disable Bit" mask="0x00080000" name="ID19"/>
          <bitfield caption="XDMAC Channel 20 Interrupt Disable Bit" mask="0x00100000" name="ID20"/>
          <bitfield caption="XDMAC Channel 21 Interrupt Disable Bit" mask="0x00200000" name="ID21"/>
          <bitfield caption="XDMAC Channel 22 Interrupt Disable Bit" mask="0x00400000" name="ID22"/>
          <bitfield caption="XDMAC Channel 23 Interrupt Disable Bit" mask="0x00800000" name="ID23"/>
          <bitfield caption="XDMAC Channel 24 Interrupt Disable Bit" mask="0x01000000" name="ID24"/>
          <bitfield caption="XDMAC Channel 25 Interrupt Disable Bit" mask="0x02000000" name="ID25"/>
          <bitfield caption="XDMAC Channel 26 Interrupt Disable Bit" mask="0x04000000" name="ID26"/>
          <bitfield caption="XDMAC Channel 27 Interrupt Disable Bit" mask="0x08000000" name="ID27"/>
          <bitfield caption="XDMAC Channel 28 Interrupt Disable Bit" mask="0x10000000" name="ID28"/>
          <bitfield caption="XDMAC Channel 29 Interrupt Disable Bit" mask="0x20000000" name="ID29"/>
          <bitfield caption="XDMAC Channel 30 Interrupt Disable Bit" mask="0x40000000" name="ID30"/>
          <bitfield caption="XDMAC Channel 31 Interrupt Disable Bit" mask="0x80000000" name="ID31"/>
        </register>
        <register caption="Global Interrupt Mask Register" name="XDMAC_GIM" offset="0x14" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Mask Bit" mask="0x00000001" name="IM0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Mask Bit" mask="0x00000002" name="IM1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Mask Bit" mask="0x00000004" name="IM2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Mask Bit" mask="0x00000008" name="IM3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Mask Bit" mask="0x00000010" name="IM4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Mask Bit" mask="0x00000020" name="IM5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Mask Bit" mask="0x00000040" name="IM6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Mask Bit" mask="0x00000080" name="IM7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Mask Bit" mask="0x00000100" name="IM8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Mask Bit" mask="0x00000200" name="IM9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Mask Bit" mask="0x00000400" name="IM10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Mask Bit" mask="0x00000800" name="IM11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Mask Bit" mask="0x00001000" name="IM12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Mask Bit" mask="0x00002000" name="IM13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Mask Bit" mask="0x00004000" name="IM14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Mask Bit" mask="0x00008000" name="IM15"/>
          <bitfield caption="XDMAC Channel 16 Interrupt Mask Bit" mask="0x00010000" name="IM16"/>
          <bitfield caption="XDMAC Channel 17 Interrupt Mask Bit" mask="0x00020000" name="IM17"/>
          <bitfield caption="XDMAC Channel 18 Interrupt Mask Bit" mask="0x00040000" name="IM18"/>
          <bitfield caption="XDMAC Channel 19 Interrupt Mask Bit" mask="0x00080000" name="IM19"/>
          <bitfield caption="XDMAC Channel 20 Interrupt Mask Bit" mask="0x00100000" name="IM20"/>
          <bitfield caption="XDMAC Channel 21 Interrupt Mask Bit" mask="0x00200000" name="IM21"/>
          <bitfield caption="XDMAC Channel 22 Interrupt Mask Bit" mask="0x00400000" name="IM22"/>
          <bitfield caption="XDMAC Channel 23 Interrupt Mask Bit" mask="0x00800000" name="IM23"/>
          <bitfield caption="XDMAC Channel 24 Interrupt Mask Bit" mask="0x01000000" name="IM24"/>
          <bitfield caption="XDMAC Channel 25 Interrupt Mask Bit" mask="0x02000000" name="IM25"/>
          <bitfield caption="XDMAC Channel 26 Interrupt Mask Bit" mask="0x04000000" name="IM26"/>
          <bitfield caption="XDMAC Channel 27 Interrupt Mask Bit" mask="0x08000000" name="IM27"/>
          <bitfield caption="XDMAC Channel 28 Interrupt Mask Bit" mask="0x10000000" name="IM28"/>
          <bitfield caption="XDMAC Channel 29 Interrupt Mask Bit" mask="0x20000000" name="IM29"/>
          <bitfield caption="XDMAC Channel 30 Interrupt Mask Bit" mask="0x40000000" name="IM30"/>
          <bitfield caption="XDMAC Channel 31 Interrupt Mask Bit" mask="0x80000000" name="IM31"/>
        </register>
        <register caption="Global Interrupt Status Register" name="XDMAC_GIS" offset="0x18" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Interrupt Status Bit" mask="0x00000001" name="IS0"/>
          <bitfield caption="XDMAC Channel 1 Interrupt Status Bit" mask="0x00000002" name="IS1"/>
          <bitfield caption="XDMAC Channel 2 Interrupt Status Bit" mask="0x00000004" name="IS2"/>
          <bitfield caption="XDMAC Channel 3 Interrupt Status Bit" mask="0x00000008" name="IS3"/>
          <bitfield caption="XDMAC Channel 4 Interrupt Status Bit" mask="0x00000010" name="IS4"/>
          <bitfield caption="XDMAC Channel 5 Interrupt Status Bit" mask="0x00000020" name="IS5"/>
          <bitfield caption="XDMAC Channel 6 Interrupt Status Bit" mask="0x00000040" name="IS6"/>
          <bitfield caption="XDMAC Channel 7 Interrupt Status Bit" mask="0x00000080" name="IS7"/>
          <bitfield caption="XDMAC Channel 8 Interrupt Status Bit" mask="0x00000100" name="IS8"/>
          <bitfield caption="XDMAC Channel 9 Interrupt Status Bit" mask="0x00000200" name="IS9"/>
          <bitfield caption="XDMAC Channel 10 Interrupt Status Bit" mask="0x00000400" name="IS10"/>
          <bitfield caption="XDMAC Channel 11 Interrupt Status Bit" mask="0x00000800" name="IS11"/>
          <bitfield caption="XDMAC Channel 12 Interrupt Status Bit" mask="0x00001000" name="IS12"/>
          <bitfield caption="XDMAC Channel 13 Interrupt Status Bit" mask="0x00002000" name="IS13"/>
          <bitfield caption="XDMAC Channel 14 Interrupt Status Bit" mask="0x00004000" name="IS14"/>
          <bitfield caption="XDMAC Channel 15 Interrupt Status Bit" mask="0x00008000" name="IS15"/>
          <bitfield caption="XDMAC Channel 16 Interrupt Status Bit" mask="0x00010000" name="IS16"/>
          <bitfield caption="XDMAC Channel 17 Interrupt Status Bit" mask="0x00020000" name="IS17"/>
          <bitfield caption="XDMAC Channel 18 Interrupt Status Bit" mask="0x00040000" name="IS18"/>
          <bitfield caption="XDMAC Channel 19 Interrupt Status Bit" mask="0x00080000" name="IS19"/>
          <bitfield caption="XDMAC Channel 20 Interrupt Status Bit" mask="0x00100000" name="IS20"/>
          <bitfield caption="XDMAC Channel 21 Interrupt Status Bit" mask="0x00200000" name="IS21"/>
          <bitfield caption="XDMAC Channel 22 Interrupt Status Bit" mask="0x00400000" name="IS22"/>
          <bitfield caption="XDMAC Channel 23 Interrupt Status Bit" mask="0x00800000" name="IS23"/>
          <bitfield caption="XDMAC Channel 24 Interrupt Status Bit" mask="0x01000000" name="IS24"/>
          <bitfield caption="XDMAC Channel 25 Interrupt Status Bit" mask="0x02000000" name="IS25"/>
          <bitfield caption="XDMAC Channel 26 Interrupt Status Bit" mask="0x04000000" name="IS26"/>
          <bitfield caption="XDMAC Channel 27 Interrupt Status Bit" mask="0x08000000" name="IS27"/>
          <bitfield caption="XDMAC Channel 28 Interrupt Status Bit" mask="0x10000000" name="IS28"/>
          <bitfield caption="XDMAC Channel 29 Interrupt Status Bit" mask="0x20000000" name="IS29"/>
          <bitfield caption="XDMAC Channel 30 Interrupt Status Bit" mask="0x40000000" name="IS30"/>
          <bitfield caption="XDMAC Channel 31 Interrupt Status Bit" mask="0x80000000" name="IS31"/>
        </register>
        <register caption="Global Channel Enable Register" name="XDMAC_GE" offset="0x1C" rw="W" size="4" atomic-op="set:XDMAC_GS">
          <bitfield caption="XDMAC Channel 0 Enable Bit" mask="0x00000001" name="EN0"/>
          <bitfield caption="XDMAC Channel 1 Enable Bit" mask="0x00000002" name="EN1"/>
          <bitfield caption="XDMAC Channel 2 Enable Bit" mask="0x00000004" name="EN2"/>
          <bitfield caption="XDMAC Channel 3 Enable Bit" mask="0x00000008" name="EN3"/>
          <bitfield caption="XDMAC Channel 4 Enable Bit" mask="0x00000010" name="EN4"/>
          <bitfield caption="XDMAC Channel 5 Enable Bit" mask="0x00000020" name="EN5"/>
          <bitfield caption="XDMAC Channel 6 Enable Bit" mask="0x00000040" name="EN6"/>
          <bitfield caption="XDMAC Channel 7 Enable Bit" mask="0x00000080" name="EN7"/>
          <bitfield caption="XDMAC Channel 8 Enable Bit" mask="0x00000100" name="EN8"/>
          <bitfield caption="XDMAC Channel 9 Enable Bit" mask="0x00000200" name="EN9"/>
          <bitfield caption="XDMAC Channel 10 Enable Bit" mask="0x00000400" name="EN10"/>
          <bitfield caption="XDMAC Channel 11 Enable Bit" mask="0x00000800" name="EN11"/>
          <bitfield caption="XDMAC Channel 12 Enable Bit" mask="0x00001000" name="EN12"/>
          <bitfield caption="XDMAC Channel 13 Enable Bit" mask="0x00002000" name="EN13"/>
          <bitfield caption="XDMAC Channel 14 Enable Bit" mask="0x00004000" name="EN14"/>
          <bitfield caption="XDMAC Channel 15 Enable Bit" mask="0x00008000" name="EN15"/>
          <bitfield caption="XDMAC Channel 16 Enable Bit" mask="0x00010000" name="EN16"/>
          <bitfield caption="XDMAC Channel 17 Enable Bit" mask="0x00020000" name="EN17"/>
          <bitfield caption="XDMAC Channel 18 Enable Bit" mask="0x00040000" name="EN18"/>
          <bitfield caption="XDMAC Channel 19 Enable Bit" mask="0x00080000" name="EN19"/>
          <bitfield caption="XDMAC Channel 20 Enable Bit" mask="0x00100000" name="EN20"/>
          <bitfield caption="XDMAC Channel 21 Enable Bit" mask="0x00200000" name="EN21"/>
          <bitfield caption="XDMAC Channel 22 Enable Bit" mask="0x00400000" name="EN22"/>
          <bitfield caption="XDMAC Channel 23 Enable Bit" mask="0x00800000" name="EN23"/>
          <bitfield caption="XDMAC Channel 24 Enable Bit" mask="0x01000000" name="EN24"/>
          <bitfield caption="XDMAC Channel 25 Enable Bit" mask="0x02000000" name="EN25"/>
          <bitfield caption="XDMAC Channel 26 Enable Bit" mask="0x04000000" name="EN26"/>
          <bitfield caption="XDMAC Channel 27 Enable Bit" mask="0x08000000" name="EN27"/>
          <bitfield caption="XDMAC Channel 28 Enable Bit" mask="0x10000000" name="EN28"/>
          <bitfield caption="XDMAC Channel 29 Enable Bit" mask="0x20000000" name="EN29"/>
          <bitfield caption="XDMAC Channel 30 Enable Bit" mask="0x40000000" name="EN30"/>
          <bitfield caption="XDMAC Channel 31 Enable Bit" mask="0x80000000" name="EN31"/>
        </register>
        <register caption="Global Channel Disable Register" name="XDMAC_GD" offset="0x20" rw="W" size="4" atomic-op="clear:XDMAC_GS">
          <bitfield caption="XDMAC Channel 0 Disable Bit" mask="0x00000001" name="DI0"/>
          <bitfield caption="XDMAC Channel 1 Disable Bit" mask="0x00000002" name="DI1"/>
          <bitfield caption="XDMAC Channel 2 Disable Bit" mask="0x00000004" name="DI2"/>
          <bitfield caption="XDMAC Channel 3 Disable Bit" mask="0x00000008" name="DI3"/>
          <bitfield caption="XDMAC Channel 4 Disable Bit" mask="0x00000010" name="DI4"/>
          <bitfield caption="XDMAC Channel 5 Disable Bit" mask="0x00000020" name="DI5"/>
          <bitfield caption="XDMAC Channel 6 Disable Bit" mask="0x00000040" name="DI6"/>
          <bitfield caption="XDMAC Channel 7 Disable Bit" mask="0x00000080" name="DI7"/>
          <bitfield caption="XDMAC Channel 8 Disable Bit" mask="0x00000100" name="DI8"/>
          <bitfield caption="XDMAC Channel 9 Disable Bit" mask="0x00000200" name="DI9"/>
          <bitfield caption="XDMAC Channel 10 Disable Bit" mask="0x00000400" name="DI10"/>
          <bitfield caption="XDMAC Channel 11 Disable Bit" mask="0x00000800" name="DI11"/>
          <bitfield caption="XDMAC Channel 12 Disable Bit" mask="0x00001000" name="DI12"/>
          <bitfield caption="XDMAC Channel 13 Disable Bit" mask="0x00002000" name="DI13"/>
          <bitfield caption="XDMAC Channel 14 Disable Bit" mask="0x00004000" name="DI14"/>
          <bitfield caption="XDMAC Channel 15 Disable Bit" mask="0x00008000" name="DI15"/>
          <bitfield caption="XDMAC Channel 16 Disable Bit" mask="0x00010000" name="DI16"/>
          <bitfield caption="XDMAC Channel 17 Disable Bit" mask="0x00020000" name="DI17"/>
          <bitfield caption="XDMAC Channel 18 Disable Bit" mask="0x00040000" name="DI18"/>
          <bitfield caption="XDMAC Channel 19 Disable Bit" mask="0x00080000" name="DI19"/>
          <bitfield caption="XDMAC Channel 20 Disable Bit" mask="0x00100000" name="DI20"/>
          <bitfield caption="XDMAC Channel 21 Disable Bit" mask="0x00200000" name="DI21"/>
          <bitfield caption="XDMAC Channel 22 Disable Bit" mask="0x00400000" name="DI22"/>
          <bitfield caption="XDMAC Channel 23 Disable Bit" mask="0x00800000" name="DI23"/>
          <bitfield caption="XDMAC Channel 24 Disable Bit" mask="0x01000000" name="DI24"/>
          <bitfield caption="XDMAC Channel 25 Disable Bit" mask="0x02000000" name="DI25"/>
          <bitfield caption="XDMAC Channel 26 Disable Bit" mask="0x04000000" name="DI26"/>
          <bitfield caption="XDMAC Channel 27 Disable Bit" mask="0x08000000" name="DI27"/>
          <bitfield caption="XDMAC Channel 28 Disable Bit" mask="0x10000000" name="DI28"/>
          <bitfield caption="XDMAC Channel 29 Disable Bit" mask="0x20000000" name="DI29"/>
          <bitfield caption="XDMAC Channel 30 Disable Bit" mask="0x40000000" name="DI30"/>
          <bitfield caption="XDMAC Channel 31 Disable Bit" mask="0x80000000" name="DI31"/>
        </register>
        <register caption="Global Channel Status Register" name="XDMAC_GS" offset="0x24" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Status Bit" mask="0x00000001" name="ST0"/>
          <bitfield caption="XDMAC Channel 1 Status Bit" mask="0x00000002" name="ST1"/>
          <bitfield caption="XDMAC Channel 2 Status Bit" mask="0x00000004" name="ST2"/>
          <bitfield caption="XDMAC Channel 3 Status Bit" mask="0x00000008" name="ST3"/>
          <bitfield caption="XDMAC Channel 4 Status Bit" mask="0x00000010" name="ST4"/>
          <bitfield caption="XDMAC Channel 5 Status Bit" mask="0x00000020" name="ST5"/>
          <bitfield caption="XDMAC Channel 6 Status Bit" mask="0x00000040" name="ST6"/>
          <bitfield caption="XDMAC Channel 7 Status Bit" mask="0x00000080" name="ST7"/>
          <bitfield caption="XDMAC Channel 8 Status Bit" mask="0x00000100" name="ST8"/>
          <bitfield caption="XDMAC Channel 9 Status Bit" mask="0x00000200" name="ST9"/>
          <bitfield caption="XDMAC Channel 10 Status Bit" mask="0x00000400" name="ST10"/>
          <bitfield caption="XDMAC Channel 11 Status Bit" mask="0x00000800" name="ST11"/>
          <bitfield caption="XDMAC Channel 12 Status Bit" mask="0x00001000" name="ST12"/>
          <bitfield caption="XDMAC Channel 13 Status Bit" mask="0x00002000" name="ST13"/>
          <bitfield caption="XDMAC Channel 14 Status Bit" mask="0x00004000" name="ST14"/>
          <bitfield caption="XDMAC Channel 15 Status Bit" mask="0x00008000" name="ST15"/>
          <bitfield caption="XDMAC Channel 16 Status Bit" mask="0x00010000" name="ST16"/>
          <bitfield caption="XDMAC Channel 17 Status Bit" mask="0x00020000" name="ST17"/>
          <bitfield caption="XDMAC Channel 18 Status Bit" mask="0x00040000" name="ST18"/>
          <bitfield caption="XDMAC Channel 19 Status Bit" mask="0x00080000" name="ST19"/>
          <bitfield caption="XDMAC Channel 20 Status Bit" mask="0x00100000" name="ST20"/>
          <bitfield caption="XDMAC Channel 21 Status Bit" mask="0x00200000" name="ST21"/>
          <bitfield caption="XDMAC Channel 22 Status Bit" mask="0x00400000" name="ST22"/>
          <bitfield caption="XDMAC Channel 23 Status Bit" mask="0x00800000" name="ST23"/>
          <bitfield caption="XDMAC Channel 24 Status Bit" mask="0x01000000" name="ST24"/>
          <bitfield caption="XDMAC Channel 25 Status Bit" mask="0x02000000" name="ST25"/>
          <bitfield caption="XDMAC Channel 26 Status Bit" mask="0x04000000" name="ST26"/>
          <bitfield caption="XDMAC Channel 27 Status Bit" mask="0x08000000" name="ST27"/>
          <bitfield caption="XDMAC Channel 28 Status Bit" mask="0x10000000" name="ST28"/>
          <bitfield caption="XDMAC Channel 29 Status Bit" mask="0x20000000" name="ST29"/>
          <bitfield caption="XDMAC Channel 30 Status Bit" mask="0x40000000" name="ST30"/>
          <bitfield caption="XDMAC Channel 31 Status Bit" mask="0x80000000" name="ST31"/>
        </register>
        <register caption="Global Channel Read Suspend Register" name="XDMAC_GRS" offset="0x28" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Read Suspend Bit" mask="0x00000001" name="RS0"/>
          <bitfield caption="XDMAC Channel 1 Read Suspend Bit" mask="0x00000002" name="RS1"/>
          <bitfield caption="XDMAC Channel 2 Read Suspend Bit" mask="0x00000004" name="RS2"/>
          <bitfield caption="XDMAC Channel 3 Read Suspend Bit" mask="0x00000008" name="RS3"/>
          <bitfield caption="XDMAC Channel 4 Read Suspend Bit" mask="0x00000010" name="RS4"/>
          <bitfield caption="XDMAC Channel 5 Read Suspend Bit" mask="0x00000020" name="RS5"/>
          <bitfield caption="XDMAC Channel 6 Read Suspend Bit" mask="0x00000040" name="RS6"/>
          <bitfield caption="XDMAC Channel 7 Read Suspend Bit" mask="0x00000080" name="RS7"/>
          <bitfield caption="XDMAC Channel 8 Read Suspend Bit" mask="0x00000100" name="RS8"/>
          <bitfield caption="XDMAC Channel 9 Read Suspend Bit" mask="0x00000200" name="RS9"/>
          <bitfield caption="XDMAC Channel 10 Read Suspend Bit" mask="0x00000400" name="RS10"/>
          <bitfield caption="XDMAC Channel 11 Read Suspend Bit" mask="0x00000800" name="RS11"/>
          <bitfield caption="XDMAC Channel 12 Read Suspend Bit" mask="0x00001000" name="RS12"/>
          <bitfield caption="XDMAC Channel 13 Read Suspend Bit" mask="0x00002000" name="RS13"/>
          <bitfield caption="XDMAC Channel 14 Read Suspend Bit" mask="0x00004000" name="RS14"/>
          <bitfield caption="XDMAC Channel 15 Read Suspend Bit" mask="0x00008000" name="RS15"/>
          <bitfield caption="XDMAC Channel 16 Read Suspend Bit" mask="0x00010000" name="RS16"/>
          <bitfield caption="XDMAC Channel 17 Read Suspend Bit" mask="0x00020000" name="RS17"/>
          <bitfield caption="XDMAC Channel 18 Read Suspend Bit" mask="0x00040000" name="RS18"/>
          <bitfield caption="XDMAC Channel 19 Read Suspend Bit" mask="0x00080000" name="RS19"/>
          <bitfield caption="XDMAC Channel 20 Read Suspend Bit" mask="0x00100000" name="RS20"/>
          <bitfield caption="XDMAC Channel 21 Read Suspend Bit" mask="0x00200000" name="RS21"/>
          <bitfield caption="XDMAC Channel 22 Read Suspend Bit" mask="0x00400000" name="RS22"/>
          <bitfield caption="XDMAC Channel 23 Read Suspend Bit" mask="0x00800000" name="RS23"/>
          <bitfield caption="XDMAC Channel 24 Read Suspend Bit" mask="0x01000000" name="RS24"/>
          <bitfield caption="XDMAC Channel 25 Read Suspend Bit" mask="0x02000000" name="RS25"/>
          <bitfield caption="XDMAC Channel 26 Read Suspend Bit" mask="0x04000000" name="RS26"/>
          <bitfield caption="XDMAC Channel 27 Read Suspend Bit" mask="0x08000000" name="RS27"/>
          <bitfield caption="XDMAC Channel 28 Read Suspend Bit" mask="0x10000000" name="RS28"/>
          <bitfield caption="XDMAC Channel 29 Read Suspend Bit" mask="0x20000000" name="RS29"/>
          <bitfield caption="XDMAC Channel 30 Read Suspend Bit" mask="0x40000000" name="RS30"/>
          <bitfield caption="XDMAC Channel 31 Read Suspend Bit" mask="0x80000000" name="RS31"/>
        </register>
        <register caption="Global Channel Write Suspend Register" name="XDMAC_GWS" offset="0x2C" rw="RW" size="4">
          <bitfield caption="XDMAC Channel 0 Write Suspend Bit" mask="0x00000001" name="WS0"/>
          <bitfield caption="XDMAC Channel 1 Write Suspend Bit" mask="0x00000002" name="WS1"/>
          <bitfield caption="XDMAC Channel 2 Write Suspend Bit" mask="0x00000004" name="WS2"/>
          <bitfield caption="XDMAC Channel 3 Write Suspend Bit" mask="0x00000008" name="WS3"/>
          <bitfield caption="XDMAC Channel 4 Write Suspend Bit" mask="0x00000010" name="WS4"/>
          <bitfield caption="XDMAC Channel 5 Write Suspend Bit" mask="0x00000020" name="WS5"/>
          <bitfield caption="XDMAC Channel 6 Write Suspend Bit" mask="0x00000040" name="WS6"/>
          <bitfield caption="XDMAC Channel 7 Write Suspend Bit" mask="0x00000080" name="WS7"/>
          <bitfield caption="XDMAC Channel 8 Write Suspend Bit" mask="0x00000100" name="WS8"/>
          <bitfield caption="XDMAC Channel 9 Write Suspend Bit" mask="0x00000200" name="WS9"/>
          <bitfield caption="XDMAC Channel 10 Write Suspend Bit" mask="0x00000400" name="WS10"/>
          <bitfield caption="XDMAC Channel 11 Write Suspend Bit" mask="0x00000800" name="WS11"/>
          <bitfield caption="XDMAC Channel 12 Write Suspend Bit" mask="0x00001000" name="WS12"/>
          <bitfield caption="XDMAC Channel 13 Write Suspend Bit" mask="0x00002000" name="WS13"/>
          <bitfield caption="XDMAC Channel 14 Write Suspend Bit" mask="0x00004000" name="WS14"/>
          <bitfield caption="XDMAC Channel 15 Write Suspend Bit" mask="0x00008000" name="WS15"/>
          <bitfield caption="XDMAC Channel 16 Write Suspend Bit" mask="0x00010000" name="WS16"/>
          <bitfield caption="XDMAC Channel 17 Write Suspend Bit" mask="0x00020000" name="WS17"/>
          <bitfield caption="XDMAC Channel 18 Write Suspend Bit" mask="0x00040000" name="WS18"/>
          <bitfield caption="XDMAC Channel 19 Write Suspend Bit" mask="0x00080000" name="WS19"/>
          <bitfield caption="XDMAC Channel 20 Write Suspend Bit" mask="0x00100000" name="WS20"/>
          <bitfield caption="XDMAC Channel 21 Write Suspend Bit" mask="0x00200000" name="WS21"/>
          <bitfield caption="XDMAC Channel 22 Write Suspend Bit" mask="0x00400000" name="WS22"/>
          <bitfield caption="XDMAC Channel 23 Write Suspend Bit" mask="0x00800000" name="WS23"/>
          <bitfield caption="XDMAC Channel 24 Write Suspend Bit" mask="0x01000000" name="WS24"/>
          <bitfield caption="XDMAC Channel 25 Write Suspend Bit" mask="0x02000000" name="WS25"/>
          <bitfield caption="XDMAC Channel 26 Write Suspend Bit" mask="0x04000000" name="WS26"/>
          <bitfield caption="XDMAC Channel 27 Write Suspend Bit" mask="0x08000000" name="WS27"/>
          <bitfield caption="XDMAC Channel 28 Write Suspend Bit" mask="0x10000000" name="WS28"/>
          <bitfield caption="XDMAC Channel 29 Write Suspend Bit" mask="0x20000000" name="WS29"/>
          <bitfield caption="XDMAC Channel 30 Write Suspend Bit" mask="0x40000000" name="WS30"/>
          <bitfield caption="XDMAC Channel 31 Write Suspend Bit" mask="0x80000000" name="WS31"/>
        </register>
        <register caption="Global Channel Read Write Suspend Register" name="XDMAC_GRWS" offset="0x30" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Suspend Bit" mask="0x00000001" name="RWS0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Suspend Bit" mask="0x00000002" name="RWS1"/>
          <bitfield caption="XDMAC Channel 2 Read Write Suspend Bit" mask="0x00000004" name="RWS2"/>
          <bitfield caption="XDMAC Channel 3 Read Write Suspend Bit" mask="0x00000008" name="RWS3"/>
          <bitfield caption="XDMAC Channel 4 Read Write Suspend Bit" mask="0x00000010" name="RWS4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Suspend Bit" mask="0x00000020" name="RWS5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Suspend Bit" mask="0x00000040" name="RWS6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Suspend Bit" mask="0x00000080" name="RWS7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Suspend Bit" mask="0x00000100" name="RWS8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Suspend Bit" mask="0x00000200" name="RWS9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Suspend Bit" mask="0x00000400" name="RWS10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Suspend Bit" mask="0x00000800" name="RWS11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Suspend Bit" mask="0x00001000" name="RWS12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Suspend Bit" mask="0x00002000" name="RWS13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Suspend Bit" mask="0x00004000" name="RWS14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Suspend Bit" mask="0x00008000" name="RWS15"/>
          <bitfield caption="XDMAC Channel 16 Read Write Suspend Bit" mask="0x00010000" name="RWS16"/>
          <bitfield caption="XDMAC Channel 17 Read Write Suspend Bit" mask="0x00020000" name="RWS17"/>
          <bitfield caption="XDMAC Channel 18 Read Write Suspend Bit" mask="0x00040000" name="RWS18"/>
          <bitfield caption="XDMAC Channel 19 Read Write Suspend Bit" mask="0x00080000" name="RWS19"/>
          <bitfield caption="XDMAC Channel 20 Read Write Suspend Bit" mask="0x00100000" name="RWS20"/>
          <bitfield caption="XDMAC Channel 21 Read Write Suspend Bit" mask="0x00200000" name="RWS21"/>
          <bitfield caption="XDMAC Channel 22 Read Write Suspend Bit" mask="0x00400000" name="RWS22"/>
          <bitfield caption="XDMAC Channel 23 Read Write Suspend Bit" mask="0x00800000" name="RWS23"/>
          <bitfield caption="XDMAC Channel 24 Read Write Suspend Bit" mask="0x01000000" name="RWS24"/>
          <bitfield caption="XDMAC Channel 25 Read Write Suspend Bit" mask="0x02000000" name="RWS25"/>
          <bitfield caption="XDMAC Channel 26 Read Write Suspend Bit" mask="0x04000000" name="RWS26"/>
          <bitfield caption="XDMAC Channel 27 Read Write Suspend Bit" mask="0x08000000" name="RWS27"/>
          <bitfield caption="XDMAC Channel 28 Read Write Suspend Bit" mask="0x10000000" name="RWS28"/>
          <bitfield caption="XDMAC Channel 29 Read Write Suspend Bit" mask="0x20000000" name="RWS29"/>
          <bitfield caption="XDMAC Channel 30 Read Write Suspend Bit" mask="0x40000000" name="RWS30"/>
          <bitfield caption="XDMAC Channel 31 Read Write Suspend Bit" mask="0x80000000" name="RWS31"/>
        </register>
        <register caption="Global Channel Read Write Resume Register" name="XDMAC_GRWR" offset="0x34" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Read Write Resume Bit" mask="0x00000001" name="RWR0"/>
          <bitfield caption="XDMAC Channel 1 Read Write Resume Bit" mask="0x00000002" name="RWR1"/>
          <bitfield caption="XDMAC Channel 2 Read Write Resume Bit" mask="0x00000004" name="RWR2"/>
          <bitfield caption="XDMAC Channel 3 Read Write Resume Bit" mask="0x00000008" name="RWR3"/>
          <bitfield caption="XDMAC Channel 4 Read Write Resume Bit" mask="0x00000010" name="RWR4"/>
          <bitfield caption="XDMAC Channel 5 Read Write Resume Bit" mask="0x00000020" name="RWR5"/>
          <bitfield caption="XDMAC Channel 6 Read Write Resume Bit" mask="0x00000040" name="RWR6"/>
          <bitfield caption="XDMAC Channel 7 Read Write Resume Bit" mask="0x00000080" name="RWR7"/>
          <bitfield caption="XDMAC Channel 8 Read Write Resume Bit" mask="0x00000100" name="RWR8"/>
          <bitfield caption="XDMAC Channel 9 Read Write Resume Bit" mask="0x00000200" name="RWR9"/>
          <bitfield caption="XDMAC Channel 10 Read Write Resume Bit" mask="0x00000400" name="RWR10"/>
          <bitfield caption="XDMAC Channel 11 Read Write Resume Bit" mask="0x00000800" name="RWR11"/>
          <bitfield caption="XDMAC Channel 12 Read Write Resume Bit" mask="0x00001000" name="RWR12"/>
          <bitfield caption="XDMAC Channel 13 Read Write Resume Bit" mask="0x00002000" name="RWR13"/>
          <bitfield caption="XDMAC Channel 14 Read Write Resume Bit" mask="0x00004000" name="RWR14"/>
          <bitfield caption="XDMAC Channel 15 Read Write Resume Bit" mask="0x00008000" name="RWR15"/>
          <bitfield caption="XDMAC Channel 16 Read Write Resume Bit" mask="0x00010000" name="RWR16"/>
          <bitfield caption="XDMAC Channel 17 Read Write Resume Bit" mask="0x00020000" name="RWR17"/>
          <bitfield caption="XDMAC Channel 18 Read Write Resume Bit" mask="0x00040000" name="RWR18"/>
          <bitfield caption="XDMAC Channel 19 Read Write Resume Bit" mask="0x00080000" name="RWR19"/>
          <bitfield caption="XDMAC Channel 20 Read Write Resume Bit" mask="0x00100000" name="RWR20"/>
          <bitfield caption="XDMAC Channel 21 Read Write Resume Bit" mask="0x00200000" name="RWR21"/>
          <bitfield caption="XDMAC Channel 22 Read Write Resume Bit" mask="0x00400000" name="RWR22"/>
          <bitfield caption="XDMAC Channel 23 Read Write Resume Bit" mask="0x00800000" name="RWR23"/>
          <bitfield caption="XDMAC Channel 24 Read Write Resume Bit" mask="0x01000000" name="RWR24"/>
          <bitfield caption="XDMAC Channel 25 Read Write Resume Bit" mask="0x02000000" name="RWR25"/>
          <bitfield caption="XDMAC Channel 26 Read Write Resume Bit" mask="0x04000000" name="RWR26"/>
          <bitfield caption="XDMAC Channel 27 Read Write Resume Bit" mask="0x08000000" name="RWR27"/>
          <bitfield caption="XDMAC Channel 28 Read Write Resume Bit" mask="0x10000000" name="RWR28"/>
          <bitfield caption="XDMAC Channel 29 Read Write Resume Bit" mask="0x20000000" name="RWR29"/>
          <bitfield caption="XDMAC Channel 30 Read Write Resume Bit" mask="0x40000000" name="RWR30"/>
          <bitfield caption="XDMAC Channel 31 Read Write Resume Bit" mask="0x80000000" name="RWR31"/>
        </register>
        <register caption="Global Channel Software Request Register" name="XDMAC_GSWR" offset="0x38" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Bit" mask="0x00000001" name="SWREQ0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Bit" mask="0x00000002" name="SWREQ1"/>
          <bitfield caption="XDMAC Channel 2 Software Request Bit" mask="0x00000004" name="SWREQ2"/>
          <bitfield caption="XDMAC Channel 3 Software Request Bit" mask="0x00000008" name="SWREQ3"/>
          <bitfield caption="XDMAC Channel 4 Software Request Bit" mask="0x00000010" name="SWREQ4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Bit" mask="0x00000020" name="SWREQ5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Bit" mask="0x00000040" name="SWREQ6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Bit" mask="0x00000080" name="SWREQ7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Bit" mask="0x00000100" name="SWREQ8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Bit" mask="0x00000200" name="SWREQ9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Bit" mask="0x00000400" name="SWREQ10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Bit" mask="0x00000800" name="SWREQ11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Bit" mask="0x00001000" name="SWREQ12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Bit" mask="0x00002000" name="SWREQ13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Bit" mask="0x00004000" name="SWREQ14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Bit" mask="0x00008000" name="SWREQ15"/>
          <bitfield caption="XDMAC Channel 16 Software Request Bit" mask="0x00010000" name="SWREQ16"/>
          <bitfield caption="XDMAC Channel 17 Software Request Bit" mask="0x00020000" name="SWREQ17"/>
          <bitfield caption="XDMAC Channel 18 Software Request Bit" mask="0x00040000" name="SWREQ18"/>
          <bitfield caption="XDMAC Channel 19 Software Request Bit" mask="0x00080000" name="SWREQ19"/>
          <bitfield caption="XDMAC Channel 20 Software Request Bit" mask="0x00100000" name="SWREQ20"/>
          <bitfield caption="XDMAC Channel 21 Software Request Bit" mask="0x00200000" name="SWREQ21"/>
          <bitfield caption="XDMAC Channel 22 Software Request Bit" mask="0x00400000" name="SWREQ22"/>
          <bitfield caption="XDMAC Channel 23 Software Request Bit" mask="0x00800000" name="SWREQ23"/>
          <bitfield caption="XDMAC Channel 24 Software Request Bit" mask="0x01000000" name="SWREQ24"/>
          <bitfield caption="XDMAC Channel 25 Software Request Bit" mask="0x02000000" name="SWREQ25"/>
          <bitfield caption="XDMAC Channel 26 Software Request Bit" mask="0x04000000" name="SWREQ26"/>
          <bitfield caption="XDMAC Channel 27 Software Request Bit" mask="0x08000000" name="SWREQ27"/>
          <bitfield caption="XDMAC Channel 28 Software Request Bit" mask="0x10000000" name="SWREQ28"/>
          <bitfield caption="XDMAC Channel 29 Software Request Bit" mask="0x20000000" name="SWREQ29"/>
          <bitfield caption="XDMAC Channel 30 Software Request Bit" mask="0x40000000" name="SWREQ30"/>
          <bitfield caption="XDMAC Channel 31 Software Request Bit" mask="0x80000000" name="SWREQ31"/>
        </register>
        <register caption="Global Channel Software Request Status Register" name="XDMAC_GSWS" offset="0x3C" rw="R" size="4">
          <bitfield caption="XDMAC Channel 0 Software Request Status Bit" mask="0x00000001" name="SWRS0"/>
          <bitfield caption="XDMAC Channel 1 Software Request Status Bit" mask="0x00000002" name="SWRS1"/>
          <bitfield caption="XDMAC Channel 2 Software Request Status Bit" mask="0x00000004" name="SWRS2"/>
          <bitfield caption="XDMAC Channel 3 Software Request Status Bit" mask="0x00000008" name="SWRS3"/>
          <bitfield caption="XDMAC Channel 4 Software Request Status Bit" mask="0x00000010" name="SWRS4"/>
          <bitfield caption="XDMAC Channel 5 Software Request Status Bit" mask="0x00000020" name="SWRS5"/>
          <bitfield caption="XDMAC Channel 6 Software Request Status Bit" mask="0x00000040" name="SWRS6"/>
          <bitfield caption="XDMAC Channel 7 Software Request Status Bit" mask="0x00000080" name="SWRS7"/>
          <bitfield caption="XDMAC Channel 8 Software Request Status Bit" mask="0x00000100" name="SWRS8"/>
          <bitfield caption="XDMAC Channel 9 Software Request Status Bit" mask="0x00000200" name="SWRS9"/>
          <bitfield caption="XDMAC Channel 10 Software Request Status Bit" mask="0x00000400" name="SWRS10"/>
          <bitfield caption="XDMAC Channel 11 Software Request Status Bit" mask="0x00000800" name="SWRS11"/>
          <bitfield caption="XDMAC Channel 12 Software Request Status Bit" mask="0x00001000" name="SWRS12"/>
          <bitfield caption="XDMAC Channel 13 Software Request Status Bit" mask="0x00002000" name="SWRS13"/>
          <bitfield caption="XDMAC Channel 14 Software Request Status Bit" mask="0x00004000" name="SWRS14"/>
          <bitfield caption="XDMAC Channel 15 Software Request Status Bit" mask="0x00008000" name="SWRS15"/>
          <bitfield caption="XDMAC Channel 16 Software Request Status Bit" mask="0x00010000" name="SWRS16"/>
          <bitfield caption="XDMAC Channel 17 Software Request Status Bit" mask="0x00020000" name="SWRS17"/>
          <bitfield caption="XDMAC Channel 18 Software Request Status Bit" mask="0x00040000" name="SWRS18"/>
          <bitfield caption="XDMAC Channel 19 Software Request Status Bit" mask="0x00080000" name="SWRS19"/>
          <bitfield caption="XDMAC Channel 20 Software Request Status Bit" mask="0x00100000" name="SWRS20"/>
          <bitfield caption="XDMAC Channel 21 Software Request Status Bit" mask="0x00200000" name="SWRS21"/>
          <bitfield caption="XDMAC Channel 22 Software Request Status Bit" mask="0x00400000" name="SWRS22"/>
          <bitfield caption="XDMAC Channel 23 Software Request Status Bit" mask="0x00800000" name="SWRS23"/>
          <bitfield caption="XDMAC Channel 24 Software Request Status Bit" mask="0x01000000" name="SWRS24"/>
          <bitfield caption="XDMAC Channel 25 Software Request Status Bit" mask="0x02000000" name="SWRS25"/>
          <bitfield caption="XDMAC Channel 26 Software Request Status Bit" mask="0x04000000" name="SWRS26"/>
          <bitfield caption="XDMAC Channel 27 Software Request Status Bit" mask="0x08000000" name="SWRS27"/>
          <bitfield caption="XDMAC Channel 28 Software Request Status Bit" mask="0x10000000" name="SWRS28"/>
          <bitfield caption="XDMAC Channel 29 Software Request Status Bit" mask="0x20000000" name="SWRS29"/>
          <bitfield caption="XDMAC Channel 30 Software Request Status Bit" mask="0x40000000" name="SWRS30"/>
          <bitfield caption="XDMAC Channel 31 Software Request Status Bit" mask="0x80000000" name="SWRS31"/>
        </register>
        <register caption="Global Channel Software Flush Request Register" name="XDMAC_GSWF" offset="0x40" rw="W" size="4">
          <bitfield caption="XDMAC Channel 0 Software Flush Request Bit" mask="0x00000001" name="SWF0"/>
          <bitfield caption="XDMAC Channel 1 Software Flush Request Bit" mask="0x00000002" name="SWF1"/>
          <bitfield caption="XDMAC Channel 2 Software Flush Request Bit" mask="0x00000004" name="SWF2"/>
          <bitfield caption="XDMAC Channel 3 Software Flush Request Bit" mask="0x00000008" name="SWF3"/>
          <bitfield caption="XDMAC Channel 4 Software Flush Request Bit" mask="0x00000010" name="SWF4"/>
          <bitfield caption="XDMAC Channel 5 Software Flush Request Bit" mask="0x00000020" name="SWF5"/>
          <bitfield caption="XDMAC Channel 6 Software Flush Request Bit" mask="0x00000040" name="SWF6"/>
          <bitfield caption="XDMAC Channel 7 Software Flush Request Bit" mask="0x00000080" name="SWF7"/>
          <bitfield caption="XDMAC Channel 8 Software Flush Request Bit" mask="0x00000100" name="SWF8"/>
          <bitfield caption="XDMAC Channel 9 Software Flush Request Bit" mask="0x00000200" name="SWF9"/>
          <bitfield caption="XDMAC Channel 10 Software Flush Request Bit" mask="0x00000400" name="SWF10"/>
          <bitfield caption="XDMAC Channel 11 Software Flush Request Bit" mask="0x00000800" name="SWF11"/>
          <bitfield caption="XDMAC Channel 12 Software Flush Request Bit" mask="0x00001000" name="SWF12"/>
          <bitfield caption="XDMAC Channel 13 Software Flush Request Bit" mask="0x00002000" name="SWF13"/>
          <bitfield caption="XDMAC Channel 14 Software Flush Request Bit" mask="0x00004000" name="SWF14"/>
          <bitfield caption="XDMAC Channel 15 Software Flush Request Bit" mask="0x00008000" name="SWF15"/>
          <bitfield caption="XDMAC Channel 16 Software Flush Request Bit" mask="0x00010000" name="SWF16"/>
          <bitfield caption="XDMAC Channel 17 Software Flush Request Bit" mask="0x00020000" name="SWF17"/>
          <bitfield caption="XDMAC Channel 18 Software Flush Request Bit" mask="0x00040000" name="SWF18"/>
          <bitfield caption="XDMAC Channel 19 Software Flush Request Bit" mask="0x00080000" name="SWF19"/>
          <bitfield caption="XDMAC Channel 20 Software Flush Request Bit" mask="0x00100000" name="SWF20"/>
          <bitfield caption="XDMAC Channel 21 Software Flush Request Bit" mask="0x00200000" name="SWF21"/>
          <bitfield caption="XDMAC Channel 22 Software Flush Request Bit" mask="0x00400000" name="SWF22"/>
          <bitfield caption="XDMAC Channel 23 Software Flush Request Bit" mask="0x00800000" name="SWF23"/>
          <bitfield caption="XDMAC Channel 24 Software Flush Request Bit" mask="0x01000000" name="SWF24"/>
          <bitfield caption="XDMAC Channel 25 Software Flush Request Bit" mask="0x02000000" name="SWF25"/>
          <bitfield caption="XDMAC Channel 26 Software Flush Request Bit" mask="0x04000000" name="SWF26"/>
          <bitfield caption="XDMAC Channel 27 Software Flush Request Bit" mask="0x08000000" name="SWF27"/>
          <bitfield caption="XDMAC Channel 28 Software Flush Request Bit" mask="0x10000000" name="SWF28"/>
          <bitfield caption="XDMAC Channel 29 Software Flush Request Bit" mask="0x20000000" name="SWF29"/>
          <bitfield caption="XDMAC Channel 30 Software Flush Request Bit" mask="0x40000000" name="SWF30"/>
          <bitfield caption="XDMAC Channel 31 Software Flush Request Bit" mask="0x80000000" name="SWF31"/>
        </register>
        <register-group offset="0x50" name="XDMAC_CHID" size="64" count="32" name-in-module="XDMAC_CHID"/>
      </register-group>
      <value-group caption="Channel x Next Descriptor Enable" name="XDMAC_CNDC__NDE">
        <value caption="Descriptor fetch is disabled." name="DSCR_FETCH_DIS" value="0"/>
        <value caption="Descriptor fetch is enabled." name="DSCR_FETCH_EN" value="1"/>
      </value-group>
      <value-group caption="Channel x Next Descriptor Source Update" name="XDMAC_CNDC__NDSUP">
        <value caption="Source parameters remain unchanged." name="SRC_PARAMS_UNCHANGED" value="0"/>
        <value caption="Source parameters are updated when the descriptor is retrieved." name="SRC_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="Channel x Next Descriptor Destination Update" name="XDMAC_CNDC__NDDUP">
        <value caption="Destination parameters remain unchanged." name="DST_PARAMS_UNCHANGED" value="0"/>
        <value caption="Destination parameters are updated when the descriptor is retrieved." name="DST_PARAMS_UPDATED" value="1"/>
      </value-group>
      <value-group caption="Channel x Next Descriptor View" name="XDMAC_CNDC__NDVIEW">
        <value caption="Next Descriptor View 0" name="NDV0" value="0x0"/>
        <value caption="Next Descriptor View 1" name="NDV1" value="0x1"/>
        <value caption="Next Descriptor View 2" name="NDV2" value="0x2"/>
        <value caption="Next Descriptor View 3" name="NDV3" value="0x3"/>
      </value-group>
      <value-group caption="Channel x Transfer Type" name="XDMAC_CC__TYPE">
        <value caption="Self-triggered mode (memory-to-memory transfer)." name="MEM_TRAN" value="0"/>
        <value caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." name="PER_TRAN" value="1"/>
      </value-group>
      <value-group caption="Channel x Memory Burst Size" name="XDMAC_CC__MBSIZE">
        <value caption="The memory burst size is set to one." name="SINGLE" value="0x0"/>
        <value caption="The memory burst size is set to four." name="FOUR" value="0x1"/>
        <value caption="The memory burst size is set to eight." name="EIGHT" value="0x2"/>
        <value caption="The memory burst size is set to sixteen." name="SIXTEEN" value="0x3"/>
      </value-group>
      <value-group caption="Channel x Synchronization" name="XDMAC_CC__DSYNC">
        <value caption="Peripheral-to-memory transfer." name="PER2MEM" value="0"/>
        <value caption="Memory-to-peripheral transfer." name="MEM2PER" value="1"/>
      </value-group>
      <value-group caption="Channel x Protection" name="XDMAC_CC__PROT">
        <value caption="Channel uses Privileged mode." name="PRIVILEGED" value="0"/>
        <value caption="Channel uses User mode." name="USER" value="1"/>
      </value-group>
      <value-group caption="Channel x Software Request Trigger" name="XDMAC_CC__SWREQ">
        <value caption="Hardware request line is connected to the peripheral request line." name="HWR_CONNECTED" value="0"/>
        <value caption="Software request is connected to the peripheral request line." name="SWR_CONNECTED" value="1"/>
      </value-group>
      <value-group caption="Channel x Fill Block of Memory" name="XDMAC_CC__MEMSET">
        <value caption="Memset is not activated." name="NORMAL_MODE" value="0"/>
        <value caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." name="HW_MODE" value="1"/>
      </value-group>
      <value-group caption="Channel x Chunk Size" name="XDMAC_CC__CSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="2 data transferred" name="CHK_2" value="0x1"/>
        <value caption="4 data transferred" name="CHK_4" value="0x2"/>
        <value caption="8 data transferred" name="CHK_8" value="0x3"/>
        <value caption="16 data transferred" name="CHK_16" value="0x4"/>
      </value-group>
      <value-group caption="Channel x Data Width" name="XDMAC_CC__DWIDTH">
        <value caption="The data size is set to 8 bits" name="BYTE" value="0x0"/>
        <value caption="The data size is set to 16 bits" name="HALFWORD" value="0x1"/>
        <value caption="The data size is set to 32 bits" name="WORD" value="0x2"/>
      </value-group>
      <value-group caption="Channel x Source Interface Identifier" name="XDMAC_CC__SIF">
        <value caption="The data is read through system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is read through system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="Channel x Destination Interface Identifier" name="XDMAC_CC__DIF">
        <value caption="The data is written through system bus interface 0." name="AHB_IF0" value="0"/>
        <value caption="The data is written though system bus interface 1." name="AHB_IF1" value="1"/>
      </value-group>
      <value-group caption="Channel x Source Addressing Mode" name="XDMAC_CC__SAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="Channel x Destination Addressing Mode" name="XDMAC_CC__DAM">
        <value caption="The address remains unchanged." name="FIXED_AM" value="0x0"/>
        <value caption="The addressing mode is incremented (the increment size is set to the data size)." name="INCREMENTED_AM" value="0x1"/>
        <value caption="The microblock stride is added at the microblock boundary." name="UBS_AM" value="0x2"/>
        <value caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." name="UBS_DS_AM" value="0x3"/>
      </value-group>
      <value-group caption="Channel Initialization Done (this bit is read-only)" name="XDMAC_CC__INITD">
        <value caption="Channel initialization is in progress." name="IN_PROGRESS" value="0"/>
        <value caption="Channel initialization is completed." name="TERMINATED" value="1"/>
      </value-group>
      <value-group caption="Read in Progress (this bit is read-only)" name="XDMAC_CC__RDIP">
        <value caption="No active read transaction on the bus." name="DONE" value="0"/>
        <value caption="A read transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="Write in Progress (this bit is read-only)" name="XDMAC_CC__WRIP">
        <value caption="No active write transaction on the bus." name="DONE" value="0"/>
        <value caption="A write transaction is in progress." name="IN_PROGRESS" value="1"/>
      </value-group>
      <value-group caption="Peripheral Hardware Request Line Identifier" name="XDMAC_CC__PERID">
        <value caption="FLEXCOM0_TX" name="FLEXCOM0_TX" value="0"/>
        <value caption="FLEXCOM0_RX" name="FLEXCOM0_RX" value="1"/>
        <value caption="FLEXCOM1_TX" name="FLEXCOM1_TX" value="2"/>
        <value caption="FLEXCOM1_RX" name="FLEXCOM1_RX" value="3"/>
        <value caption="FLEXCOM2_TX" name="FLEXCOM2_TX" value="4"/>
        <value caption="FLEXCOM2_RX" name="FLEXCOM2_RX" value="5"/>
        <value caption="FLEXCOM3_TX" name="FLEXCOM3_TX" value="6"/>
        <value caption="FLEXCOM3_RX" name="FLEXCOM3_RX" value="7"/>
        <value caption="FLEXCOM4_TX" name="FLEXCOM4_TX" value="8"/>
        <value caption="FLEXCOM4_RX" name="FLEXCOM4_RX" value="9"/>
        <value caption="FLEXCOM5_TX" name="FLEXCOM5_TX" value="10"/>
        <value caption="FLEXCOM5_RX" name="FLEXCOM5_RX" value="11"/>
        <value caption="FLEXCOM6_TX" name="FLEXCOM6_TX" value="12"/>
        <value caption="FLEXCOM6_RX" name="FLEXCOM6_RX" value="13"/>
        <value caption="FLEXCOM7_TX" name="FLEXCOM7_TX" value="14"/>
        <value caption="FLEXCOM7_RX" name="FLEXCOM7_RX" value="15"/>
        <value caption="FLEXCOM8_TX" name="FLEXCOM8_TX" value="16"/>
        <value caption="FLEXCOM8_RX" name="FLEXCOM8_RX" value="17"/>
        <value caption="FLEXCOM9_TX" name="FLEXCOM9_TX" value="18"/>
        <value caption="FLEXCOM9_RX" name="FLEXCOM9_RX" value="19"/>
        <value caption="QSPI_TX" name="QSPI_TX" value="20"/>
        <value caption="QSPI_RX" name="QSPI_RX" value="21"/>
        <value caption="PWM0" name="PWM0" value="22"/>
        <value caption="PWM1" name="PWM1" value="23"/>
        <value caption="TC0" name="TC0" value="24"/>
        <value caption="TC1" name="TC1" value="25"/>
        <value caption="TC2" name="TC2" value="26"/>
        <value caption="TC3" name="TC3" value="27"/>
        <value caption="SHA" name="SHA" value="28"/>
        <value caption="TC1_CPA" name="TC1_CPA" value="29"/>
        <value caption="TC4_CPA" name="TC4_CPA" value="30"/>
        <value caption="TC7_CPA" name="TC7_CPA" value="31"/>
        <value caption="TC10_CPA" name="TC10_CPA" value="32"/>
        <value caption="TC1_CPB" name="TC1_CPB" value="33"/>
        <value caption="TC4_CPB" name="TC4_CPB" value="34"/>
        <value caption="TC7_CPB" name="TC7_CPB" value="35"/>
        <value caption="TC10_CPB" name="TC10_CPB" value="36"/>
        <value caption="TC1_CPC" name="TC1_CPC" value="37"/>
        <value caption="TC4_CPC" name="TC4_CPC" value="38"/>
        <value caption="TC7_CPC" name="TC7_CPC" value="39"/>
        <value caption="TC10_CPC" name="TC10_CPC" value="40"/>
        <value caption="TC1_ETRG" name="TC1_ETRG" value="41"/>
        <value caption="TC4_ETRG" name="TC4_ETRG" value="42"/>
        <value caption="TC7_ETRG" name="TC7_ETRG" value="43"/>
        <value caption="TC10_ETRG" name="TC10_ETRG" value="44"/>
      </value-group>
    </module>
    <module name="FUSES" id="1" version="1">
      <register-group caption="GPNVM Bits" name="GPNVMBITS">
        <register name="USER_WORD_0" offset="0x0" size="4" rw="R" caption="USER Page Word 0. Contains factory setting values, do no override.">
          <bitfield caption="Debug interface Selection" mask="0x00000002" name="DEBUG_INTF" values="USER_WORD_0__DEBUG_INTF"/>
          <bitfield caption="PFD Trim value" mask="0x00000700" name="PFD_TRIM"/>
        </register>
        <register name="USER_WORD_1" offset="0x4" size="4" rw="R" caption="USER Page Word 1. Contains factory setting values, do no override.">
          <bitfield caption="RC Temperature Trim" mask="0x00000003" name="RC_TTRIM"/>
          <bitfield caption="RC2 Temperature Trim" mask="0x0000000C" name="RC2_TTRIM"/>
          <bitfield caption="RC Frequency Trim 4MHz" mask="0x00000070" name="RC_FTRIM_4MHZ"/>
          <bitfield caption="RC Frequency Trim 8MHz" mask="0x00000380" name="RC_FTRIM_8MHZ"/>
          <bitfield caption="RC Frequency Trim 10MHz" mask="0x00001C00" name="RC_FTRIM_10MHZ"/>
          <bitfield caption="RC Frequency Trim 12MHz" mask="0x0000E000" name="RC_FTRIM_12MHZ"/>
          <bitfield caption="RC2 Frequency Trim 4MHz" mask="0x00070000" name="RC2_FTRIM_4MHZ"/>
          <bitfield caption="RC2 Frequency Trim 8MHz" mask="0x00380000" name="RC2_FTRIM_8MHZ"/>
          <bitfield caption="RC2 Frequency Trim 10MHz" mask="0x01C00000" name="RC2_FTRIM_10MHZ"/>
          <bitfield caption="RC2 Frequency Trim 12MHz" mask="0x0E000000" name="RC2_FTRIM_12MHZ"/>
        </register>
        <register name="USER_WORD_2" offset="0x8" size="4" rw="R" caption="USER Page Word 2. Contains factory setting values, do no override.">
          <bitfield caption="RC Temperature Trim" mask="0x00000003" name="RC_TTRIM"/>
          <bitfield caption="RC2 Temperature Trim" mask="0x0000000C" name="RC2_TTRIM"/>
          <bitfield caption="RC Frequency Trim 4MHz" mask="0x00000070" name="RC_FTRIM_4MHZ"/>
          <bitfield caption="RC Frequency Trim 8MHz" mask="0x00000380" name="RC_FTRIM_8MHZ"/>
          <bitfield caption="RC Frequency Trim 10MHz" mask="0x00001C00" name="RC_FTRIM_10MHZ"/>
          <bitfield caption="RC Frequency Trim 12MHz" mask="0x0000E000" name="RC_FTRIM_12MHZ"/>
          <bitfield caption="RC2 Frequency Trim 4MHz" mask="0x00070000" name="RC2_FTRIM_4MHZ"/>
          <bitfield caption="RC2 Frequency Trim 8MHz" mask="0x00380000" name="RC2_FTRIM_8MHZ"/>
          <bitfield caption="RC2 Frequency Trim 10MHz" mask="0x01C00000" name="RC2_FTRIM_10MHZ"/>
          <bitfield caption="RC2 Frequency Trim 12MHz" mask="0x0E000000" name="RC2_FTRIM_12MHZ"/>
        </register>
        <register name="USER_WORD_3" offset="0xC" size="4" rw="R" caption="USER Page Word 3. Contains factory setting values, do no override.">
          <bitfield caption="RC Temperature Trim" mask="0x00000003" name="RC_TTRIM"/>
          <bitfield caption="RC2 Temperature Trim" mask="0x0000000C" name="RC2_TTRIM"/>
          <bitfield caption="RC Frequency Trim 4MHz" mask="0x00000070" name="RC_FTRIM_4MHZ"/>
          <bitfield caption="RC Frequency Trim 8MHz" mask="0x00000380" name="RC_FTRIM_8MHZ"/>
          <bitfield caption="RC Frequency Trim 10MHz" mask="0x00001C00" name="RC_FTRIM_10MHZ"/>
          <bitfield caption="RC Frequency Trim 12MHz" mask="0x0000E000" name="RC_FTRIM_12MHZ"/>
          <bitfield caption="RC2 Frequency Trim 4MHz" mask="0x00070000" name="RC2_FTRIM_4MHZ"/>
          <bitfield caption="RC2 Frequency Trim 8MHz" mask="0x00380000" name="RC2_FTRIM_8MHZ"/>
          <bitfield caption="RC2 Frequency Trim 10MHz" mask="0x01C00000" name="RC2_FTRIM_10MHZ"/>
          <bitfield caption="RC2 Frequency Trim 12MHz" mask="0x0E000000" name="RC2_FTRIM_12MHZ"/>
        </register>
      </register-group>
      <value-group caption="Debug interface mode" name="USER_WORD_0__DEBUG_INTF">
        <value caption="JTAG" name="JTAG" value="0x0"/>
        <value caption="SWD" name="SWD" value="0x1"/>
      </value-group>
    </module>
    <module name="LOCKBIT" id="1" version="1">
      <register-group name="LOCKBIT">
        <register caption="Lock Bits" name="LOCKBIT" offset="0x0" rw="RW" size="4">
          <bitfield caption="Lock Region 0" mask="0x00000001" name="LOCK_REGION_0"/>
          <bitfield caption="Lock Region 1" mask="0x00000002" name="LOCK_REGION_1"/>
          <bitfield caption="Lock Region 2" mask="0x00000004" name="LOCK_REGION_2"/>
          <bitfield caption="Lock Region 3" mask="0x00000008" name="LOCK_REGION_3"/>
          <bitfield caption="Lock Region 4" mask="0x00000010" name="LOCK_REGION_4"/>
          <bitfield caption="Lock Region 5" mask="0x00000020" name="LOCK_REGION_5"/>
          <bitfield caption="Lock Region 6" mask="0x00000040" name="LOCK_REGION_6"/>
          <bitfield caption="Lock Region 7" mask="0x00000080" name="LOCK_REGION_7"/>
          <bitfield caption="Lock Region 8" mask="0x00000100" name="LOCK_REGION_8"/>
          <bitfield caption="Lock Region 9" mask="0x00000200" name="LOCK_REGION_9"/>
          <bitfield caption="Lock Region 10" mask="0x00000400" name="LOCK_REGION_10"/>
          <bitfield caption="Lock Region 11" mask="0x00000800" name="LOCK_REGION_11"/>
          <bitfield caption="Lock Region 12" mask="0x00001000" name="LOCK_REGION_12"/>
          <bitfield caption="Lock Region 13" mask="0x00002000" name="LOCK_REGION_13"/>
          <bitfield caption="Lock Region 14" mask="0x00004000" name="LOCK_REGION_14"/>
          <bitfield caption="Lock Region 15" mask="0x00008000" name="LOCK_REGION_15"/>
          <bitfield caption="Lock Region 16" mask="0x00010000" name="LOCK_REGION_16"/>
          <bitfield caption="Lock Region 17" mask="0x00020000" name="LOCK_REGION_17"/>
          <bitfield caption="Lock Region 18" mask="0x00040000" name="LOCK_REGION_18"/>
          <bitfield caption="Lock Region 19" mask="0x00080000" name="LOCK_REGION_19"/>
          <bitfield caption="Lock Region 20" mask="0x00100000" name="LOCK_REGION_20"/>
          <bitfield caption="Lock Region 21" mask="0x00200000" name="LOCK_REGION_21"/>
          <bitfield caption="Lock Region 22" mask="0x00400000" name="LOCK_REGION_22"/>
          <bitfield caption="Lock Region 23" mask="0x00800000" name="LOCK_REGION_23"/>
          <bitfield caption="Lock Region 24" mask="0x01000000" name="LOCK_REGION_24"/>
          <bitfield caption="Lock Region 25" mask="0x02000000" name="LOCK_REGION_25"/>
          <bitfield caption="Lock Region 26" mask="0x04000000" name="LOCK_REGION_26"/>
          <bitfield caption="Lock Region 27" mask="0x08000000" name="LOCK_REGION_27"/>
          <bitfield caption="Lock Region 28" mask="0x10000000" name="LOCK_REGION_28"/>
          <bitfield caption="Lock Region 29" mask="0x20000000" name="LOCK_REGION_29"/>
          <bitfield caption="Lock Region 30" mask="0x40000000" name="LOCK_REGION_30"/>
          <bitfield caption="Lock Region 31" mask="0x80000000" name="LOCK_REGION_31"/>
        </register>
      </register-group>
    </module>
    <module name="SCnSCB" caption="System control not in SCB">
      <register-group name="SCnSCB" caption="System control Register not in SCB">
        <register offset="0x00000004" size="4" name="ICTR" initval="0" rw="R" caption="Interrupt Controller Type Register">
          <bitfield mask="0x0000000f" name="INTLINESNUM" caption="Total number of interrupt lines supported by an implementation, defined in groups of 32"/>
        </register>
        <register offset="0x00000008" size="4" name="ACTLR" initval="0" caption="Auxiliary Control Register">
          <bitfield mask="0x00000004" name="DISFOLD" caption="Disables folding of IT instructions"/>
          <bitfield mask="0x00000400" name="FPEXCODIS" caption="Disables FPU exception outputs"/>
          <bitfield mask="0x00000800" name="DISRAMODE" caption="Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions"/>
          <bitfield mask="0x00001000" name="DISITMATBFLUSH" caption="Disables ITM and DWT ATB flush"/>
          <bitfield mask="0x00002000" name="DISBTACREAD"/>
          <bitfield mask="0x00004000" name="DISBTACALLOC"/>
          <bitfield mask="0x00008000" name="DISCRITAXIRUR"/>
          <bitfield mask="0x001f0000" name="DISDI"/>
          <bitfield mask="0x03e00000" name="DISISSCH1"/>
          <bitfield mask="0x04000000" name="DISDYNADD" caption="Disables dynamic allocation of ADD and SUB instructions"/>
          <bitfield mask="0x08000000" name="DISCRITAXIRUW" caption="Disable critical AXI read-under-write"/>
          <bitfield mask="0x10000000" name="DISFPUISSOPT" caption="Disables dynamic allocation of ADD and SUB instructions"/>
        </register>
      </register-group>
    </module>
    <module name="SCB" oldname="SystemControl" caption="System Control Block">
      <register-group name="SCB" caption="System Control Block Registers">
        <register offset="0x00000000" size="4" name="CPUID" initval="0x411FC271" rw="R" caption="CPUID Base Register">
          <bitfield mask="0x0000000f" name="REVISION" caption="Indicates patch release: 0x0 = Patch 0"/>
          <bitfield mask="0x0000fff0" name="PARTNO" caption="Indicates part number"/>
          <bitfield mask="0x000f0000" name="ARCHITECTURE" caption="Indicates architecture. Reads as 0xF"/>
          <bitfield mask="0x00f00000" name="VARIANT" caption="Indicates processor revision: 0x2 = Revision 2"/>
          <bitfield mask="0xff000000" name="IMPLEMENTER" caption="Implementer code"/>
        </register>
        <register offset="0x00000004" size="4" name="ICSR" initval="0" caption="Interrupt Control and State Register">
          <bitfield mask="0x000001ff" name="VECTACTIVE" caption="Active exception number"/>
          <bitfield mask="0x00000800" name="RETTOBASE" values="RETTOBASE" caption="Indicates whether there is an active exception other than the exception indicated by the current value of the IPSR"/>
          <bitfield mask="0x0003f000" name="VECTPENDING" caption="Exception number of the highest priority pending enabled exception"/>
          <bitfield mask="0x00400000" name="ISRPENDING" caption="Is external interrupt, generated by the NVIC, pending"/>
          <bitfield mask="0x00800000" name="ISRPREEMPT" values="ISRPREEMPT" caption="Indicates whether a pending exception will be serviced on exit from debug halt state"/>
          <bitfield mask="0x02000000" name="PENDSTCLR" values="PENDSTCLR" caption="Removes the pending status of the SysTick exception"/>
          <bitfield mask="0x04000000" name="PENDSTSET" values="PENDSTSET" caption="Sets the SysTick exception as pending, or reads the current state of the exception"/>
          <bitfield mask="0x08000000" name="PENDSVCLR" values="PENDSVCLR" caption="Removes the pending status of the PendSV exception"/>
          <bitfield mask="0x10000000" name="PENDSVSET" values="PENDSVSET" caption="Sets the PendSV exception as pending, or reads the current state of the exception"/>
          <bitfield mask="0x80000000" name="NMIPENDSET" values="NMIPENDSET" caption="Makes the NMI exception active, or reads the state of the exception"/>
        </register>
        <register offset="0x00000008" size="4" name="VTOR" initval="0" caption="Vector Table Offset Register">
          <bitfield mask="0xffffff80" name="TBLOFF" caption="Bits[31:7] of the vector table address"/>
        </register>
        <register offset="0x0000000c" size="4" name="AIRCR" initval="0" caption="Application Interrupt and Reset Control Register">
          <bitfield mask="0x00000001" name="VECTRESET" caption="Writing 1 to this bit causes a local system reset"/>
          <bitfield mask="0x00000002" name="VECTCLRACTIVE" caption="Clears all active state information for fixed and configurable exceptions"/>
          <bitfield mask="0x00000004" name="SYSRESETREQ" values="SYSRESETREQ" caption="System Reset Request"/>
          <bitfield mask="0x00000700" name="PRIGROUP" caption="Interrupt priority grouping field. This field determines the split of group priority from subpriority."/>
          <bitfield mask="0x00008000" name="ENDIANNESS" values="ENDIANNESS" caption="Memory system endianness"/>
          <bitfield mask="0xffff0000" name="VECTKEY" caption="Vector key"/>
        </register>
        <register offset="0x00000010" size="4" name="SCR" initval="0" caption="System Control Register">
          <bitfield mask="0x00000002" name="SLEEPONEXIT" values="SLEEPONEXIT" caption="Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state"/>
          <bitfield mask="0x00000004" name="SLEEPDEEP" values="SLEEPDEEP" caption="Provides a qualifying hint indicating that waking from sleep might take longer"/>
          <bitfield mask="0x00000010" name="SEVONPEND" values="SEVONPEND" caption="Determines whether an interrupt transition from inactive state to pending state is a wakeup event"/>
        </register>
        <register offset="0x00000014" size="4" name="CCR" initval="0" caption="Configuration and Control Register">
          <bitfield mask="0x00000001" name="NONBASETHRDENA" values="NONBASETHRDENA" caption="Controls whether the processor can enter Thread mode with exceptions active"/>
          <bitfield mask="0x00000002" name="USERSETMPEND" values="USERSETMPEND" caption="Enables unprivileged software access to the STIR"/>
          <bitfield mask="0x00000008" name="UNALIGN_TRP" values="UNALIGN_TRP" caption="Enables unaligned access traps"/>
          <bitfield mask="0x00000010" name="DIV_0_TRP" values="DIV_0_TRP" caption="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"/>
          <bitfield mask="0x00000100" name="BFHFNMIGN" values="BFHFNMIGN" caption="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."/>
          <bitfield mask="0x00000200" name="STKALIGN" values="STKALIGN" caption="Indicates stack alignment on exception entry"/>
          <bitfield mask="0x00010000" name="DC" caption="Cache enable bit"/>
          <bitfield mask="0x00020000" name="IC" caption="Instruction cache enable bi"/>
          <bitfield mask="0x00040000" name="BP" caption="Branch prediction enable bi"/>
        </register>
        <register offset="0x00000018" size="4" name="SHPR1" initval="0" caption="System Handler Priority Register 1">
          <bitfield mask="0x000000ff" name="PRI_4" caption="Priority of system handler 4, MemManage"/>
          <bitfield mask="0x0000ff00" name="PRI_5" caption="Priority of system handler 5, BusFault"/>
          <bitfield mask="0x00ff0000" name="PRI_6" caption="Priority of system handler 6, UsageFault"/>
        </register>
        <register offset="0x0000001c" size="4" name="SHPR2" initval="0" caption="System Handler Priority Register 2">
          <bitfield mask="0xff000000" name="PRI_11" caption="Priority of system handler 11, SVCall"/>
        </register>
        <register offset="0x00000020" size="4" name="SHPR3" initval="0" caption="System Handler Priority Register 3">
          <bitfield mask="0x000000ff" name="PRI_12" caption="Priority of system handler 12, SysTick"/>
          <bitfield mask="0x00ff0000" name="PRI_14" caption="Priority of system handler 14, PendSV"/>
          <bitfield mask="0xff000000" name="PRI_15" caption="Priority of system handler 15, SysTick exception"/>
        </register>
        <register offset="0x00000024" size="4" name="SHCSR" initval="0" caption="System Handler Control and State Register">
          <bitfield mask="0x00000001" name="MEMFAULTACT" values="MEMFAULTACT"/>
          <bitfield mask="0x00000002" name="BUSFAULTACT" values="BUSFAULTACT"/>
          <bitfield mask="0x00000008" name="USGFAULTACT" values="USGFAULTACT"/>
          <bitfield mask="0x00000080" name="SVCALLACT" values="SVCALLACT"/>
          <bitfield mask="0x00000100" name="MONITORACT" values="MONITORACT"/>
          <bitfield mask="0x00000400" name="PENDSVACT" values="PENDSVACT"/>
          <bitfield mask="0x00000800" name="SYSTICKACT" values="SYSTICKACT"/>
          <bitfield mask="0x00001000" name="USGFAULTPENDED" values="USGFAULTPENDED"/>
          <bitfield mask="0x00002000" name="MEMFAULTPENDED" values="MEMFAULTPENDED"/>
          <bitfield mask="0x00004000" name="BUSFAULTPENDED" values="BUSFAULTPENDED"/>
          <bitfield mask="0x00008000" name="SVCALLPENDED" values="SVCALLPENDED"/>
          <bitfield mask="0x00010000" name="MEMFAULTENA" values="MEMFAULTENA"/>
          <bitfield mask="0x00020000" name="BUSFAULTENA" values="BUSFAULTENA"/>
          <bitfield mask="0x00040000" name="USGFAULTENA" values="USGFAULTENA"/>
        </register>
        <register offset="0x00000028" size="4" name="CFSR" initval="0" caption="Configurable Fault Status Registers">
          <bitfield mask="0x00000001" name="IACCVIOL" values="IACCVIOL"/>
          <bitfield mask="0x00000002" name="DACCVIOL" values="DACCVIOL"/>
          <bitfield mask="0x00000008" name="MUNSTKERR" values="MUNSTKERR"/>
          <bitfield mask="0x00000010" name="MSTKERR" values="MSTKERR"/>
          <bitfield mask="0x00000020" name="MLSPERR" values="MLSPERR"/>
          <bitfield mask="0x00000080" name="MMARVALID" values="MMARVALID"/>
          <bitfield mask="0x00000100" name="IBUSERR" values="IBUSERR"/>
          <bitfield mask="0x00000200" name="PRECISERR" values="PRECISERR"/>
          <bitfield mask="0x00000400" name="IMPRECISERR" values="IMPRECISERR"/>
          <bitfield mask="0x00000800" name="UNSTKERR" values="UNSTKERR"/>
          <bitfield mask="0x00001000" name="STKERR" values="STKERR"/>
          <bitfield mask="0x00002000" name="LSPERR" values="LSPERR"/>
          <bitfield mask="0x00008000" name="BFARVALID" values="BFARVALID"/>
          <bitfield mask="0x00010000" name="UNDEFINSTR" values="UNDEFINSTR"/>
          <bitfield mask="0x00020000" name="INVSTATE" values="INVSTATE"/>
          <bitfield mask="0x00040000" name="INVPC" values="INVPC"/>
          <bitfield mask="0x00080000" name="NOCP" values="NOCP"/>
          <bitfield mask="0x01000000" name="UNALIGNED" values="UNALIGNED"/>
          <bitfield mask="0x02000000" name="DIVBYZERO" values="DIVBYZERO"/>
        </register>
        <register offset="0x0000002c" size="4" name="HFSR" initval="0" caption="HardFault Status register">
          <bitfield mask="0x00000002" name="VECTTBL" values="VECTTBL" caption="Indicates when a fault has occurred because of a vector table read error on exception processing"/>
          <bitfield mask="0x40000000" name="FORCED" values="FORCED" caption="Indicates that a fault with configurable priority has been escalated to a HardFault exception"/>
          <bitfield mask="0x80000000" name="DEBUGEVT" caption="Indicates when a Debug event has occurred"/>
        </register>
        <register offset="0x00000030" size="4" name="DFSR" initval="0" caption="Debug Fault Status Register">
          <bitfield mask="0x00000001" name="HALTED" values="HALTED" caption="debug event generated by"/>
          <bitfield mask="0x00000002" name="BKPT" values="BKPT" caption="debug event generated by BKPT instruction execution or a breakpoint match in FPB"/>
          <bitfield mask="0x00000004" name="DWTTRAP" values="DWTTRAP" caption="debug event generated by the DWT"/>
          <bitfield mask="0x00000008" name="VCATCH" values="VCATCH" caption="triggering of a Vector catch"/>
          <bitfield mask="0x00000010" name="EXTERNAL" values="EXTERNAL" caption="debug event generated because of the assertion of an external debug request"/>
        </register>
        <register offset="0x00000034" size="4" name="MMFAR" initval="0" caption="MemManage Fault Address Register">
          <bitfield mask="0xffffffff" name="ADDRESS" caption="Data address for an MPU fault"/>
        </register>
        <register offset="0x00000038" size="4" name="BFAR" initval="0" caption="BusFault Address Register">
          <bitfield mask="0xffffffff" name="ADDRESS" caption="Data address for a precise bus fault"/>
        </register>
        <register offset="0x0000003C" size="4" name="AFSR" initval="0" caption="Auxiliary Fault Status Register">
            </register>
        <register offset="0x00000078" size="4" name="CLIDR" initval="0x09000003" rw="R" caption="Cache Level ID Register">
          <bitfield mask="0x07000000" name="LoC" values="LOCLOU" caption="Level of Coherency"/>
          <bitfield mask="0x38000000" name="LoU" values="LOCLOU" caption="Level of Unification"/>
        </register>
        <register offset="0x0000007c" size="4" name="CTR" initval="0x8303C003" rw="R" caption="Cache Type Register">
          <bitfield mask="0x0000000f" name="IMINLINE" caption="Smallest cache line of all the instruction caches under the control of the processor"/>
          <bitfield mask="0x000f0000" name="DMINLINE" caption="Smallest cache line of all the data and unified caches under the core control"/>
          <bitfield mask="0x00f00000" name="ERG" caption="Exclusives Reservation Granule"/>
          <bitfield mask="0x0f000000" name="CWG" caption="Cache Writeback Granule"/>
          <bitfield mask="0xe0000000" name="FORMAT" caption="Register format"/>
        </register>
        <register offset="0x00000080" size="4" name="CCSIDR" initval="0" rw="R" caption="Cache Size ID Register">
          <bitfield mask="0x00000007" name="LineSize" caption="number of words in each cache line"/>
          <bitfield mask="0x00000ff8" name="Associativity" caption="number of ways"/>
          <bitfield mask="0x0ffff000" name="NumSets" caption="number of sets"/>
          <bitfield mask="0x10000000" name="WA" caption="Write allocation support"/>
          <bitfield mask="0x20000000" name="RA" caption="Read allocation support"/>
          <bitfield mask="0x40000000" name="WB" caption="Write-Back support"/>
          <bitfield mask="0x80000000" name="WT" caption="Write-Through support"/>
        </register>
        <register offset="0x00000084" size="4" name="CSSELR" initval="0" caption="Cache Size Selection Register">
          <bitfield mask="0x00000001" name="IND" values="CSSELR_IND" caption="selection of instruction or data cache"/>
          <bitfield mask="0x0000000e" name="LEVEL" caption="cache level selected"/>
        </register>
        <register offset="0x00000088" size="4" name="CPACR" initval="0" caption="Coprocessor Access Control Register">
          <bitfield mask="0x00300000" name="CP10" caption="Access privileges for coprocessor 10."/>
          <bitfield mask="0x00C00000" name="CP11" caption="Access privileges for coprocessor 11."/>
        </register>
        <register offset="0x00000150" size="4" name="ICIALLU" rw="W" caption="I-cache invalidate all to PoU"/>
        <register offset="0x00000158" size="4" name="ICIMVAU" rw="W" caption="I-cache invalidate by MVA to PoU"/>
        <register offset="0x0000015c" size="4" name="DCIMVAC" rw="W" caption="D-cache invalidate by MVA to PoC"/>
        <register offset="0x00000160" size="4" name="DCISW" rw="W" caption="D-cache invalidate by set-way"/>
        <register offset="0x00000164" size="4" name="DCCMVAU" rw="W" caption="D-cache clean by MVA to PoU"/>
        <register offset="0x000000168" size="4" name="DCCMVAC" rw="W" caption="D-cache clean by MVA to PoC"/>
        <register offset="0x0000016c" size="4" name="DCCSW" rw="W" caption="D-cache clean by set-way"/>
        <register offset="0x00000170" size="4" name="DCCIMVAC" rw="W" caption="D-cache clean and invalidate by MVA to PoC"/>
        <register offset="0x00000174" size="4" name="DCCISW" rw="W" caption="D-cache clean and invalidate by set-way"/>
        <register offset="0x00000178" size="4" name="BPIALL" rw="W" caption="Branch predictor invalidate all"/>
        <register offset="0x00000200" size="4" name="STIR" initval="0" rw="W" caption="Software Trigger Interrupt Register">
          <bitfield mask="0x000001ff" name="INTID" caption="Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3."/>
        </register>
        <register offset="0x00000240" size="4" name="MVFR0" initval="0x10110021" rw="R" caption="Media and VFP Feature Register 0">
            </register>
        <register offset="0x00000244" size="4" name="MVFR1" initval="0x10110021" rw="R" caption="Media and VFP Feature Register 1">
            </register>
        <register offset="0x00000248" size="4" name="MVFR2" initval="0x10110021" rw="R" caption="Media and VFP Feature Register 2">
            </register>
      </register-group>
      <value-group name="RETTOBASE">
        <value value="0" name="VALUE_0" caption="there are preempted active exceptions to execute"/>
        <value value="1" name="VALUE_1" caption="there are no active exceptions, or the currently-executing exception is the only active exception"/>
      </value-group>
      <value-group name="ISRPREEMPT">
        <value value="0" name="VALUE_0" caption="Will not service"/>
        <value value="1" name="VALUE_1" caption="Will service a pending exception"/>
      </value-group>
      <value-group name="PENDSTCLR">
        <value value="0" name="VALUE_0" caption="no effect"/>
        <value value="1" name="VALUE_1" caption="removes the pending state from the SysTick exception"/>
      </value-group>
      <value-group name="PENDSTSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: SysTick exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes SysTick exception state to pending; read: SysTick exception is pending"/>
      </value-group>
      <value-group name="PENDSVCLR">
        <value value="0" name="VALUE_0" caption="no effect"/>
        <value value="1" name="VALUE_1" caption="removes the pending state from the PendSV exception"/>
      </value-group>
      <value-group name="PENDSVSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: PendSV exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes PendSV exception state to pending; read: PendSV exception is pending"/>
      </value-group>
      <value-group name="NMIPENDSET">
        <value value="0" name="VALUE_0" caption="write: no effect; read: NMI exception is not pending"/>
        <value value="1" name="VALUE_1" caption="write: changes NMI exception state to pending; read: NMI exception is pending"/>
      </value-group>
      <value-group name="SYSRESETREQ">
        <value value="0" name="VALUE_0" caption="no system reset request"/>
        <value value="1" name="VALUE_1" caption="asserts a signal to the outer system that requests a reset"/>
      </value-group>
      <value-group name="ENDIANNESS">
        <value value="0" name="VALUE_0" caption="Little-endian"/>
        <value value="1" name="VALUE_1" caption="Big-endian"/>
      </value-group>
      <value-group name="SLEEPONEXIT">
        <value value="0" name="VALUE_0" caption="o not sleep when returning to Thread mode"/>
        <value value="1" name="VALUE_1" caption="enter sleep, or deep sleep, on return from an ISR"/>
      </value-group>
      <value-group name="SLEEPDEEP">
        <value value="0" name="VALUE_0" caption="sleep"/>
        <value value="1" name="VALUE_1" caption="deep sleep"/>
      </value-group>
      <value-group name="SEVONPEND">
        <value value="0" name="VALUE_0" caption="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded"/>
        <value value="1" name="VALUE_1" caption="enabled events and all interrupts, including disabled interrupts, can wakeup the processor"/>
      </value-group>
      <value-group name="NONBASETHRDENA">
        <value value="0" name="VALUE_0" caption="processor can enter Thread mode only when no exception is active"/>
        <value value="1" name="VALUE_1" caption="processor can enter Thread mode from any level under the control of an EXC_RETURN value"/>
      </value-group>
      <value-group name="USERSETMPEND">
        <value value="0" name="VALUE_0" caption="disable"/>
        <value value="1" name="VALUE_1" caption="enable"/>
      </value-group>
      <value-group name="UNALIGN_TRP">
        <value value="0" name="VALUE_0" caption="do not trap unaligned halfword and word accesses"/>
        <value value="1" name="VALUE_1" caption="trap unaligned halfword and word accesses"/>
      </value-group>
      <value-group name="DIV_0_TRP">
        <value value="0" name="VALUE_0" caption="do not trap divide by 0"/>
        <value value="1" name="VALUE_1" caption="trap divide by 0"/>
      </value-group>
      <value-group name="BFHFNMIGN">
        <value value="0" name="VALUE_0" caption="data bus faults caused by load and store instructions cause a lock-up"/>
        <value value="1" name="VALUE_1" caption="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions"/>
      </value-group>
      <value-group name="STKALIGN">
        <value value="0" name="VALUE_0" caption="4-byte aligned"/>
        <value value="1" name="VALUE_1" caption="8-byte aligned"/>
      </value-group>
      <value-group name="MEMFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="BUSFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="USGFAULTACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="SVCALLACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="MONITORACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="PENDSVACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="SYSTICKACT">
        <value value="0" name="VALUE_0" caption="exception is not active"/>
        <value value="1" name="VALUE_1" caption="exception is active"/>
      </value-group>
      <value-group name="USGFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="MEMFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="BUSFAULTPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="SVCALLPENDED">
        <value value="0" name="VALUE_0" caption="exception is not pending"/>
        <value value="1" name="VALUE_1" caption="exception is pending"/>
      </value-group>
      <value-group name="MEMFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="BUSFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="USGFAULTENA">
        <value value="0" name="VALUE_0" caption="disable the exception"/>
        <value value="1" name="VALUE_1" caption="enable the exception"/>
      </value-group>
      <value-group name="IACCVIOL">
        <value value="0" name="VALUE_0" caption="no instruction access violation fault"/>
        <value value="1" name="VALUE_1" caption="the processor attempted an instruction fetch from a location that does not permit execution"/>
      </value-group>
      <value-group name="DACCVIOL">
        <value value="0" name="VALUE_0" caption="no data access violation fault"/>
        <value value="1" name="VALUE_1" caption="the processor attempted a load or store at a location that does not permit the operation"/>
      </value-group>
      <value-group name="MUNSTKERR">
        <value value="0" name="VALUE_0" caption="no unstacking fault"/>
        <value value="1" name="VALUE_1" caption="unstack for an exception return has caused one or more access violations"/>
      </value-group>
      <value-group name="MSTKERR">
        <value value="0" name="VALUE_0" caption="no stacking fault"/>
        <value value="1" name="VALUE_1" caption="stacking for an exception entry has caused one or more access violations"/>
      </value-group>
      <value-group name="MLSPERR">
        <value value="0" name="VALUE_0" caption="No MemManage fault occurred during floating-point lazy state preservation"/>
        <value value="1" name="VALUE_1" caption="A MemManage fault occurred during floating-point lazy state preservation"/>
      </value-group>
      <value-group name="MMARVALID">
        <value value="0" name="VALUE_0" caption="value in MMAR is not a valid fault address"/>
        <value value="1" name="VALUE_1" caption="MMAR holds a valid fault address"/>
      </value-group>
      <value-group name="IBUSERR">
        <value value="0" name="VALUE_0" caption="no instruction bus error"/>
        <value value="1" name="VALUE_1" caption="instruction bus error"/>
      </value-group>
      <value-group name="PRECISERR">
        <value value="0" name="VALUE_0" caption="no precise data bus error"/>
        <value value="1" name="VALUE_1" caption="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault"/>
      </value-group>
      <value-group name="IMPRECISERR">
        <value value="0" name="VALUE_0" caption="no imprecise data bus error"/>
        <value value="1" name="VALUE_1" caption="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error"/>
      </value-group>
      <value-group name="UNSTKERR">
        <value value="0" name="VALUE_0" caption="no unstacking fault"/>
        <value value="1" name="VALUE_1" caption="unstack for an exception return has caused one or more BusFaults"/>
      </value-group>
      <value-group name="STKERR">
        <value value="0" name="VALUE_0" caption="no stacking fault"/>
        <value value="1" name="VALUE_1" caption="stacking for an exception entry has caused one or more BusFaults"/>
      </value-group>
      <value-group name="LSPERR">
        <value value="0" name="VALUE_0" caption="No bus fault occurred during floating-point lazy state preservation"/>
        <value value="1" name="VALUE_1" caption="A bus fault occurred during floating-point lazy state preservation"/>
      </value-group>
      <value-group name="BFARVALID">
        <value value="0" name="VALUE_0" caption="value in BFAR is not a valid fault address"/>
        <value value="1" name="VALUE_1" caption="BFAR holds a valid fault address"/>
      </value-group>
      <value-group name="UNDEFINSTR">
        <value value="0" name="VALUE_0" caption="no undefined instruction UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to execute an undefined instruction"/>
      </value-group>
      <value-group name="INVSTATE">
        <value value="0" name="VALUE_0" caption="no invalid state UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to execute an instruction that makes illegal use of the EPSR"/>
      </value-group>
      <value-group name="INVPC">
        <value value="0" name="VALUE_0" caption="no invalid PC load UsageFault"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted an illegal load of EXC_RETURN to the PC"/>
      </value-group>
      <value-group name="NOCP">
        <value value="0" name="VALUE_0" caption="no UsageFault caused by attempting to access a coprocessor"/>
        <value value="1" name="VALUE_1" caption="the processor has attempted to access a coprocessor"/>
      </value-group>
      <value-group name="UNALIGNED">
        <value value="0" name="VALUE_0" caption="no unaligned access fault, or unaligned access trapping not enabled"/>
        <value value="1" name="VALUE_1" caption="the processor has made an unaligned memory access"/>
      </value-group>
      <value-group name="DIVBYZERO">
        <value value="0" name="VALUE_0" caption="no divide by zero fault, or divide by zero trapping not enabled"/>
        <value value="1" name="VALUE_1" caption="the processor has executed an SDIV or UDIV instruction with a divisor of 0"/>
      </value-group>
      <value-group name="VECTTBL">
        <value value="0" name="VALUE_0" caption="no BusFault on vector table read"/>
        <value value="1" name="VALUE_1" caption="BusFault on vector table read"/>
      </value-group>
      <value-group name="FORCED">
        <value value="0" name="VALUE_0" caption="no forced HardFault"/>
        <value value="1" name="VALUE_1" caption="forced HardFault"/>
      </value-group>
      <value-group name="HALTED">
        <value value="0" name="VALUE_0" caption="No active halt request debug event"/>
        <value value="1" name="VALUE_1" caption="Halt request debug event active"/>
      </value-group>
      <value-group name="BKPT">
        <value value="0" name="VALUE_0" caption="No current breakpoint debug event"/>
        <value value="1" name="VALUE_1" caption="At least one current breakpoint debug event"/>
      </value-group>
      <value-group name="DWTTRAP">
        <value value="0" name="VALUE_0" caption="No current debug events generated by the DWT"/>
        <value value="1" name="VALUE_1" caption="At least one current debug event generated by the DWT"/>
      </value-group>
      <value-group name="VCATCH">
        <value value="0" name="VALUE_0" caption="No Vector catch triggered"/>
        <value value="1" name="VALUE_1" caption="Vector catch triggered"/>
      </value-group>
      <value-group name="EXTERNAL">
        <value value="0" name="VALUE_0" caption="No EDBGRQ debug event"/>
        <value value="1" name="VALUE_1" caption="EDBGRQ debug event"/>
      </value-group>
      <value-group name="LOCLOU">
        <value value="0" name="LEVEL_1" caption="if neither instruction nor data cache is implemented"/>
        <value value="1" name="LEVEL_2" caption="if either cache is implemented"/>
      </value-group>
      <value-group name="CSSELR_IND">
        <value value="0" name="DATA" caption="Data cache"/>
        <value value="1" name="INSTRUCTION" caption="Instruction cache"/>
      </value-group>
    </module>
    <module name="SysTick" caption="System timer">
      <register-group name="SysTick" caption="System timer Registers">
        <register offset="0x00000000" size="4" name="CSR" initval="0x4" caption="Control and Status Register">
          <bitfield mask="0x00000001" name="ENABLE" values="ENABLE" caption="Enables the counter"/>
          <bitfield mask="0x00000002" name="TICKINT" values="TICKINT" caption="Enables SysTick exception request"/>
          <bitfield mask="0x00000004" name="CLKSOURCE" values="CLKSOURCE" caption="Indicates the clock source"/>
          <bitfield mask="0x00010000" name="COUNTFLAG" caption="Returns 1 if timer counted to 0 since last time this was read"/>
        </register>
        <register offset="0x00000004" size="4" name="RVR" initval="0" caption="Reload Value Register">
          <bitfield mask="0x00ffffff" name="RELOAD" caption="Value to load into the SysTick Current Value Register when the counter reaches 0"/>
        </register>
        <register offset="0x00000008" size="4" name="CVR" initval="0" caption="Current Value Register">
          <bitfield mask="0x00ffffff" name="CURRENT" caption="Current value at the time the register is accessed"/>
        </register>
        <register offset="0x0000000c" size="4" name="CALIB" initval="0" rw="R" caption="Calibration Value Register">
          <bitfield mask="0x00ffffff" name="TENMS" caption="Reload value to use for 10ms timing"/>
          <bitfield mask="0x40000000" name="SKEW" values="SKEW" caption="Indicates whether the TENMS value is exact"/>
          <bitfield mask="0x80000000" name="NOREF" values="NOREF" caption="Indicates whether the device provides a reference clock to the processor"/>
        </register>
      </register-group>
      <value-group name="ENABLE">
        <value value="0" name="VALUE_0" caption="counter disabled"/>
        <value value="1" name="VALUE_1" caption="counter enabled"/>
      </value-group>
      <value-group name="TICKINT">
        <value value="0" name="VALUE_0" caption="counting down to 0 does not assert the SysTick exception request"/>
        <value value="1" name="VALUE_1" caption="counting down to 0 asserts the SysTick exception request"/>
      </value-group>
      <value-group name="CLKSOURCE">
        <value value="0" name="VALUE_0" caption="external clock"/>
        <value value="1" name="VALUE_1" caption="processor clock"/>
      </value-group>
      <value-group name="SKEW">
        <value value="0" name="VALUE_0" caption="10ms calibration value is exact"/>
        <value value="1" name="VALUE_1" caption="10ms calibration value is inexact, because of the clock frequency"/>
      </value-group>
      <value-group name="NOREF">
        <value value="0" name="VALUE_0" caption="The reference clock is provided"/>
        <value value="1" name="VALUE_1" caption="The reference clock is not provided"/>
      </value-group>
    </module>
    <module name="NVIC" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register offset="0x00000000" size="4" name="ISER" count="8" initval="0" caption="Interrupt Set Enable Register n">
          <bitfield mask="0xffffffff" name="SETENA" caption="Interrupt set enable bits"/>
        </register>
        <register offset="0x00000080" size="4" name="ICER" count="8" initval="0" caption="Interrupt Clear Enable Register n">
          <bitfield mask="0xffffffff" name="CLRENA" caption="Interrupt clear-enable bits"/>
        </register>
        <register offset="0x00000100" size="4" name="ISPR" count="8" initval="0" caption="Interrupt Set Pending Register n">
          <bitfield mask="0xffffffff" name="SETPEND" caption="Interrupt set-pending bits"/>
        </register>
        <register offset="0x00000180" size="4" name="ICPR" count="8" initval="0" caption="Interrupt Clear Pending Register n">
          <bitfield mask="0xffffffff" name="CLRPEND" caption="Interrupt clear-pending bits"/>
        </register>
        <register offset="0x00000200" size="4" name="IABR" count="8" initval="0" caption="Interrupt Active bit Register n">
          <bitfield mask="0xffffffff" name="ACTIVE" caption="Interrupt active flags"/>
        </register>
        <register offset="0x00000300" size="1" name="IP" count="240" initval="0" caption="Interrupt Priority Register (8Bit wide) n">
          <bitfield mask="0x000000ff" name="PRI0" caption="Priority of interrupt 0"/>
        </register>
        <register offset="0x00000e00" size="4" name="STIR" initval="0" rw="W" caption="Software Trigger Interrupt Register">
          <bitfield mask="0x000001ff" name="INTID" caption="Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3."/>
        </register>
      </register-group>
    </module>
    <module name="MPU" caption="Memory Protection Unit">
      <register-group name="MPU" caption="Memory Protection Unit Registers">
        <register offset="0x00000000" size="4" name="TYPE" initval="0x00001000" caption="MPU Type Register">
          <bitfield mask="0x00000001" name="SEPARATE" caption="Indicates support for unified or separate instruction and date memory maps."/>
          <bitfield mask="0x0000FF00" name="DREGION" caption="Indicates the number of supported MPU instruction regions."/>
          <bitfield mask="0x00FF0000" name="IREGION" caption="Indicates the number of supported MPU data regions."/>
        </register>
        <register offset="0x00000004" size="4" name="CTRL" initval="0x00000000" caption="MPU Control Register">
          <bitfield mask="0x00000001" name="ENABLE" caption="Enables the MPU"/>
          <bitfield mask="0x00000002" name="HFNMIENA" caption="Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers."/>
          <bitfield mask="0x00000004" name="PRIVDEFENA" caption="Enables privileged software access to the default memory map."/>
        </register>
        <register offset="0x00000008" size="4" name="RNR" caption="MPU Region Number Register">
          <bitfield mask="0x000000FF" name="REGION" caption="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers."/>
        </register>
        <register offset="0x0000000C" size="4" name="RBAR" caption="MPU Region Base Address Register">
          <bitfield mask="0x0000000F" name="REGION" caption="MPU region field."/>
          <bitfield mask="0x00000010" name="VALID" caption="MPU Region Number valid bit."/>
          <bitfield mask="0xFFFFFFE0" name="ADDR" caption="Region base address field."/>
        </register>
        <register offset="0x00000010" size="4" name="RASR" caption="MPU Region Attribute and Size Register">
          <bitfield mask="0x00000001" name="ENABLE" caption="Region enable bit."/>
          <bitfield mask="0x0000003E" name="SIZE" caption="Specifies the size of the MPU protection region."/>
          <bitfield mask="0x0000FF00" name="SRD" caption="Subregion disable bits."/>
          <bitfield mask="0x00010000" name="B" caption="MPU access permission attributes."/>
          <bitfield mask="0x00020000" name="C" caption="MPU access permission attributes."/>
          <bitfield mask="0x00040000" name="S" caption="Shareable bit."/>
          <bitfield mask="0x00380000" name="TEX" caption="MPU access permission attributes."/>
          <bitfield mask="0x07000000" name="AP" caption="Access permission field."/>
          <bitfield mask="0x10000000" name="XN" caption="Instruction access disable bit."/>
        </register>
        <register offset="0x00000014" size="4" name="RBAR_A1" caption="MPU Alias 1 Region Base Address Register"/>
        <register offset="0x00000018" size="4" name="RASR_A1" caption="MPU Alias 1 Region Attribute and Size Register"/>
        <register offset="0x0000001c" size="4" name="RBAR_A2" caption="MPU Alias 2 Region Base Address Register"/>
        <register offset="0x00000020" size="4" name="RASR_A2" caption="MPU Alias 2 Region Attribute and Size Register"/>
        <register offset="0x00000024" size="4" name="RBAR_A3" caption="MPU Alias 3 Region Base Address Register"/>
        <register offset="0x00000028" size="4" name="RASR_A3" caption="MPU Alias 3 Region Attribute and Size Register"/>
      </register-group>
    </module>
    <module name="FPU" caption="Floating Point Unit">
      <register-group name="FPU" caption="Floating Point Unit Registers">
        <register offset="0x00000004" size="4" name="FPCCR" initval="0xC0000000" caption="Floating-point Context Control Register">
          <bitfield mask="0x00000001" name="LSPACT" caption="Lazy state preservation is active. Floating-point stack frame has been allocated but saving state to it has been deferred."/>
          <bitfield mask="0x00000002" name="USER" caption="Privilege level was user when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000008" name="THREAD" caption="Mode was Thread Mode when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000010" name="HFRDY" caption="Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000020" name="MMRDY" caption="MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000040" name="BFRDY" caption="BusFault is enabled and priority permitted setting the BusFault handler to the pending state when the floating-point stack frame was allocated."/>
          <bitfield mask="0x00000100" name="MONRDY" caption="DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated."/>
          <bitfield mask="0x40000000" name="LSPEN" caption="Enable automatic lazy state preservation for floating-point context."/>
          <bitfield mask="0x80000000" name="ASPEN" caption="Enables CONTROL.FPCA setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit."/>
        </register>
        <register offset="0x00000008" size="4" name="FPCAR" caption="Floating-point Context Address Register">
          <bitfield mask="0xFFFFFFF8" name="ADDRESS" caption="The location of the unpopulated floating-point register space allocated on an exception stack frame."/>
        </register>
        <register offset="0x0000000C" size="4" name="FPDSCR" initval="0x00000000" caption="Floating-point Default Status Control Register">
          <bitfield mask="0x00C00000" name="RMode" caption="Default value for FPSCR.RMode."/>
          <bitfield mask="0x01000000" name="FZ" caption="Default value for FPSCR.FZ."/>
          <bitfield mask="0x02000000" name="DN" caption="Default value for FPSCR.DN."/>
          <bitfield mask="0x04000000" name="AHP" caption="Default value for FPSCR.AHP."/>
        </register>
        <register offset="0x00000010" size="4" name="MVFR0" initval="0x10110021" rw="R" caption="Media and VFP Feature Register 0">
          <bitfield mask="0x0000000F" name="A_SIMD_registers" caption="Indicates the size of the FP register bank"/>
          <bitfield mask="0x000000F0" name="Single_precision" caption="Indicates the hardware support for FP single-precision operations"/>
          <bitfield mask="0x00000F00" name="Double_precision" caption="Indicates the hardware support for FP double-precision operations"/>
          <bitfield mask="0x0000F000" name="FP_excep_trapping" caption="Indicates whether the FP hardware implementation supports exception trapping"/>
          <bitfield mask="0x000F0000" name="Divide" caption="Indicates the hardware support for FP divide operations"/>
          <bitfield mask="0x00F00000" name="Square_root" caption="Indicates the hardware support for FP square root operations"/>
          <bitfield mask="0x0F000000" name="Short_vectors" caption="Indicates the hardware support for FP short vectors"/>
          <bitfield mask="0xF0000000" name="FP_rounding_modes" caption="Indicates the rounding modes supported by the FP floating-point hardware"/>
        </register>
        <register offset="0x00000014" size="4" name="MVFR1" initval="0x11000011" rw="R" caption="Media and VFP Feature Register 1">
          <bitfield mask="0x0000000F" name="FtZ_mode" caption="Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation"/>
          <bitfield mask="0x000000F0" name="D_NaN_mode" caption="Indicates whether the FP hardware implementation supports only the Default NaN mode"/>
          <bitfield mask="0x0F000000" name="FP_HPFP" caption="Floating Point Half-Precision and double-precision"/>
          <bitfield mask="0xF0000000" name="FP_fused_MAC" caption="Indicates whether the FP supports fused multiply accumulate operations"/>
        </register>
        <register offset="0x00000018" size="4" name="MVFR2" initval="0x00000040" rw="R" caption="Media and VFP Feature Register 2">
          <bitfield mask="0x000000F0" name="VFP_Misc" caption="Indicates the hardware support for FP miscellaneous features"/>
        </register>
      </register-group>
    </module>
    <module name="ITM" caption="Instrumentation Trace Macrocell">
      <register-group name="ITM" caption="Instrumentation Trace Macrocell">
        <register name="PORT" offset="0x0" rw="W" size="4" access-size="4" count="32" caption="ITM Stimulus Port Registers">
          <mode name="BYTE"/>
          <mode name="HWORD"/>
          <mode name="WORD"/>
          <bitfield modes="BYTE" name="PORT" caption="" mask="0xFF"/>
          <bitfield modes="HWORD" name="PORT" caption="" mask="0xFFFF"/>
          <bitfield modes="WORD" name="PORT" caption="" mask="0xFFFFFFFF"/>
        </register>
        <register name="TER" offset="0xE00" rw="RW" size="4" access-size="4" caption="ITM Trace Enable Register">
        </register>
        <register name="TPR" offset="0xE40" rw="RW" size="4" access-size="4" caption="ITM Trace Privilege Register">
          <bitfield name="PRIVMASK" caption="" mask="0xF"/>
        </register>
        <register name="TCR" offset="0xE80" rw="RW" size="4" access-size="4" caption="ITM Trace Control Register">
          <bitfield name="ITMENA" caption="" mask="0x1"/>
          <bitfield name="TSENA" caption="" mask="0x2"/>
          <bitfield name="SYNCENA" caption="" mask="0x4"/>
          <bitfield name="DWTENA" caption="" mask="0x8"/>
          <bitfield name="SWOENA" caption="" mask="0x10"/>
          <bitfield name="STALLENA" caption="" mask="0x20"/>
          <bitfield name="TSPrescale" caption="" mask="0x300"/>
          <bitfield name="GTSFREQ" caption="" mask="0xC00"/>
          <bitfield name="TraceBusID" caption="" mask="0x7F0000"/>
          <bitfield name="BUSY" caption="" mask="0x800000"/>
        </register>
      </register-group>
    </module>
    <module name="DWT" caption="Data Watchpoint and Trace Register">
      <register-group name="DWT" caption="Data Watchpoint and Trace Register">
        <register name="CTRL" offset="0x0" rw="RW" size="4" access-size="4" caption="Control Register">
          <bitfield name="CYCCNTENA" caption="" mask="0x1"/>
          <bitfield name="POSTPRESET" caption="" mask="0x1E"/>
          <bitfield name="POSTINIT" caption="" mask="0x1E0"/>
          <bitfield name="CYCTAP" caption="" mask="0x200"/>
          <bitfield name="SYNCTAP" caption="" mask="0xC00"/>
          <bitfield name="PCSAMPLENA" caption="" mask="0x1000"/>
          <bitfield name="EXCTRCENA" caption="" mask="0x10000"/>
          <bitfield name="CPIEVTENA" caption="" mask="0x20000"/>
          <bitfield name="EXCEVTENA" caption="" mask="0x40000"/>
          <bitfield name="SLEEPEVTENA" caption="" mask="0x80000"/>
          <bitfield name="LSUEVTENA" caption="" mask="0x100000"/>
          <bitfield name="FOLDEVTENA" caption="" mask="0x200000"/>
          <bitfield name="CYCEVTENA" caption="" mask="0x400000"/>
          <bitfield name="NOPRFCNT" caption="" mask="0x1000000"/>
          <bitfield name="NOCYCCNT" caption="" mask="0x2000000"/>
          <bitfield name="NOEXTTRIG" caption="" mask="0x4000000"/>
          <bitfield name="NOTRCPKT" caption="" mask="0x8000000"/>
          <bitfield name="NUMCOMP" caption="" mask="0xF0000000"/>
        </register>
        <register name="CYCCNT" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Cycle Count Register">
        </register>
        <register name="CPICNT" offset="0x8" rw="RW" size="4" access-size="4" caption="CPI Count Register">
          <bitfield name="CPICNT" caption="" mask="0xFF"/>
        </register>
        <register name="EXCCNT" offset="0xC" rw="RW" size="4" access-size="4" caption="Exception Overhead Count Register">
          <bitfield name="EXCCNT" caption="" mask="0xFF"/>
        </register>
        <register name="SLEEPCNT" offset="0x10" rw="RW" size="4" access-size="4" caption="Sleep Count Register">
          <bitfield name="SLEEPCNT" caption="" mask="0xFF"/>
        </register>
        <register name="LSUCNT" offset="0x14" rw="RW" size="4" access-size="4" caption="LSU Count Register">
          <bitfield name="LSUCNT" caption="" mask="0xFF"/>
        </register>
        <register name="FOLDCNT" offset="0x18" rw="RW" size="4" access-size="4" caption="Folded-instruction Count Register">
          <bitfield name="FOLDCNT" caption="" mask="0xFF"/>
        </register>
        <register name="PCSR" offset="0x1C" rw="R" size="4" access-size="4" caption="Program Counter Sample Register">
        </register>
        <register name="COMP0" offset="0x20" rw="RW" size="4" access-size="4" caption="Comparator Register 0">
        </register>
        <register name="MASK0" offset="0x24" rw="RW" size="4" access-size="4" caption="Mask Register 0">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION0" offset="0x28" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Function Register 0">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP1" offset="0x30" rw="RW" size="4" access-size="4" caption="Comparator Register 1">
        </register>
        <register name="MASK1" offset="0x34" rw="RW" size="4" access-size="4" caption="Mask Register 1">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION1" offset="0x38" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Function Register 1">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP2" offset="0x40" rw="RW" size="4" access-size="4" caption="Comparator Register 2">
        </register>
        <register name="MASK2" offset="0x44" rw="RW" size="4" access-size="4" caption="Mask Register 2">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION2" offset="0x48" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Function Register 2">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP3" offset="0x50" rw="RW" size="4" access-size="4" caption="Comparator Register 3">
        </register>
        <register name="MASK3" offset="0x54" rw="RW" size="4" access-size="4" caption="Mask Register 3">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION3" offset="0x58" rw="RW" size="4" access-size="4" caption="Function Register 3">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="DWT Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="LAR__KEY"/>
        </register>
        <register name="LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="DWT Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="PID4" offset="0xFD0" rw="R" size="4" access-size="4" initval="0x00000004" caption="DWT Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="PID5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 5">
        </register>
        <register name="PID6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 6">
        </register>
        <register name="PID7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 7">
        </register>
        <register name="PID0" offset="0xFE0" rw="R" size="4" access-size="4" initval="0x00000002" caption="DWT Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="PID1" offset="0xFE4" rw="R" size="4" access-size="4" initval="0x000000B0" caption="DWT Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="PID2" offset="0xFE8" rw="R" size="4" access-size="4" initval="0x0000000B" caption="DWT Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="PID3" offset="0xFEC" rw="R" size="4" access-size="4" initval="0x00000000" caption="DWT Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="CID0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="DWT Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="CID1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x000000E0" caption="DWT Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="CID2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="DWT Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="CID3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="DWT Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="FPB" caption="Flash Patch and Breakpoint">
      <register-group name="FPB" caption="Flash Patch and Breakpoint">
        <register name="FP_CTRL" offset="0x0" rw="RW" size="4" access-size="4" initval="0x10000000" caption="Flash Patch Control Register">
          <bitfield name="ENABLE" caption="Flash Patch global enable" mask="0x1"/>
          <bitfield name="KEY" caption="FP_CTRL write-enable key" mask="0x2"/>
          <bitfield name="NUM_CODE" caption="Number of implemented code comparators bits [3:0]" mask="0xF0"/>
          <bitfield name="NUM_LIT" caption="Number of literal comparators" mask="0xF00"/>
          <bitfield name="NUM_CODE_1" caption="Number of implemented code comparators bits [6:4]" mask="0x7000"/>
          <bitfield name="REV" caption="Revision" mask="0xF0000000"/>
        </register>
        <register name="FP_REMAP" offset="0x4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Flash Patch Remap Register">
          <bitfield name="REMAP" caption="Remap address" mask="0x1FFFFFE0"/>
          <bitfield name="RMPSPT" caption="Remap supported" mask="0x20000000"/>
        </register>
        <register name="FP_COMP" offset="0x8" rw="RW" size="4" access-size="4" count="8" initval="0x00000000" caption="Flash Patch Comparator Register n">
          <mode name="BREAKPOINT"/>
          <mode name="DEFAULT"/>
          <bitfield name="BE" caption="Breakpoint enable" mask="0x1"/>
          <bitfield modes="DEFAULT" name="FPADDR" caption="Flash Patch address" mask="0x1FFFFFFC"/>
          <bitfield modes="DEFAULT" name="FE" caption="Flash Patch enable" mask="0x80000000"/>
          <bitfield modes="BREAKPOINT" name="BPADDR" caption="Breakpoint address" mask="0xFFFFFFFE"/>
        </register>
        <register name="FP_LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="FPB Software Lock Access Register">
          <bitfield name="KEY" caption="Lock access control" mask="0xFFFFFFFF" values="FP_LAR__KEY"/>
        </register>
        <register name="FP_LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="FPB Software Lock Status Register">
          <bitfield name="SLI" caption="Software Lock implemented" mask="0x1"/>
          <bitfield name="SLK" caption="Software Lock status" mask="0x2"/>
          <bitfield name="nTT" caption="Not thirty-two bit" mask="0x4"/>
        </register>
        <register name="FP_PID4" offset="0xFD0" rw="R" size="4" access-size="4" initval="0x00000004" caption="FP Peripheral Identification Register 4">
          <bitfield name="DES_2" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="SIZE" caption="4KB count" mask="0xF0"/>
        </register>
        <register name="FP_PID5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 5">
        </register>
        <register name="FP_PID6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 6">
        </register>
        <register name="FP_PID7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 7">
        </register>
        <register name="FP_PID0" offset="0xFE0" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 0">
          <bitfield name="PART_0" caption="Part number bits[7:0]" mask="0xFF"/>
        </register>
        <register name="FP_PID1" offset="0xFE4" rw="R" size="4" access-size="4" initval="0x000000B0" caption="FP Peripheral Identification Register 1">
          <bitfield name="PART_1" caption="Part number bits[11:8]" mask="0xF"/>
          <bitfield name="DES_0" caption="JEP106 identification code bits [3:0]" mask="0xF0"/>
        </register>
        <register name="FP_PID2" offset="0xFE8" rw="R" size="4" access-size="4" initval="0x0000002B" caption="FP Peripheral Identification Register 2">
          <bitfield name="DES_1" caption="JEP106 identification code bits[6:4]" mask="0x7"/>
          <bitfield name="JEDEC" caption="JEDEC assignee value is used" mask="0x8"/>
          <bitfield name="REVISION" caption="Component revision" mask="0xF0"/>
        </register>
        <register name="FP_PID3" offset="0xFEC" rw="R" size="4" access-size="4" initval="0x00000000" caption="FP Peripheral Identification Register 3">
          <bitfield name="CMOD" caption="Customer Modified" mask="0xF"/>
          <bitfield name="REVAND" caption="RevAnd" mask="0xF0"/>
        </register>
        <register name="FP_CID0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="FP Component Identification Register 0">
          <bitfield name="PRMBL_0" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="FP_CID1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x000000E0" caption="FP Component Identification Register 1">
          <bitfield name="PRMBL_1" caption="CoreSight component identification preamble" mask="0xF"/>
          <bitfield name="CLASS" caption="CoreSight component class" mask="0xF0"/>
        </register>
        <register name="FP_CID2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="FP Component Identification Register 2">
          <bitfield name="PRMBL_2" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
        <register name="FP_CID3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="FP Component Identification Register 3">
          <bitfield name="PRMBL_3" caption="CoreSight component identification preamble" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="FP_LAR__KEY">
        <value name="UNLOCK" caption="Unlock key value" value="0xC5ACCE55"/>
      </value-group>
    </module>
    <module name="CoreDebug" caption="Core Debug Register">
      <register-group name="CoreDebug" caption="Core Debug Register">
        <register name="DHCSR" offset="0xF0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Debug Halting Control and Status Register">
          <bitfield name="C_DEBUGEN" caption="" mask="0x1"/>
          <bitfield name="C_HALT" caption="" mask="0x2"/>
          <bitfield name="C_STEP" caption="" mask="0x4"/>
          <bitfield name="C_MASKINTS" caption="" mask="0x8"/>
          <bitfield name="C_SNAPSTALL" caption="" mask="0x20"/>
          <bitfield name="S_REGRDY" caption="" mask="0x10000"/>
          <bitfield name="S_HALT" caption="" mask="0x20000"/>
          <bitfield name="S_SLEEP" caption="" mask="0x40000"/>
          <bitfield name="S_LOCKUP" caption="" mask="0x80000"/>
          <bitfield name="S_RETIRE_ST" caption="" mask="0x1000000"/>
          <bitfield name="S_RESET_ST" caption="" mask="0x2000000"/>
        </register>
        <register name="DCRSR" offset="0xF4" rw="W" size="4" access-size="4" caption="Debug Core Register Selector Register">
          <bitfield name="REGSEL" caption="" mask="0x1F"/>
          <bitfield name="REGWnR" caption="" mask="0x10000"/>
        </register>
        <register name="DCRDR" offset="0xF8" rw="RW" size="4" access-size="4" caption="Debug Core Register Data Register">
        </register>
        <register name="DEMCR" offset="0xFC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Debug Exception and Monitor Control Register">
          <bitfield name="VC_CORERESET" caption="" mask="0x1"/>
          <bitfield name="VC_MMERR" caption="" mask="0x10"/>
          <bitfield name="VC_NOCPERR" caption="" mask="0x20"/>
          <bitfield name="VC_CHKERR" caption="" mask="0x40"/>
          <bitfield name="VC_STATERR" caption="" mask="0x80"/>
          <bitfield name="VC_BUSERR" caption="" mask="0x100"/>
          <bitfield name="VC_INTERR" caption="" mask="0x200"/>
          <bitfield name="VC_HARDERR" caption="" mask="0x400"/>
          <bitfield name="MON_EN" caption="" mask="0x10000"/>
          <bitfield name="MON_PEND" caption="" mask="0x20000"/>
          <bitfield name="MON_STEP" caption="" mask="0x40000"/>
          <bitfield name="MON_REQ" caption="" mask="0x80000"/>
          <bitfield name="TRCENA" caption="" mask="0x1000000"/>
        </register>
      </register-group>
    </module>
    <module name="TPIU" caption="Trace Port Interface Register">
      <register-group name="TPIU" caption="Trace Port Interface Register">
        <register name="SSPSR" offset="0x0" rw="R" size="4" access-size="4" caption="Supported Parallel Port Size Register">
        </register>
        <register name="CSPSR" offset="0x4" rw="RW" size="4" access-size="4" caption="Current Parallel Port Size Register">
        </register>
        <register name="ACPR" offset="0x10" rw="RW" size="4" access-size="4" caption="Asynchronous Clock Prescaler Register">
          <bitfield name="PRESCALER" caption="" mask="0x1FFF"/>
        </register>
        <register name="SPPR" offset="0xF0" rw="RW" size="4" access-size="4" caption="Selected Pin Protocol Register">
          <bitfield name="TXMODE" caption="" mask="0x3"/>
        </register>
        <register name="FFSR" offset="0x300" rw="R" size="4" access-size="4" caption="Formatter and Flush Status Register">
          <bitfield name="FlInProg" caption="" mask="0x1"/>
          <bitfield name="FtStopped" caption="" mask="0x2"/>
          <bitfield name="TCPresent" caption="" mask="0x4"/>
          <bitfield name="FtNonStop" caption="" mask="0x8"/>
        </register>
        <register name="FFCR" offset="0x304" rw="RW" size="4" access-size="4" caption="Formatter and Flush Control Register">
          <bitfield name="EnFCont" caption="" mask="0x2"/>
          <bitfield name="TrigIn" caption="" mask="0x100"/>
        </register>
        <register name="FSCR" offset="0x308" rw="R" size="4" access-size="4" caption="Formatter Synchronization Counter Register">
        </register>
        <register name="TRIGGER" offset="0xEE8" rw="R" size="4" access-size="4" caption="TRIGGER">
          <bitfield name="TRIGGER" caption="" mask="0x1"/>
        </register>
        <register name="FIFO0" offset="0xEEC" rw="R" size="4" access-size="4" caption="Integration ETM Data">
          <bitfield name="ETM0" caption="" mask="0xFF"/>
          <bitfield name="ETM1" caption="" mask="0xFF00"/>
          <bitfield name="ETM2" caption="" mask="0xFF0000"/>
          <bitfield name="ETM_bytecount" caption="" mask="0x3000000"/>
          <bitfield name="ETM_ATVALID" caption="" mask="0x4000000"/>
          <bitfield name="ITM_bytecount" caption="" mask="0x18000000"/>
          <bitfield name="ITM_ATVALID" caption="" mask="0x20000000"/>
        </register>
        <register name="ITATBCTR2" offset="0xEF0" rw="R" size="4" access-size="4" caption="ITATBCTR2">
          <bitfield name="ATREADY" caption="" mask="0x1"/>
        </register>
        <register name="ITATBCTR0" offset="0xEF8" rw="R" size="4" access-size="4" caption="ITATBCTR0">
          <bitfield name="ATREADY" caption="" mask="0x1"/>
        </register>
        <register name="FIFO1" offset="0xEFC" rw="R" size="4" access-size="4" caption="Integration ITM Data">
          <bitfield name="ITM0" caption="" mask="0xFF"/>
          <bitfield name="ITM1" caption="" mask="0xFF00"/>
          <bitfield name="ITM2" caption="" mask="0xFF0000"/>
          <bitfield name="ETM_bytecount" caption="" mask="0x3000000"/>
          <bitfield name="ETM_ATVALID" caption="" mask="0x4000000"/>
          <bitfield name="ITM_bytecount" caption="" mask="0x18000000"/>
          <bitfield name="ITM_ATVALID" caption="" mask="0x20000000"/>
        </register>
        <register name="ITCTRL" offset="0xF00" rw="RW" size="4" access-size="4" caption="Integration Mode Control">
          <bitfield name="Mode" caption="" mask="0x1"/>
        </register>
        <register name="CLAIMSET" offset="0xFA0" rw="RW" size="4" access-size="4" atomic-op="set:CLAIMSET" caption="Claim tag set">
        </register>
        <register name="CLAIMCLR" offset="0xFA4" rw="RW" size="4" access-size="4" atomic-op="clear:CLAIMCLR" caption="Claim tag clear">
        </register>
        <register name="DEVID" offset="0xFC8" rw="R" size="4" access-size="4" caption="TPIU_DEVID">
          <bitfield name="NrTraceInput" caption="" mask="0x1"/>
          <bitfield name="AsynClkIn" caption="" mask="0x20"/>
          <bitfield name="MinBufSz" caption="" mask="0x1C0"/>
          <bitfield name="PTINVALID" caption="" mask="0x200"/>
          <bitfield name="MANCVALID" caption="" mask="0x400"/>
          <bitfield name="NRZVALID" caption="" mask="0x800"/>
        </register>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" caption="TPIU_DEVTYPE">
          <bitfield name="SubType" caption="" mask="0xF"/>
          <bitfield name="MajorType" caption="" mask="0xF0"/>
        </register>
      </register-group>
    </module>
    <module name="ETM" caption="Embedded Trace Macrocell">
      <register-group name="ETM" caption="Embedded Trace Macrocell">
        <register name="CR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x00000411" caption="ETM Main Control Register">
          <bitfield name="ETMPD" caption="ETM Power Down" mask="0x1"/>
          <bitfield name="PORTSIZE" caption="Port Size bits 2:0" mask="0x70"/>
          <bitfield name="STALL" caption="Stall Processor" mask="0x80"/>
          <bitfield name="BROUT" caption="Branch Output" mask="0x100"/>
          <bitfield name="DBGRQ" caption="Debug Request Control" mask="0x200"/>
          <bitfield name="PROG" caption="ETM Programming" mask="0x400"/>
          <bitfield name="PORTSEL" caption="ETM Port Select" mask="0x800"/>
          <bitfield name="PORTMODE2" caption="Port Mode bit 2" mask="0x2000"/>
          <bitfield name="PORTMODE" caption="Port Mode bits 1:0" mask="0x30000"/>
          <bitfield name="PORTSIZE3" caption="Port Size bit 3" mask="0x200000"/>
          <bitfield name="TSEN" caption="TimeStamp Enable" mask="0x10000000"/>
        </register>
        <register name="CCR" offset="0x4" rw="R" size="4" access-size="4" initval="0x8C802000" caption="ETM Configuration Code Register">
        </register>
        <register name="TRIGGER" offset="0x8" rw="RW" size="4" access-size="4" caption="ETM Trigger Event Register">
        </register>
        <register name="SR" offset="0x10" rw="RW" size="4" access-size="4" caption="ETM Status Register">
        </register>
        <register name="SCR" offset="0x14" rw="R" size="4" access-size="4" atomic-op="clear:SR" initval="0x00020D09" caption="ETM System Configuration Register">
        </register>
        <register name="TEEVR" offset="0x20" rw="RW" size="4" access-size="4" caption="ETM TraceEnable Event Register">
        </register>
        <register name="TECR1" offset="0x24" rw="RW" size="4" access-size="4" caption="ETM TraceEnable Control 1 Register">
        </register>
        <register name="FFLR" offset="0x28" rw="RW" size="4" access-size="4" caption="ETM FIFO Full Level Register">
        </register>
        <register name="CNTRLDVR1" offset="0x140" rw="RW" size="4" access-size="4" caption="ETM Free-running Counter Reload Value">
        </register>
        <register name="SYNCFR" offset="0x1E0" rw="R" size="4" access-size="4" initval="0x00000400" caption="ETM Synchronization Frequency Register">
        </register>
        <register name="IDR" offset="0x1E4" rw="R" size="4" access-size="4" initval="0x4114F250" caption="ETM ID Register">
        </register>
        <register name="CCER" offset="0x1E8" rw="R" size="4" access-size="4" initval="0x18541800" caption="ETM Configuration Code Extension Register">
        </register>
        <register name="TESSEICR" offset="0x1F0" rw="RW" size="4" access-size="4" caption="ETM TraceEnable Start/Stop EmbeddedICE Control Register">
        </register>
        <register name="TSEVT" offset="0x1F8" rw="RW" size="4" access-size="4" caption="ETM TimeStamp Event Register">
        </register>
        <register name="TRACEIDR" offset="0x200" rw="RW" size="4" access-size="4" initval="0x00000000" caption="ETM CoreSight Trace ID Register">
        </register>
        <register name="IDR2" offset="0x208" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM ID Register 2">
        </register>
        <register name="PDSR" offset="0x314" rw="R" size="4" access-size="4" initval="0x00000001" caption="ETM Device Power-Down Status Register">
        </register>
        <register name="ITMISCIN" offset="0xEE0" rw="R" size="4" access-size="4" caption="ETM Integration Test Miscellaneous Inputs">
        </register>
        <register name="ITTRIGOUT" offset="0xEE8" rw="W" size="4" access-size="4" caption="ETM Integration Test Trigger Out">
        </register>
        <register name="ITATBCTR2" offset="0xEF0" rw="R" size="4" access-size="4" caption="ETM Integration Test ATB Control 2">
        </register>
        <register name="ITATBCTR0" offset="0xEF8" rw="W" size="4" access-size="4" caption="ETM Integration Test ATB Control 0">
        </register>
        <register name="ITCTRL" offset="0xF00" rw="RW" size="4" access-size="4" initval="0x00000000" caption="ETM Integration Mode Control Register">
          <bitfield name="INTEGRATION" caption="" mask="0x1"/>
        </register>
        <register name="CLAIMSET" offset="0xFA0" rw="RW" size="4" access-size="4" atomic-op="set:CLAIMSET" caption="ETM Claim Tag Set Register">
        </register>
        <register name="CLAIMCLR" offset="0xFA4" rw="RW" size="4" access-size="4" atomic-op="clear:CLAIMCLR" caption="ETM Claim Tag Clear Register">
        </register>
        <register name="LAR" offset="0xFB0" rw="W" size="4" access-size="4" caption="ETM Lock Access Register">
        </register>
        <register name="LSR" offset="0xFB4" rw="R" size="4" access-size="4" caption="ETM Lock Status Register">
          <bitfield name="Present" caption="" mask="0x1"/>
          <bitfield name="Access" caption="" mask="0x2"/>
          <bitfield name="ByteAcc" caption="" mask="0x4"/>
        </register>
        <register name="AUTHSTATUS" offset="0xFB8" rw="R" size="4" access-size="4" caption="ETM Authentication Status Register">
        </register>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" initval="0x00000013" caption="ETM CoreSight Device Type Register">
        </register>
        <register name="PIDR4" offset="0xFD0" rw="R" size="4" access-size="4" initval="0x00000004" caption="ETM Peripheral Identification Register #4">
        </register>
        <register name="PIDR5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM Peripheral Identification Register #5">
        </register>
        <register name="PIDR6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM Peripheral Identification Register #6">
        </register>
        <register name="PIDR7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM Peripheral Identification Register #7">
        </register>
        <register name="PIDR0" offset="0xFE0" rw="R" size="4" access-size="4" initval="0x00000025" caption="ETM Peripheral Identification Register #0">
        </register>
        <register name="PIDR1" offset="0xFE4" rw="R" size="4" access-size="4" initval="0x000000B9" caption="ETM Peripheral Identification Register #1">
        </register>
        <register name="PIDR2" offset="0xFE8" rw="R" size="4" access-size="4" initval="0x0000000B" caption="ETM Peripheral Identification Register #2">
        </register>
        <register name="PIDR3" offset="0xFEC" rw="R" size="4" access-size="4" initval="0x00000000" caption="ETM Peripheral Identification Register #3">
        </register>
        <register name="CIDR0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="ETM Component  Identification Register #0">
        </register>
        <register name="CIDR1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x00000090" caption="ETM Component  Identification Register #1">
        </register>
        <register name="CIDR2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="ETM Component  Identification Register #2">
        </register>
        <register name="CIDR3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="ETM Component  Identification Register #3">
        </register>
      </register-group>
    </module>
    <module name="ICE" caption="In-Circuit Emulator (JTAG/SWD)"/>
  </modules>
  <pinouts>
    <pinout name="CQFP256">
      <pin position="1" pad="GNDCORE"/>
      <pin position="2" pad="VDDCORE"/>
      <pin position="3" pad="PF29"/>
      <pin position="4" pad="PF30"/>
      <pin position="5" pad="ATXOUTN"/>
      <pin position="6" pad="ATXOUTP"/>
      <pin position="7" pad="ARXINN"/>
      <pin position="8" pad="ARXINP"/>
      <pin position="9" pad="PA0"/>
      <pin position="10" pad="PA1"/>
      <pin position="11" pad="PA2"/>
      <pin position="12" pad="PA3"/>
      <pin position="13" pad="PA4"/>
      <pin position="14" pad="PA5"/>
      <pin position="15" pad="PA6"/>
      <pin position="16" pad="PA7"/>
      <pin position="17" pad="PA8"/>
      <pin position="18" pad="PA9"/>
      <pin position="19" pad="PA10"/>
      <pin position="20" pad="PA11"/>
      <pin position="21" pad="PA12"/>
      <pin position="22" pad="PA13"/>
      <pin position="23" pad="TST"/>
      <pin position="24" pad="JTAGSEL"/>
      <pin position="25" pad="NMIC_NMI"/>
      <pin position="26" pad="PA16"/>
      <pin position="27" pad="PA17"/>
      <pin position="28" pad="NRST"/>
      <pin position="29" pad="PA19"/>
      <pin position="30" pad="PA20"/>
      <pin position="31" pad="PA21"/>
      <pin position="32" pad="VDDIO"/>
      <pin position="33" pad="GNDIO"/>
      <pin position="34" pad="PA22"/>
      <pin position="35" pad="PA23"/>
      <pin position="36" pad="PA24"/>
      <pin position="37" pad="PA25"/>
      <pin position="38" pad="PA26"/>
      <pin position="39" pad="PA27"/>
      <pin position="40" pad="PA28"/>
      <pin position="41" pad="SPWDINP1"/>
      <pin position="42" pad="SPWDINN1"/>
      <pin position="43" pad="SPWDOUTP1"/>
      <pin position="44" pad="SPWDOUTN1"/>
      <pin position="45" pad="SPWREF1"/>
      <pin position="46" pad="SPWSOUTP1"/>
      <pin position="47" pad="SPWSOUTN1"/>
      <pin position="48" pad="SPWSINP1"/>
      <pin position="49" pad="SPWSINN1"/>
      <pin position="50" pad="SPWDINP0"/>
      <pin position="51" pad="SPWDINN0"/>
      <pin position="52" pad="SPWDOUTP0"/>
      <pin position="53" pad="SPWDOUTN0"/>
      <pin position="54" pad="SPWREF0"/>
      <pin position="55" pad="SPWSOUTP0"/>
      <pin position="56" pad="SPWSOUTN0"/>
      <pin position="57" pad="SPWSINP0"/>
      <pin position="58" pad="SPWSINN0"/>
      <pin position="59" pad="PB0"/>
      <pin position="60" pad="PB1"/>
      <pin position="61" pad="PB2"/>
      <pin position="62" pad="PB3"/>
      <pin position="63" pad="VDDCORE"/>
      <pin position="64" pad="GNDCORE"/>
      <pin position="65" pad="GNDCORE"/>
      <pin position="66" pad="VDDCORE"/>
      <pin position="67" pad="PB4"/>
      <pin position="68" pad="PB5"/>
      <pin position="69" pad="PB6"/>
      <pin position="70" pad="PB7"/>
      <pin position="71" pad="PB8"/>
      <pin position="72" pad="PB9"/>
      <pin position="73" pad="PB10"/>
      <pin position="74" pad="PB11"/>
      <pin position="75" pad="PB12"/>
      <pin position="76" pad="PB13"/>
      <pin position="77" pad="PB14"/>
      <pin position="78" pad="PB15"/>
      <pin position="79" pad="PB16"/>
      <pin position="80" pad="XOUT"/>
      <pin position="81" pad="XIN"/>
      <pin position="82" pad="VDD18_PLLA"/>
      <pin position="83" pad="GND_PLLA"/>
      <pin position="84" pad="GND_PLLB"/>
      <pin position="85" pad="VDD18_PLLB"/>
      <pin position="86" pad="PB17"/>
      <pin position="87" pad="PB18"/>
      <pin position="88" pad="PB19"/>
      <pin position="89" pad="PB20"/>
      <pin position="90" pad="PB21"/>
      <pin position="91" pad="PB22"/>
      <pin position="92" pad="PB23"/>
      <pin position="93" pad="PB24"/>
      <pin position="94" pad="PB25"/>
      <pin position="95" pad="PB26"/>
      <pin position="96" pad="VDDIO"/>
      <pin position="97" pad="GNDIO"/>
      <pin position="98" pad="PB27"/>
      <pin position="99" pad="PB28"/>
      <pin position="100" pad="PB29"/>
      <pin position="101" pad="PC0"/>
      <pin position="102" pad="PC1"/>
      <pin position="103" pad="PC2"/>
      <pin position="104" pad="PC3"/>
      <pin position="105" pad="PC4"/>
      <pin position="106" pad="PC5"/>
      <pin position="107" pad="PC6"/>
      <pin position="108" pad="PC7"/>
      <pin position="109" pad="PC8"/>
      <pin position="110" pad="PC9"/>
      <pin position="111" pad="PC10"/>
      <pin position="112" pad="PC11"/>
      <pin position="113" pad="PC12"/>
      <pin position="114" pad="PC13"/>
      <pin position="115" pad="PC14"/>
      <pin position="116" pad="PC15"/>
      <pin position="117" pad="PC16"/>
      <pin position="118" pad="PC17"/>
      <pin position="119" pad="PC18"/>
      <pin position="120" pad="PC19"/>
      <pin position="121" pad="PC20"/>
      <pin position="122" pad="PC21"/>
      <pin position="123" pad="PC22"/>
      <pin position="124" pad="PC23"/>
      <pin position="125" pad="PC24"/>
      <pin position="126" pad="PC25"/>
      <pin position="127" pad="VDDCORE"/>
      <pin position="128" pad="GNDCORE"/>
      <pin position="129" pad="GNDCORE"/>
      <pin position="130" pad="VDDCORE"/>
      <pin position="131" pad="PC26"/>
      <pin position="132" pad="PC27"/>
      <pin position="133" pad="PC28"/>
      <pin position="134" pad="PC29"/>
      <pin position="135" pad="PC30"/>
      <pin position="136" pad="PC31"/>
      <pin position="137" pad="PE12"/>
      <pin position="138" pad="PE11"/>
      <pin position="139" pad="PE10"/>
      <pin position="140" pad="PE9"/>
      <pin position="141" pad="PE8"/>
      <pin position="142" pad="PE7"/>
      <pin position="143" pad="PE6"/>
      <pin position="144" pad="PE5"/>
      <pin position="145" pad="PE4"/>
      <pin position="146" pad="PE3"/>
      <pin position="147" pad="PE2"/>
      <pin position="148" pad="PE1"/>
      <pin position="149" pad="PE0"/>
      <pin position="150" pad="PF0"/>
      <pin position="151" pad="PF1"/>
      <pin position="152" pad="PF2"/>
      <pin position="153" pad="PF3"/>
      <pin position="154" pad="PF4"/>
      <pin position="155" pad="PF5"/>
      <pin position="156" pad="PF6"/>
      <pin position="157" pad="PF7"/>
      <pin position="158" pad="PF8"/>
      <pin position="159" pad="PF9"/>
      <pin position="160" pad="VDDIO"/>
      <pin position="161" pad="GNDIO"/>
      <pin position="162" pad="PF10"/>
      <pin position="163" pad="PD0"/>
      <pin position="164" pad="PD1"/>
      <pin position="165" pad="PD2"/>
      <pin position="166" pad="PD3"/>
      <pin position="167" pad="PD4"/>
      <pin position="168" pad="PD5"/>
      <pin position="169" pad="PD6"/>
      <pin position="170" pad="PD7"/>
      <pin position="171" pad="PD8"/>
      <pin position="172" pad="PD9"/>
      <pin position="173" pad="PD10"/>
      <pin position="174" pad="PD11"/>
      <pin position="175" pad="PD12"/>
      <pin position="176" pad="PD13"/>
      <pin position="177" pad="PD14"/>
      <pin position="178" pad="PD15"/>
      <pin position="179" pad="PD16"/>
      <pin position="180" pad="PD17"/>
      <pin position="181" pad="PD18"/>
      <pin position="182" pad="PD19"/>
      <pin position="183" pad="PD20"/>
      <pin position="184" pad="PD21"/>
      <pin position="185" pad="PD22"/>
      <pin position="186" pad="PD23"/>
      <pin position="187" pad="PD24"/>
      <pin position="188" pad="PD25"/>
      <pin position="189" pad="PD26"/>
      <pin position="190" pad="PD27"/>
      <pin position="191" pad="VDDCORE"/>
      <pin position="192" pad="GNDCORE"/>
      <pin position="193" pad="GNDCORE"/>
      <pin position="194" pad="VDDCORE"/>
      <pin position="195" pad="PD28"/>
      <pin position="196" pad="PD29"/>
      <pin position="197" pad="PD30"/>
      <pin position="198" pad="PD31"/>
      <pin position="199" pad="PG0"/>
      <pin position="200" pad="PG1"/>
      <pin position="201" pad="PG2"/>
      <pin position="202" pad="PG3"/>
      <pin position="203" pad="PG4"/>
      <pin position="204" pad="PG5"/>
      <pin position="205" pad="PG6"/>
      <pin position="206" pad="PG7"/>
      <pin position="207" pad="PG8"/>
      <pin position="208" pad="PG9"/>
      <pin position="209" pad="PG10"/>
      <pin position="210" pad="PG11"/>
      <pin position="211" pad="PG12"/>
      <pin position="212" pad="PG13"/>
      <pin position="213" pad="PG14"/>
      <pin position="214" pad="PG15"/>
      <pin position="215" pad="PG16"/>
      <pin position="216" pad="PG17"/>
      <pin position="217" pad="PG18"/>
      <pin position="218" pad="PG19"/>
      <pin position="219" pad="PG20"/>
      <pin position="220" pad="PG21"/>
      <pin position="221" pad="PG22"/>
      <pin position="222" pad="PG23"/>
      <pin position="223" pad="PG24"/>
      <pin position="224" pad="VDDIO"/>
      <pin position="225" pad="GNDIO"/>
      <pin position="226" pad="PG25"/>
      <pin position="227" pad="PG26"/>
      <pin position="228" pad="PG27"/>
      <pin position="229" pad="XOUT32"/>
      <pin position="230" pad="XIN32"/>
      <pin position="231" pad="PG30"/>
      <pin position="232" pad="PG31"/>
      <pin position="233" pad="PF11"/>
      <pin position="234" pad="PF12"/>
      <pin position="235" pad="PF13"/>
      <pin position="236" pad="PF14"/>
      <pin position="237" pad="PF15"/>
      <pin position="238" pad="PF16"/>
      <pin position="239" pad="PF17"/>
      <pin position="240" pad="PF18"/>
      <pin position="241" pad="PF19"/>
      <pin position="242" pad="PF20"/>
      <pin position="243" pad="PF21"/>
      <pin position="244" pad="PF22"/>
      <pin position="245" pad="PF23"/>
      <pin position="246" pad="PF24"/>
      <pin position="247" pad="PF25"/>
      <pin position="248" pad="BTXOUTN"/>
      <pin position="249" pad="BTXOUTP"/>
      <pin position="250" pad="BRXINN"/>
      <pin position="251" pad="BRXINP"/>
      <pin position="252" pad="PF26"/>
      <pin position="253" pad="PF27"/>
      <pin position="254" pad="PF28"/>
      <pin position="255" pad="VDDCORE"/>
      <pin position="256" pad="GNDCORE"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
