#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c642a6ca20 .scope module, "TB" "TB" 2 2;
 .timescale -9 -9;
v000001c642ac2470_0 .var "clk", 0 0;
v000001c642ac20b0_0 .net "fft_irq", 0 0, v000001c642ac2e70_0;  1 drivers
v000001c642ac3730_0 .var "mem_addr", 31 0;
v000001c642ac2510_0 .net "mem_rdata", 31 0, v000001c642ac1cf0_0;  1 drivers
v000001c642ac2650_0 .net "mem_ready", 0 0, v000001c642ac3690_0;  1 drivers
v000001c642ac35f0_0 .var "mem_valid", 0 0;
v000001c642ac1ed0_0 .var "mem_wdata", 31 0;
v000001c642ac37d0_0 .var "mem_wstrb", 3 0;
v000001c642ac2790_0 .var "resetn", 0 0;
v000001c642ac1b10_0 .var "tmp", 31 0;
E_000001c642a3ff30 .event anyedge, v000001c642ac2e70_0;
S_000001c642a3ca00 .scope task, "cpu_read" "cpu_read" 2 72, 2 72 0, S_000001c642a6ca20;
 .timescale -9 -9;
v000001c642a6a700_0 .var "addr", 31 0;
v000001c642a6a340_0 .var "data_out", 31 0;
E_000001c642a402f0 .event posedge, v000001c642a6a5c0_0;
E_000001c642a409b0 .event anyedge, v000001c642ac3690_0;
TD_TB.cpu_read ;
    %wait E_000001c642a402f0;
    %load/vec4 v000001c642a6a700_0;
    %assign/vec4 v000001c642ac3730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c642ac37d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642ac35f0_0, 0;
    %wait E_000001c642a402f0;
T_0.0 ;
    %load/vec4 v000001c642ac2650_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000001c642a409b0;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001c642ac2510_0;
    %store/vec4 v000001c642a6a340_0, 0, 32;
    %wait E_000001c642a402f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac35f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c642ac37d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c642ac3730_0, 0;
    %end;
S_000001c642a6afe0 .scope task, "cpu_write" "cpu_write" 2 54, 2 54 0, S_000001c642a6ca20;
 .timescale -9 -9;
v000001c642a6a2a0_0 .var "addr", 31 0;
v000001c642a6aa20_0 .var "data", 31 0;
TD_TB.cpu_write ;
    %wait E_000001c642a402f0;
    %load/vec4 v000001c642a6a2a0_0;
    %assign/vec4 v000001c642ac3730_0, 0;
    %load/vec4 v000001c642a6aa20_0;
    %assign/vec4 v000001c642ac1ed0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001c642ac37d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642ac35f0_0, 0;
    %wait E_000001c642a402f0;
T_1.2 ;
    %load/vec4 v000001c642ac2650_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_000001c642a409b0;
    %jmp T_1.2;
T_1.3 ;
    %wait E_000001c642a402f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac35f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c642ac37d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c642ac1ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c642ac3730_0, 0;
    %end;
S_000001c642a5de60 .scope module, "dut" "fft_accel" 2 17, 3 5 0, S_000001c642a6ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "mem_addr";
    .port_info 4 /INPUT 4 "wstrb";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "irq_out";
P_000001c642a5dff0 .param/l "ADDR_CTRL" 1 3 54, C4<000>;
P_000001c642a5e028 .param/l "ADDR_IN_IM" 1 3 57, C4<011>;
P_000001c642a5e060 .param/l "ADDR_IN_RE" 1 3 56, C4<010>;
P_000001c642a5e098 .param/l "ADDR_OUT_IM" 1 3 59, C4<101>;
P_000001c642a5e0d0 .param/l "ADDR_OUT_RE" 1 3 58, C4<100>;
P_000001c642a5e108 .param/l "ADDR_STATUS" 1 3 55, C4<001>;
L_000001c642a3bf10 .functor NOT 1, v000001c642ac2790_0, C4<0>, C4<0>, C4<0>;
v000001c642a6aca0_0 .net "addr_word", 2 0, L_000001c642ac3190;  1 drivers
v000001c642a6a840_0 .net "clk", 0 0, v000001c642ac2470_0;  1 drivers
v000001c642a6ae80_0 .var "di_en", 0 0;
v000001c642a6a8e0_0 .var "di_im", 15 0;
v000001c642a6a980_0 .var "di_re", 15 0;
v000001c642a6ad40_0 .net "do_en", 0 0, v000001c642a6a160_0;  1 drivers
v000001c642a6af20_0 .net "do_im", 15 0, v000001c642a6a7a0_0;  1 drivers
v000001c642ac2fb0_0 .net "do_re", 15 0, v000001c642a6a480_0;  1 drivers
v000001c642ac34b0_0 .var "done_flag", 0 0;
v000001c642ac1c50_0 .var "in_im", 15 0;
v000001c642ac2150_0 .var "in_re", 15 0;
v000001c642ac2e70_0 .var "irq_out", 0 0;
v000001c642ac28d0_0 .net "mem_addr", 31 0, v000001c642ac3730_0;  1 drivers
v000001c642ac1bb0_0 .var "out_im", 15 0;
v000001c642ac1a70_0 .var "out_re", 15 0;
v000001c642ac1cf0_0 .var "rdata", 31 0;
v000001c642ac21f0_0 .var "rdata_reg", 31 0;
v000001c642ac3690_0 .var "ready", 0 0;
v000001c642ac2290_0 .net "resetn", 0 0, v000001c642ac2790_0;  1 drivers
v000001c642ac32d0_0 .var "start_flag", 0 0;
v000001c642ac3550_0 .net "valid", 0 0, v000001c642ac35f0_0;  1 drivers
v000001c642ac3370_0 .net "wdata", 31 0, v000001c642ac1ed0_0;  1 drivers
v000001c642ac25b0_0 .net "wstrb", 3 0, v000001c642ac37d0_0;  1 drivers
E_000001c642a408b0 .event anyedge, v000001c642ac21f0_0;
E_000001c642a40330/0 .event negedge, v000001c642ac2290_0;
E_000001c642a40330/1 .event posedge, v000001c642a6a5c0_0;
E_000001c642a40330 .event/or E_000001c642a40330/0, E_000001c642a40330/1;
L_000001c642ac3190 .part v000001c642ac3730_0, 2, 3;
S_000001c642a5e150 .scope module, "FFT_inst" "FFT" 3 32, 4 2 0, S_000001c642a5de60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "di_en";
    .port_info 3 /INPUT 16 "di_re";
    .port_info 4 /INPUT 16 "di_im";
    .port_info 5 /OUTPUT 1 "do_en";
    .port_info 6 /OUTPUT 16 "do_re";
    .port_info 7 /OUTPUT 16 "do_im";
P_000001c642a3ffb0 .param/l "LATENCY" 0 4 13, +C4<00000000000000000000000000000100>;
v000001c642a6ac00_0 .var "busy", 0 0;
v000001c642a6a5c0_0 .net "clock", 0 0, v000001c642ac2470_0;  alias, 1 drivers
v000001c642a6ab60_0 .var "countdown", 3 0;
v000001c642a6a660_0 .net "di_en", 0 0, v000001c642a6ae80_0;  1 drivers
v000001c642a6a3e0_0 .net "di_im", 15 0, v000001c642a6a8e0_0;  1 drivers
v000001c642a6a0c0_0 .net "di_re", 15 0, v000001c642a6a980_0;  1 drivers
v000001c642a6a160_0 .var "do_en", 0 0;
v000001c642a6a7a0_0 .var "do_im", 15 0;
v000001c642a6a480_0 .var "do_re", 15 0;
v000001c642a6a020_0 .var "lat_im", 15 0;
v000001c642a6a520_0 .var "lat_re", 15 0;
v000001c642a6ade0_0 .net "reset", 0 0, L_000001c642a3bf10;  1 drivers
E_000001c642a408f0 .event posedge, v000001c642a6ade0_0, v000001c642a6a5c0_0;
    .scope S_000001c642a5e150;
T_2 ;
    %wait E_000001c642a408f0;
    %load/vec4 v000001c642a6ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642a6a160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c642a6a480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c642a6a7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642a6ac00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c642a6ab60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c642a6a520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c642a6a020_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642a6a160_0, 0;
    %load/vec4 v000001c642a6a660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001c642a6ac00_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c642a6a0c0_0;
    %assign/vec4 v000001c642a6a520_0, 0;
    %load/vec4 v000001c642a6a3e0_0;
    %assign/vec4 v000001c642a6a020_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c642a6ab60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642a6ac00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c642a6ac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001c642a6ab60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v000001c642a6a520_0;
    %addi 2, 0, 16;
    %assign/vec4 v000001c642a6a480_0, 0;
    %load/vec4 v000001c642a6a020_0;
    %addi 4, 0, 16;
    %assign/vec4 v000001c642a6a7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642a6a160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642a6ac00_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001c642a6ab60_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001c642a6ab60_0, 0;
T_2.8 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c642a5de60;
T_3 ;
    %wait E_000001c642a40330;
    %load/vec4 v000001c642ac2290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c642ac2150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c642ac1c50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c642ac1a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c642ac1bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642a6ae80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac34b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac32d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac2e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac3690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c642ac21f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac3690_0, 0;
    %load/vec4 v000001c642ac3550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001c642ac25b0_0;
    %or/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642ac3690_0, 0;
    %load/vec4 v000001c642a6aca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000001c642ac3370_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642ac32d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac34b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac2e70_0, 0;
T_3.10 ;
    %load/vec4 v000001c642ac3370_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac34b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac2e70_0, 0;
T_3.12 ;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000001c642ac3370_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001c642ac2150_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000001c642ac3370_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001c642ac1c50_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.2 ;
    %load/vec4 v000001c642ac3550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v000001c642ac25b0_0;
    %or/r;
    %nor/r;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642ac3690_0, 0;
    %load/vec4 v000001c642a6aca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c642ac21f0_0, 0;
    %jmp T_3.24;
T_3.17 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001c642ac32d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c642ac21f0_0, 0;
    %jmp T_3.24;
T_3.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001c642ac34b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c642ac21f0_0, 0;
    %jmp T_3.24;
T_3.19 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001c642ac2150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c642ac21f0_0, 0;
    %jmp T_3.24;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001c642ac1c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c642ac21f0_0, 0;
    %jmp T_3.24;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001c642ac1a70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c642ac21f0_0, 0;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001c642ac1bb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c642ac21f0_0, 0;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.14 ;
    %load/vec4 v000001c642ac32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642a6ae80_0, 0;
    %load/vec4 v000001c642ac2150_0;
    %assign/vec4 v000001c642a6a980_0, 0;
    %load/vec4 v000001c642ac1c50_0;
    %assign/vec4 v000001c642a6a8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642ac32d0_0, 0;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c642a6ae80_0, 0;
T_3.26 ;
    %load/vec4 v000001c642a6ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v000001c642ac2fb0_0;
    %assign/vec4 v000001c642ac1a70_0, 0;
    %load/vec4 v000001c642a6af20_0;
    %assign/vec4 v000001c642ac1bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642ac34b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c642ac2e70_0, 0;
T_3.27 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c642a5de60;
T_4 ;
    %wait E_000001c642a408b0;
    %load/vec4 v000001c642ac21f0_0;
    %store/vec4 v000001c642ac1cf0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c642a6ca20;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c642ac2470_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001c642ac2470_0;
    %inv;
    %store/vec4 v000001c642ac2470_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001c642a6ca20;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c642ac2790_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c642ac2790_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001c642a6ca20;
T_7 ;
    %vpi_call 2 49 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c642a6ca20 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001c642a6ca20;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c642ac35f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c642ac3730_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c642ac37d0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c642ac1ed0_0, 0, 32;
    %wait E_000001c642a402f0;
    %wait E_000001c642a402f0;
    %vpi_call 2 104 "$display", "=== TEST: Write inputs, start FFT, wait for irq, read outputs ===" {0 0 0};
    %pushi/vec4 50331656, 0, 32;
    %store/vec4 v000001c642a6a2a0_0, 0, 32;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v000001c642a6aa20_0, 0, 32;
    %fork TD_TB.cpu_write, S_000001c642a6afe0;
    %join;
    %vpi_call 2 108 "$display", "Wrote IN_RE = 0x1234" {0 0 0};
    %pushi/vec4 50331660, 0, 32;
    %store/vec4 v000001c642a6a2a0_0, 0, 32;
    %pushi/vec4 22136, 0, 32;
    %store/vec4 v000001c642a6aa20_0, 0, 32;
    %fork TD_TB.cpu_write, S_000001c642a6afe0;
    %join;
    %vpi_call 2 112 "$display", "Wrote IN_IM = 0x5678" {0 0 0};
    %pushi/vec4 50331648, 0, 32;
    %store/vec4 v000001c642a6a2a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c642a6aa20_0, 0, 32;
    %fork TD_TB.cpu_write, S_000001c642a6afe0;
    %join;
    %vpi_call 2 116 "$display", "Wrote CTRL start" {0 0 0};
T_8.0 ;
    %load/vec4 v000001c642ac20b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_000001c642a3ff30;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 120 "$display", "FFT signaled completion via IRQ at time %t", $time {0 0 0};
    %pushi/vec4 50331652, 0, 32;
    %store/vec4 v000001c642a6a700_0, 0, 32;
    %fork TD_TB.cpu_read, S_000001c642a3ca00;
    %join;
    %load/vec4 v000001c642a6a340_0;
    %store/vec4 v000001c642ac1b10_0, 0, 32;
    %vpi_call 2 124 "$display", "STATUS read = 0x%08h (done_flag low bit = %b)", v000001c642ac1b10_0, &PV<v000001c642ac1b10_0, 0, 1> {0 0 0};
    %pushi/vec4 50331664, 0, 32;
    %store/vec4 v000001c642a6a700_0, 0, 32;
    %fork TD_TB.cpu_read, S_000001c642a3ca00;
    %join;
    %load/vec4 v000001c642a6a340_0;
    %store/vec4 v000001c642ac1b10_0, 0, 32;
    %vpi_call 2 128 "$display", "Read OUT_RE = 0x%08h (expected changed value)", v000001c642ac1b10_0 {0 0 0};
    %pushi/vec4 50331668, 0, 32;
    %store/vec4 v000001c642a6a700_0, 0, 32;
    %fork TD_TB.cpu_read, S_000001c642a3ca00;
    %join;
    %load/vec4 v000001c642a6a340_0;
    %store/vec4 v000001c642ac1b10_0, 0, 32;
    %vpi_call 2 132 "$display", "Read OUT_IM = 0x%08h (expected changed value)", v000001c642ac1b10_0 {0 0 0};
    %pushi/vec4 50331648, 0, 32;
    %store/vec4 v000001c642a6a2a0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001c642a6aa20_0, 0, 32;
    %fork TD_TB.cpu_write, S_000001c642a6afe0;
    %join;
    %vpi_call 2 136 "$display", "Cleared done/irq" {0 0 0};
    %delay 50, 0;
    %vpi_call 2 139 "$display", "TEST COMPLETE" {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "fft_accel.v";
    "fft_stub.v";
