<img src="https://raw.githubusercontent.com/riscvsim/logo/main/assets/logo.png" width="150px" align="right" />

# RISC-V RV32G Assembler

![GitHub](https://img.shields.io/github/license/riscvsim/assembler)
