var files_dup =
[
    [ "ads1258.vhd", "ads1258_8vhd.html", [
      [ "ads1258", "classads1258.html", "classads1258" ],
      [ "ads1258", "class__ads1258.html", "class__ads1258" ],
      [ "ads1258Ports", "classads1258Ports.html", "classads1258Ports" ],
      [ "ads1258Ports.ads1258_i", "classads1258Ports_1_1ads1258__i.html", "classads1258Ports_1_1ads1258__i" ]
    ] ],
    [ "ads1258accumulator.vhd", "ads1258accumulator_8vhd.html", [
      [ "ads1258accumulator_pkg", "classads1258accumulator__pkg.html", "classads1258accumulator__pkg" ],
      [ "ads1258accumulator_pkg", "class__ads1258accumulator__pkg.html", "class__ads1258accumulator__pkg" ],
      [ "ads1258accumulatorPorts", "classads1258accumulatorPorts.html", "classads1258accumulatorPorts" ],
      [ "ads1258accumulatorPorts.ads1258accumulator_i", "classads1258accumulatorPorts_1_1ads1258accumulator__i.html", "classads1258accumulatorPorts_1_1ads1258accumulator__i" ]
    ] ],
    [ "BuildNumber.vhd", "BuildNumber_8vhd.html", [
      [ "BuildNumberPorts", "classBuildNumberPorts.html", "classBuildNumberPorts" ],
      [ "BuildNumberPorts.BuildNumber", "classBuildNumberPorts_1_1BuildNumber.html", "classBuildNumberPorts_1_1BuildNumber" ]
    ] ],
    [ "ClockDivider.vhd", "ClockDivider_8vhd.html", [
      [ "ClockDividerPorts", "classClockDividerPorts.html", "classClockDividerPorts" ],
      [ "ClockDividerPorts.ClockDivider", "classClockDividerPorts_1_1ClockDivider.html", "classClockDividerPorts_1_1ClockDivider" ]
    ] ],
    [ "ClockDivider2X.vhd", "ClockDivider2X_8vhd.html", [
      [ "ClockDividerPorts", "classClockDividerPorts.html", "classClockDividerPorts" ],
      [ "ClockDividerPorts.ClockDivider", "classClockDividerPorts_1_1ClockDivider.html", "classClockDividerPorts_1_1ClockDivider" ]
    ] ],
    [ "fifo_gen.vhd", "fifo__gen_8vhd.html", [
      [ "fifo", "classfifo.html", "classfifo" ],
      [ "fifo.rtl", "classfifo_1_1rtl.html", "classfifo_1_1rtl" ]
    ] ],
    [ "fifo_gen_tb.vhd", "fifo__gen__tb_8vhd.html", [
      [ "fifo_gen_tb", "classfifo__gen__tb.html", "classfifo__gen__tb" ],
      [ "fifo_gen_tb.rtl", "classfifo__gen__tb_1_1rtl.html", "classfifo__gen__tb_1_1rtl" ]
    ] ],
    [ "FourWireStepperMotor.vhd", "FourWireStepperMotor_8vhd.html", [
      [ "FourWireStepperMotorPorts", "classFourWireStepperMotorPorts.html", "classFourWireStepperMotorPorts" ],
      [ "FourWireStepperMotorPorts.FourWireStepperMotor", "classFourWireStepperMotorPorts_1_1FourWireStepperMotor.html", "classFourWireStepperMotorPorts_1_1FourWireStepperMotor" ]
    ] ],
    [ "FourWireStepperMotorDriver.vhd", "FourWireStepperMotorDriver_8vhd.html", [
      [ "FourWireStepperMotorDriverPorts", "classFourWireStepperMotorDriverPorts.html", "classFourWireStepperMotorDriverPorts" ],
      [ "FourWireStepperMotorDriverPorts.FourWireStepperMotorDriver", "classFourWireStepperMotorDriverPorts_1_1FourWireStepperMotorDriver.html", "classFourWireStepperMotorDriverPorts_1_1FourWireStepperMotorDriver" ]
    ] ],
    [ "gated_fifo.vhd", "gated__fifo_8vhd.html", [
      [ "gated_fifo", "classgated__fifo.html", "classgated__fifo" ],
      [ "gated_fifo.rtl", "classgated__fifo_1_1rtl.html", "classgated__fifo_1_1rtl" ]
    ] ],
    [ "gated_fifo_fram.vhd", "gated__fifo__fram_8vhd.html", [
      [ "gated_fifo_fram", "classgated__fifo__fram.html", "classgated__fifo__fram" ],
      [ "gated_fifo_fram.rtl", "classgated__fifo__fram_1_1rtl.html", "classgated__fifo__fram_1_1rtl" ]
    ] ],
    [ "IBufP1.vhd", "IBufP1_8vhd.html", [
      [ "IBufP1Ports", "classIBufP1Ports.html", "classIBufP1Ports" ],
      [ "IBufP1Ports.IBufP1", "classIBufP1Ports_1_1IBufP1.html", "classIBufP1Ports_1_1IBufP1" ]
    ] ],
    [ "IBufP2.vhd", "IBufP2_8vhd.html", [
      [ "IBufP2Ports", "classIBufP2Ports.html", "classIBufP2Ports" ],
      [ "IBufP2Ports.IBufP2", "classIBufP2Ports_1_1IBufP2.html", "classIBufP2Ports_1_1IBufP2" ]
    ] ],
    [ "IBufP3.vhd", "IBufP3_8vhd.html", [
      [ "IBufP3Ports", "classIBufP3Ports.html", "classIBufP3Ports" ],
      [ "IBufP3Ports.IBufP3", "classIBufP3Ports_1_1IBufP3.html", "classIBufP3Ports_1_1IBufP3" ]
    ] ],
    [ "IOBufP1.vhd", "IOBufP1_8vhd.html", [
      [ "IOBufP2Ports", "classIOBufP2Ports.html", "classIOBufP2Ports" ],
      [ "IOBufP2Ports.IOBufP2", "classIOBufP2Ports_1_1IOBufP2.html", "classIOBufP2Ports_1_1IOBufP2" ]
    ] ],
    [ "IOBufP2.vhd", "IOBufP2_8vhd.html", [
      [ "IOBufP2Ports", "classIOBufP2Ports.html", "classIOBufP2Ports" ],
      [ "IOBufP2Ports.IOBufP2", "classIOBufP2Ports_1_1IOBufP2.html", "classIOBufP2Ports_1_1IOBufP2" ]
    ] ],
    [ "IOBufP3.vhd", "IOBufP3_8vhd.html", [
      [ "IOBufP3Ports", "classIOBufP3Ports.html", "classIOBufP3Ports" ],
      [ "IOBufP3Ports.IOBufP3", "classIOBufP3Ports_1_1IOBufP3.html", "classIOBufP3Ports_1_1IOBufP3" ]
    ] ],
    [ "Ltc2378AccumTrio.vhd", "Ltc2378AccumTrio_8vhd.html", [
      [ "Ltc2378AccumTrioPorts", "classLtc2378AccumTrioPorts.html", "classLtc2378AccumTrioPorts" ],
      [ "Ltc2378AccumTrioPorts.Ltc2378AccumTrio", "classLtc2378AccumTrioPorts_1_1Ltc2378AccumTrio.html", "classLtc2378AccumTrioPorts_1_1Ltc2378AccumTrio" ]
    ] ],
    [ "ltc244x.vhd", "ltc244x_8vhd.html", [
      [ "ltc244xPorts", "classltc244xPorts.html", "classltc244xPorts" ],
      [ "ltc244xPorts.ltc244x_i", "classltc244xPorts_1_1ltc244x__i.html", "classltc244xPorts_1_1ltc244x__i" ]
    ] ],
    [ "ltc244x_autoscan.vhd", "ltc244x__autoscan_8vhd.html", [
      [ "ltc244xAutoscanPorts", "classltc244xAutoscanPorts.html", "classltc244xAutoscanPorts" ],
      [ "ltc244xAutoscanPorts.ltc244x_i", "classltc244xAutoscanPorts_1_1ltc244x__i.html", "classltc244xAutoscanPorts_1_1ltc244x__i" ]
    ] ],
    [ "ltc244x_types.vhd", "ltc244x__types_8vhd.html", [
      [ "ltc244x_types", "classltc244x__types.html", "classltc244x__types" ],
      [ "ltc244x_types", "class__ltc244x__types.html", "class__ltc244x__types" ]
    ] ],
    [ "ltc244xaccumulator.vhd", "ltc244xaccumulator_8vhd.html", [
      [ "ltc244xaccumulatorPorts", "classltc244xaccumulatorPorts.html", "classltc244xaccumulatorPorts" ],
      [ "ltc244xaccumulatorPorts.ltc244xaccumulator_i", "classltc244xaccumulatorPorts_1_1ltc244xaccumulator__i.html", "classltc244xaccumulatorPorts_1_1ltc244xaccumulator__i" ]
    ] ],
    [ "ltc244xaccumulator_types.vhd", "ltc244xaccumulator__types_8vhd.html", [
      [ "ltc244xaccumulator_types", "classltc244xaccumulator__types.html", "classltc244xaccumulator__types" ],
      [ "ltc244xaccumulator_types", "class__ltc244xaccumulator__types.html", "class__ltc244xaccumulator__types" ]
    ] ],
    [ "Main.vhd", "Main_8vhd.html", [
      [ "Main", "classMain.html", "classMain" ],
      [ "Main.architecture_Main", "classMain_1_1architecture__Main.html", "classMain_1_1architecture__Main" ]
    ] ],
    [ "OneShot.vhd", "OneShot_8vhd.html", [
      [ "OneShotPorts", "classOneShotPorts.html", "classOneShotPorts" ],
      [ "OneShotPorts.OneShot", "classOneShotPorts_1_1OneShot.html", "classOneShotPorts_1_1OneShot" ]
    ] ],
    [ "PhaseComparator.vhd", "PhaseComparator_8vhd.html", [
      [ "PhaseComparatorPorts", "classPhaseComparatorPorts.html", "classPhaseComparatorPorts" ],
      [ "PhaseComparatorPorts.PhaseComparatorr", "classPhaseComparatorPorts_1_1PhaseComparatorr.html", "classPhaseComparatorPorts_1_1PhaseComparatorr" ]
    ] ],
    [ "PPSCount.vhd", "PPSCount_8vhd.html", [
      [ "PPSCountPorts", "classPPSCountPorts.html", "classPPSCountPorts" ],
      [ "PPSCountPorts.PPSCount", "classPPSCountPorts_1_1PPSCount.html", "classPPSCountPorts_1_1PPSCount" ]
    ] ],
    [ "RegisterSpace.vhd", "RegisterSpace_8vhd.html", [
      [ "RegisterSpacePorts", "classRegisterSpacePorts.html", "classRegisterSpacePorts" ],
      [ "RegisterSpacePorts.RegisterSpace", "classRegisterSpacePorts_1_1RegisterSpace.html", "classRegisterSpacePorts_1_1RegisterSpace" ]
    ] ],
    [ "RtcCounter.vhd", "RtcCounter_8vhd.html", [
      [ "RtcCounterPorts", "classRtcCounterPorts.html", "classRtcCounterPorts" ],
      [ "RtcCounterPorts.RtcCounter", "classRtcCounterPorts_1_1RtcCounter.html", "classRtcCounterPorts_1_1RtcCounter" ]
    ] ],
    [ "SpiDac.vhd", "SpiDac_8vhd.html", [
      [ "SpiDacPorts", "classSpiDacPorts.html", "classSpiDacPorts" ],
      [ "SpiDacPorts.SpiDac", "classSpiDacPorts_1_1SpiDac.html", "classSpiDacPorts_1_1SpiDac" ]
    ] ],
    [ "SpiDacTrio.vhd", "SpiDacTrio_8vhd.html", [
      [ "SpiDacTrioPorts", "classSpiDacTrioPorts.html", "classSpiDacTrioPorts" ],
      [ "SpiDacTrioPorts.SpiDacTrio", "classSpiDacTrioPorts_1_1SpiDacTrio.html", "classSpiDacTrioPorts_1_1SpiDacTrio" ]
    ] ],
    [ "SpiDevice.vhd", "SpiDevice_8vhd.html", [
      [ "SpiDevicePorts", "classSpiDevicePorts.html", "classSpiDevicePorts" ],
      [ "SpiDevicePorts.SpiDevice", "classSpiDevicePorts_1_1SpiDevice.html", "classSpiDevicePorts_1_1SpiDevice" ]
    ] ],
    [ "SpiExtBus.vhd", "SpiExtBus_8vhd.html", [
      [ "SpiExtBusPorts", "classSpiExtBusPorts.html", "classSpiExtBusPorts" ],
      [ "SpiExtBusPorts.SpiExtBus", "classSpiExtBusPorts_1_1SpiExtBus.html", "classSpiExtBusPorts_1_1SpiExtBus" ]
    ] ],
    [ "SpiExtBusAddrTx.vhd", "SpiExtBusAddrTx_8vhd.html", [
      [ "SpiExtBusAddrTxPorts", "classSpiExtBusAddrTxPorts.html", "classSpiExtBusAddrTxPorts" ],
      [ "SpiExtBusAddrTxPorts.SpiExtBussAddrTx", "classSpiExtBusAddrTxPorts_1_1SpiExtBussAddrTx.html", "classSpiExtBusAddrTxPorts_1_1SpiExtBussAddrTx" ]
    ] ],
    [ "SpiMaster.vhd", "SpiMaster_8vhd.html", [
      [ "SpiMasterPorts", "classSpiMasterPorts.html", "classSpiMasterPorts" ],
      [ "SpiMasterPorts.SpiMaster", "classSpiMasterPorts_1_1SpiMaster.html", "classSpiMasterPorts_1_1SpiMaster" ]
    ] ],
    [ "SpiMasterTrio.vhd", "SpiMasterTrio_8vhd.html", [
      [ "SpiMasterTrioPorts", "classSpiMasterTrioPorts.html", "classSpiMasterTrioPorts" ],
      [ "SpiMasterTrioPorts.SpiMasterTrio", "classSpiMasterTrioPorts_1_1SpiMasterTrio.html", "classSpiMasterTrioPorts_1_1SpiMasterTrio" ]
    ] ],
    [ "UartRxExtClk.vhd", "UartRxExtClk_8vhd.html", [
      [ "UartRxExtClk", "classUartRxExtClk.html", "classUartRxExtClk" ],
      [ "UartRxExtClk.implementation", "classUartRxExtClk_1_1implementation.html", "classUartRxExtClk_1_1implementation" ]
    ] ],
    [ "UartRxFifoExtClk.vhd", "UartRxFifoExtClk_8vhd.html", [
      [ "UartRxFifoExtClk", "classUartRxFifoExtClk.html", "classUartRxFifoExtClk" ],
      [ "UartRxFifoExtClk.implementation", "classUartRxFifoExtClk_1_1implementation.html", "classUartRxFifoExtClk_1_1implementation" ]
    ] ],
    [ "UartRxFifoParity.vhd", "UartRxFifoParity_8vhd.html", [
      [ "UartRxFifoParity", "classUartRxFifoParity.html", "classUartRxFifoParity" ],
      [ "UartRxFifoParity.implementation", "classUartRxFifoParity_1_1implementation.html", "classUartRxFifoParity_1_1implementation" ]
    ] ],
    [ "UartRxParity.vhd", "UartRxParity_8vhd.html", [
      [ "UartRxParity", "classUartRxParity.html", "classUartRxParity" ],
      [ "UartRxParity.Behaviour", "classUartRxParity_1_1Behaviour.html", "classUartRxParity_1_1Behaviour" ]
    ] ],
    [ "UartRxRaw.vhd", "UartRxRaw_8vhd.html", [
      [ "UartRxRaw", "classUartRxRaw.html", "classUartRxRaw" ],
      [ "UartRxRaw.Behaviour", "classUartRxRaw_1_1Behaviour.html", "classUartRxRaw_1_1Behaviour" ]
    ] ],
    [ "UartTx.vhd", "UartTx_8vhd.html", [
      [ "UartTx", "classUartTx.html", "classUartTx" ],
      [ "UartTx.Behaviour", "classUartTx_1_1Behaviour.html", "classUartTx_1_1Behaviour" ]
    ] ],
    [ "UartTxFifo.vhd", "UartTxFifo_8vhd.html", [
      [ "UartTxFifo", "classUartTxFifo.html", "classUartTxFifo" ],
      [ "UartTxFifo.implementation", "classUartTxFifo_1_1implementation.html", "classUartTxFifo_1_1implementation" ]
    ] ],
    [ "UartTxFifoExtClk.vhd", "UartTxFifoExtClk_8vhd.html", [
      [ "UartTxFifoExtClk", "classUartTxFifoExtClk.html", "classUartTxFifoExtClk" ],
      [ "UartTxFifoExtClk.implementation", "classUartTxFifoExtClk_1_1implementation.html", "classUartTxFifoExtClk_1_1implementation" ]
    ] ],
    [ "UartTxFifoParity.vhd", "UartTxFifoParity_8vhd.html", [
      [ "UartTxFifoParity", "classUartTxFifoParity.html", "classUartTxFifoParity" ],
      [ "UartTxFifoParity.implementation", "classUartTxFifoParity_1_1implementation.html", "classUartTxFifoParity_1_1implementation" ]
    ] ],
    [ "UartTxParity.vhd", "UartTxParity_8vhd.html", [
      [ "UartTxParity", "classUartTxParity.html", "classUartTxParity" ],
      [ "UartTxParity.Behaviour", "classUartTxParity_1_1Behaviour.html", "classUartTxParity_1_1Behaviour" ]
    ] ],
    [ "VariableClockDivider.vhd", "VariableClockDivider_8vhd.html", [
      [ "VariableClockDividerPorts", "classVariableClockDividerPorts.html", "classVariableClockDividerPorts" ],
      [ "VariableClockDividerPorts.VariableClockDivider", "classVariableClockDividerPorts_1_1VariableClockDivider.html", "classVariableClockDividerPorts_1_1VariableClockDivider" ]
    ] ],
    [ "VariableClockDivider2X.vhd", "VariableClockDivider2X_8vhd.html", [
      [ "VariableClockDividerPorts", "classVariableClockDividerPorts.html", "classVariableClockDividerPorts" ],
      [ "VariableClockDividerPorts.VariableClockDivider", "classVariableClockDividerPorts_1_1VariableClockDivider.html", "classVariableClockDividerPorts_1_1VariableClockDivider" ]
    ] ],
    [ "VariableOneShot.vhd", "VariableOneShot_8vhd.html", [
      [ "VariableOneShotPorts", "classVariableOneShotPorts.html", "classVariableOneShotPorts" ],
      [ "VariableOneShotPorts.VariableOneShot", "classVariableOneShotPorts_1_1VariableOneShot.html", "classVariableOneShotPorts_1_1VariableOneShot" ]
    ] ]
];