{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506358942693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506358942697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 13:02:22 2017 " "Processing started: Mon Sep 25 13:02:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506358942697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506358942697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506358942697 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1506358943105 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "part2.v(18) " "Verilog HDL Module Instantiation error at part2.v(18): cannot connect instance ports both by order and by name" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 18 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1506358952099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 part2.v(7) " "Verilog HDL Declaration information at part2.v(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1506358952099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 part2.v(7) " "Verilog HDL Declaration information at part2.v(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1506358952099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 part2.v(7) " "Verilog HDL Declaration information at part2.v(7): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1506358952099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 part2.v(7) " "Verilog HDL Declaration information at part2.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1506358952099 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part2 part2.v(3) " "Ignored design unit \"part2\" at part2.v(3) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952099 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "adder part2.v(86) " "Ignored design unit \"adder\" at part2.v(86) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux2to1 part2.v(105) " "Ignored design unit \"mux2to1\" at part2.v(105) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 105 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hexdecoder part2.v(117) " "Ignored design unit \"hexdecoder\" at part2.v(117) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 117 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment0 part2.v(180) " "Ignored design unit \"segment0\" at part2.v(180) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 180 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment1 part2.v(188) " "Ignored design unit \"segment1\" at part2.v(188) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 188 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment2 part2.v(196) " "Ignored design unit \"segment2\" at part2.v(196) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 196 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment3 part2.v(204) " "Ignored design unit \"segment3\" at part2.v(204) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 204 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment4 part2.v(212) " "Ignored design unit \"segment4\" at part2.v(212) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 212 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952100 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment5 part2.v(220) " "Ignored design unit \"segment5\" at part2.v(220) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 220 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952101 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment6 part2.v(228) " "Ignored design unit \"segment6\" at part2.v(228) due to previous errors" {  } { { "part2.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/part2.v" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1506358952101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 0 0 " "Found 0 design units, including 0 entities, in source file part2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506358952101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/output_files/part2.map.smsg " "Generated suppressed messages file D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 3/par2/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506358952114 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506358952173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 25 13:02:32 2017 " "Processing ended: Mon Sep 25 13:02:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506358952173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506358952173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506358952173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506358952173 ""}
