A VHDL project with a MIPS Multi Cycle implementation
