{
  "processor": "Lucent DSP1600",
  "manufacturer": "AT&T/Lucent",
  "year": 1988,
  "schema_version": "1.0",
  "source": "DSP1600 Family Digital Signal Processor datasheet, AT&T/Lucent 1988",
  "instruction_count": 30,
  "instructions": [
    {"mnemonic": "MAC", "opcode": "0x00", "bytes": 2, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "OV", "notes": "Multiply-accumulate, single-cycle"},
    {"mnemonic": "MACD", "opcode": "0x01", "bytes": 2, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "OV", "notes": "MAC with data move"},
    {"mnemonic": "MPY", "opcode": "0x02", "bytes": 2, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "OV", "notes": "Multiply"},
    {"mnemonic": "ADD", "opcode": "0x10", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,C,Z,N", "notes": "Add"},
    {"mnemonic": "SUB", "opcode": "0x11", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,C,Z,N", "notes": "Subtract"},
    {"mnemonic": "AND", "opcode": "0x12", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical AND"},
    {"mnemonic": "OR", "opcode": "0x13", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical OR"},
    {"mnemonic": "XOR", "opcode": "0x14", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical XOR"},
    {"mnemonic": "NEG", "opcode": "0x15", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,Z,N", "notes": "Negate"},
    {"mnemonic": "ABS", "opcode": "0x16", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,Z,N", "notes": "Absolute value"},
    {"mnemonic": "SHL", "opcode": "0x17", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Shift left"},
    {"mnemonic": "SHR", "opcode": "0x18", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Shift right"},
    {"mnemonic": "CMP", "opcode": "0x19", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,C,Z,N", "notes": "Compare"},
    {"mnemonic": "LD", "opcode": "0x20", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load from data memory"},
    {"mnemonic": "LDI", "opcode": "0x21", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate"},
    {"mnemonic": "LDP", "opcode": "0x22", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load with pointer post-modify"},
    {"mnemonic": "ST", "opcode": "0x30", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store to data memory"},
    {"mnemonic": "STP", "opcode": "0x31", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store with pointer post-modify"},
    {"mnemonic": "MOV", "opcode": "0x32", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register-to-register move"},
    {"mnemonic": "BRA", "opcode": "0x40", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch always"},
    {"mnemonic": "BEQ", "opcode": "0x41", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal/zero"},
    {"mnemonic": "BNE", "opcode": "0x42", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BLT", "opcode": "0x43", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if less than"},
    {"mnemonic": "CALL", "opcode": "0x44", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "RET", "opcode": "0x45", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RETI", "opcode": "0x46", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "DO", "opcode": "0x50", "bytes": 2, "cycles": 1, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Hardware loop setup (zero-overhead looping)"},
    {"mnemonic": "SETB", "opcode": "0x60", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Set bit in peripheral register"},
    {"mnemonic": "CLRB", "opcode": "0x61", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Clear bit in peripheral register"},
    {"mnemonic": "NOP", "opcode": "0xFF", "bytes": 2, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
