{
  "results": {
    "dockerfile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "composefile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "devcontainer": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "kustomize": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "helm": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "k8s": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "backstage": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "terraform": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    }
  },
  "info": {
    "id": 403357002,
    "name": "riscv-fw-infrastructure",
    "full_name": "chipsalliance/riscv-fw-infrastructure",
    "owner": {
      "login": "chipsalliance",
      "html_url": "https://github.com/chipsalliance",
      "type": "Organization"
    },
    "html_url": "https://github.com/chipsalliance/riscv-fw-infrastructure",
    "description": "SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...",
    "url": "https://api.github.com/repos/chipsalliance/riscv-fw-infrastructure",
    "clone_url": "https://github.com/chipsalliance/riscv-fw-infrastructure.git",
    "homepage": "",
    "size": 108591,
    "stargazers_count": 11,
    "watchers_count": 11,
    "language": "C"
  }
}