Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 95fedf9cebdd437c807c06f999637897 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_rx_tb_behav xil_defaultlib.data_rx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=25.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.sync_input_default
Compiling module xil_defaultlib.decode_10B8B
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_sync_stag...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_sync_stag...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_a...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.data_rx_default
Compiling module xil_defaultlib.data_rx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_rx_tb_behav
