INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Matth/Documents/Xilinx/disco_dance_floor/disco_dance_floor.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Matth/Documents/Xilinx/disco_dance_floor/disco_dance_floor.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Matth/Documents/Xilinx/disco_dance_floor/disco_dance_floor.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Matth/Documents/Xilinx/disco_dance_floor/disco_dance_floor.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Matth/Documents/Xilinx/disco_dance_floor/disco_dance_floor.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matth/Documents/Xilinx/disco_dance_floor/disco_dance_floor.srcs/sources_1/new/disco_dance_floor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disco_dance_floor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matth/Documents/Xilinx/disco_dance_floor/disco_dance_floor.srcs/sources_1/new/eth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Matth/Documents/Xilinx/disco_dance_floor/disco_dance_floor.srcs/sim_1/new/disco_dance_floor_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disco_dance_floor_tb
