// Seed: 571821791
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6,
    output wand id_7,
    input supply1 id_8,
    output uwire id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12,
    input supply0 id_13,
    output wire id_14,
    output supply0 id_15,
    input wand id_16,
    output uwire id_17,
    output wand id_18,
    input tri0 id_19,
    input tri0 id_20,
    input supply0 id_21,
    input wor id_22,
    input tri0 id_23,
    input tri id_24,
    input supply1 id_25
);
  tri0 id_27 = -1, id_28, id_29, id_30;
  parameter id_31 = 1;
  wire id_32;
  assign module_1.type_11 = 0;
  logic [7:0] id_33;
  wire id_34;
  assign id_33[-1] = 1;
  assign id_14 = 1;
  wire id_35, id_36, id_37;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_0,
      id_3,
      id_2,
      id_1,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_4,
      id_2,
      id_6,
      id_6,
      id_1,
      id_3,
      id_3,
      id_5,
      id_1,
      id_5,
      id_2,
      id_4,
      id_2,
      id_2
  );
endmodule
