{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 10:54:35 2020 " "Info: Processing started: Thu Sep 17 10:54:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Boussole -c Boussole " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Boussole -c Boussole" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boussole.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file boussole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boussole-rtl " "Info: Found design unit 1: boussole-rtl" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 boussole " "Info: Found entity 1: boussole" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-rtl " "Info: Found design unit 1: diviseur-rtl" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Info: Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur1ms.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file diviseur1ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur1ms-rtl " "Info: Found design unit 1: diviseur1ms-rtl" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 diviseur1ms " "Info: Found entity 1: diviseur1ms" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Info: Found design unit 1: pwm-rtl" {  } { { "pwm.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/pwm.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info: Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/pwm.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Boussole " "Info: Elaborating entity \"Boussole\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OUT_1s Boussole.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at Boussole.vhd(18): used implicit default value for signal \"OUT_1s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_pwm Boussole.vhd(22) " "Warning (10541): VHDL Signal Declaration warning at Boussole.vhd(22): used implicit default value for signal \"debug_pwm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETat_HIGHT Boussole.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at Boussole.vhd(23): used implicit default value for signal \"ETat_HIGHT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETAT_LOW Boussole.vhd(24) " "Warning (10541): VHDL Signal Declaration warning at Boussole.vhd(24): used implicit default value for signal \"ETAT_LOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:U0_div1 " "Info: Elaborating entity \"diviseur\" for hierarchy \"diviseur:U0_div1\"" {  } { { "Boussole.vhd" "U0_div1" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur1ms diviseur1ms:U0_div1000 " "Info: Elaborating entity \"diviseur1ms\" for hierarchy \"diviseur1ms:U0_div1000\"" {  } { { "Boussole.vhd" "U0_div1000" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OUT_1s GND " "Warning (13410): Pin \"OUT_1s\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_pwm GND " "Warning (13410): Pin \"debug_pwm\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ETat_HIGHT GND " "Warning (13410): Pin \"ETat_HIGHT\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ETAT_LOW GND " "Warning (13410): Pin \"ETAT_LOW\" is stuck at GND" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Info: Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Info: Implemented 89 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 10:54:37 2020 " "Info: Processing ended: Thu Sep 17 10:54:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 10:54:39 2020 " "Info: Processing started: Thu Sep 17 10:54:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Boussole -c Boussole " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Boussole -c Boussole" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Boussole EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Boussole\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 19 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_1s " "Info: Pin OUT_1s not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT_1s } } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_1s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "diviseur1ms:U0_div1000\|clk_Oo " "Info: Destination node diviseur1ms:U0_div1000\|clk_Oo" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK_50M } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "diviseur1ms:U0_div1000\|clk_Oo  " "Info: Automatically promoted node diviseur1ms:U0_div1000\|clk_Oo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "diviseur1ms:U0_div1000\|clk_Oo~0 " "Info: Destination node diviseur1ms:U0_div1000\|clk_Oo~0" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur1ms:U0_div1000|clk_Oo~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 63 " "Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 54 " "Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 50 " "Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 55 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.479 ns register register " "Info: Estimated most critical path is register to register delay of 4.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns diviseur:U0_div1\|cpt\[14\] 1 REG LAB_X55_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X55_Y17; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur:U0_div1|cpt[14] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.150 ns) 1.099 ns diviseur:U0_div1\|LessThan0~1 2 COMB LAB_X55_Y18 1 " "Info: 2: + IC(0.949 ns) + CELL(0.150 ns) = 1.099 ns; Loc. = LAB_X55_Y18; Fanout = 1; COMB Node = 'diviseur:U0_div1\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { diviseur:U0_div1|cpt[14] diviseur:U0_div1|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.420 ns) 2.140 ns diviseur:U0_div1\|LessThan0~3 3 COMB LAB_X55_Y17 1 " "Info: 3: + IC(0.621 ns) + CELL(0.420 ns) = 2.140 ns; Loc. = LAB_X55_Y17; Fanout = 1; COMB Node = 'diviseur:U0_div1\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { diviseur:U0_div1|LessThan0~1 diviseur:U0_div1|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.705 ns diviseur:U0_div1\|LessThan0~6 4 COMB LAB_X55_Y17 2 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 2.705 ns; Loc. = LAB_X55_Y17; Fanout = 2; COMB Node = 'diviseur:U0_div1\|LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { diviseur:U0_div1|LessThan0~3 diviseur:U0_div1|LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.413 ns) 3.245 ns diviseur:U0_div1\|LessThan0~7 5 COMB LAB_X55_Y17 26 " "Info: 5: + IC(0.127 ns) + CELL(0.413 ns) = 3.245 ns; Loc. = LAB_X55_Y17; Fanout = 26; COMB Node = 'diviseur:U0_div1\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { diviseur:U0_div1|LessThan0~6 diviseur:U0_div1|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.510 ns) 4.479 ns diviseur:U0_div1\|cpt\[10\] 6 REG LAB_X55_Y18 3 " "Info: 6: + IC(0.724 ns) + CELL(0.510 ns) = 4.479 ns; Loc. = LAB_X55_Y18; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { diviseur:U0_div1|LessThan0~7 diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.931 ns ( 43.11 % ) " "Info: Total cell delay = 1.931 ns ( 43.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.548 ns ( 56.89 % ) " "Info: Total interconnect delay = 2.548 ns ( 56.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { diviseur:U0_div1|cpt[14] diviseur:U0_div1|LessThan0~1 diviseur:U0_div1|LessThan0~3 diviseur:U0_div1|LessThan0~6 diviseur:U0_div1|LessThan0~7 diviseur:U0_div1|cpt[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_VALID 0 " "Info: Pin \"DATA_VALID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_1s 0 " "Info: Pin \"OUT_1s\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[0\] 0 " "Info: Pin \"DATA_Compas\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[1\] 0 " "Info: Pin \"DATA_Compas\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[2\] 0 " "Info: Pin \"DATA_Compas\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[3\] 0 " "Info: Pin \"DATA_Compas\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[4\] 0 " "Info: Pin \"DATA_Compas\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[5\] 0 " "Info: Pin \"DATA_Compas\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[6\] 0 " "Info: Pin \"DATA_Compas\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[7\] 0 " "Info: Pin \"DATA_Compas\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_Compas\[8\] 0 " "Info: Pin \"DATA_Compas\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_pwm 0 " "Info: Pin \"debug_pwm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ETat_HIGHT 0 " "Info: Pin \"ETat_HIGHT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ETAT_LOW 0 " "Info: Pin \"ETAT_LOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 10:54:47 2020 " "Info: Processing ended: Thu Sep 17 10:54:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 10:54:48 2020 " "Info: Processing started: Thu Sep 17 10:54:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Boussole -c Boussole " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Boussole -c Boussole" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 10:54:51 2020 " "Info: Processing ended: Thu Sep 17 10:54:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 10:54:52 2020 " "Info: Processing started: Thu Sep 17 10:54:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Boussole -c Boussole --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Boussole -c Boussole --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50M " "Info: Assuming node \"CLK_50M\" is an undefined clock" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "diviseur1ms:U0_div1000\|clk_Oo " "Info: Detected ripple clock \"diviseur1ms:U0_div1000\|clk_Oo\" as buffer" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "diviseur1ms:U0_div1000\|clk_Oo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50M register diviseur:U0_div1\|cpt\[7\] register diviseur:U0_div1\|cpt\[10\] 241.2 MHz 4.146 ns Internal " "Info: Clock \"CLK_50M\" has Internal fmax of 241.2 MHz between source register \"diviseur:U0_div1\|cpt\[7\]\" and destination register \"diviseur:U0_div1\|cpt\[10\]\" (period= 4.146 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.932 ns + Longest register register " "Info: + Longest register to register delay is 3.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns diviseur:U0_div1\|cpt\[7\] 1 REG LCFF_X55_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y18_N21; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.398 ns) 0.739 ns diviseur:U0_div1\|LessThan0~2 2 COMB LCCOMB_X55_Y18_N2 1 " "Info: 2: + IC(0.341 ns) + CELL(0.398 ns) = 0.739 ns; Loc. = LCCOMB_X55_Y18_N2; Fanout = 1; COMB Node = 'diviseur:U0_div1\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { diviseur:U0_div1|cpt[7] diviseur:U0_div1|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.438 ns) 1.900 ns diviseur:U0_div1\|LessThan0~3 3 COMB LCCOMB_X55_Y17_N26 1 " "Info: 3: + IC(0.723 ns) + CELL(0.438 ns) = 1.900 ns; Loc. = LCCOMB_X55_Y17_N26; Fanout = 1; COMB Node = 'diviseur:U0_div1\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { diviseur:U0_div1|LessThan0~2 diviseur:U0_div1|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 2.295 ns diviseur:U0_div1\|LessThan0~6 4 COMB LCCOMB_X55_Y17_N28 2 " "Info: 4: + IC(0.246 ns) + CELL(0.149 ns) = 2.295 ns; Loc. = LCCOMB_X55_Y17_N28; Fanout = 2; COMB Node = 'diviseur:U0_div1\|LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { diviseur:U0_div1|LessThan0~3 diviseur:U0_div1|LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.699 ns diviseur:U0_div1\|LessThan0~7 5 COMB LCCOMB_X55_Y17_N30 26 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 2.699 ns; Loc. = LCCOMB_X55_Y17_N30; Fanout = 26; COMB Node = 'diviseur:U0_div1\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { diviseur:U0_div1|LessThan0~6 diviseur:U0_div1|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.510 ns) 3.932 ns diviseur:U0_div1\|cpt\[10\] 6 REG LCFF_X55_Y18_N27 3 " "Info: 6: + IC(0.723 ns) + CELL(0.510 ns) = 3.932 ns; Loc. = LCFF_X55_Y18_N27; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { diviseur:U0_div1|LessThan0~7 diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 41.84 % ) " "Info: Total cell delay = 1.645 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.287 ns ( 58.16 % ) " "Info: Total interconnect delay = 2.287 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.932 ns" { diviseur:U0_div1|cpt[7] diviseur:U0_div1|LessThan0~2 diviseur:U0_div1|LessThan0~3 diviseur:U0_div1|LessThan0~6 diviseur:U0_div1|LessThan0~7 diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.932 ns" { diviseur:U0_div1|cpt[7] {} diviseur:U0_div1|LessThan0~2 {} diviseur:U0_div1|LessThan0~3 {} diviseur:U0_div1|LessThan0~6 {} diviseur:U0_div1|LessThan0~7 {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.341ns 0.723ns 0.246ns 0.254ns 0.723ns } { 0.000ns 0.398ns 0.438ns 0.149ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 2.661 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50M\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.092 ns CLK_50M~clkctrl 2 COMB CLKCTRL_G2 53 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'CLK_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50M CLK_50M~clkctrl } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.661 ns diviseur:U0_div1\|cpt\[10\] 3 REG LCFF_X55_Y18_N27 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X55_Y18_N27; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK_50M~clkctrl diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 56.78 % ) " "Info: Total cell delay = 1.511 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.150 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50M\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.092 ns CLK_50M~clkctrl 2 COMB CLKCTRL_G2 53 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'CLK_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50M CLK_50M~clkctrl } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.661 ns diviseur:U0_div1\|cpt\[7\] 3 REG LCFF_X55_Y18_N21 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X55_Y18_N21; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK_50M~clkctrl diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 56.78 % ) " "Info: Total cell delay = 1.511 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.150 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.932 ns" { diviseur:U0_div1|cpt[7] diviseur:U0_div1|LessThan0~2 diviseur:U0_div1|LessThan0~3 diviseur:U0_div1|LessThan0~6 diviseur:U0_div1|LessThan0~7 diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.932 ns" { diviseur:U0_div1|cpt[7] {} diviseur:U0_div1|LessThan0~2 {} diviseur:U0_div1|LessThan0~3 {} diviseur:U0_div1|LessThan0~6 {} diviseur:U0_div1|LessThan0~7 {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.341ns 0.723ns 0.246ns 0.254ns 0.723ns } { 0.000ns 0.398ns 0.438ns 0.149ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cptHigth\[0\] RAZ_N CLK_50M 1.142 ns register " "Info: tsu for register \"cptHigth\[0\]\" (data pin = \"RAZ_N\", clock pin = \"CLK_50M\") is 1.142 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.912 ns + Longest pin register " "Info: + Longest pin to register delay is 7.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RAZ_N 1 PIN PIN_V2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_V2; Fanout = 18; PIN Node = 'RAZ_N'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAZ_N } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.430 ns) + CELL(0.660 ns) 7.912 ns cptHigth\[0\] 2 REG LCFF_X59_Y1_N9 3 " "Info: 2: + IC(6.430 ns) + CELL(0.660 ns) = 7.912 ns; Loc. = LCFF_X59_Y1_N9; Fanout = 3; REG Node = 'cptHigth\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.090 ns" { RAZ_N cptHigth[0] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 18.73 % ) " "Info: Total cell delay = 1.482 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.430 ns ( 81.27 % ) " "Info: Total interconnect delay = 6.430 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { RAZ_N cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.912 ns" { RAZ_N {} RAZ_N~combout {} cptHigth[0] {} } { 0.000ns 0.000ns 6.430ns } { 0.000ns 0.822ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 6.734 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50M\" to destination register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.787 ns) 3.951 ns diviseur1ms:U0_div1000\|clk_Oo 2 REG LCFF_X24_Y35_N3 2 " "Info: 2: + IC(2.190 ns) + CELL(0.787 ns) = 3.951 ns; Loc. = LCFF_X24_Y35_N3; Fanout = 2; REG Node = 'diviseur1ms:U0_div1000\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.000 ns) 5.159 ns diviseur1ms:U0_div1000\|clk_Oo~clkctrl 3 COMB CLKCTRL_G10 18 " "Info: 3: + IC(1.208 ns) + CELL(0.000 ns) = 5.159 ns; Loc. = CLKCTRL_G10; Fanout = 18; COMB Node = 'diviseur1ms:U0_div1000\|clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.734 ns cptHigth\[0\] 4 REG LCFF_X59_Y1_N9 3 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 6.734 ns; Loc. = LCFF_X59_Y1_N9; Fanout = 3; REG Node = 'cptHigth\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 34.13 % ) " "Info: Total cell delay = 2.298 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 65.87 % ) " "Info: Total interconnect delay = 4.436 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} cptHigth[0] {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { RAZ_N cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.912 ns" { RAZ_N {} RAZ_N~combout {} cptHigth[0] {} } { 0.000ns 0.000ns 6.430ns } { 0.000ns 0.822ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} cptHigth[0] {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50M DATA_Compas\[8\] DATA_Compas\[8\]~reg0 11.737 ns register " "Info: tco from clock \"CLK_50M\" to destination pin \"DATA_Compas\[8\]\" through register \"DATA_Compas\[8\]~reg0\" is 11.737 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M source 6.734 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50M\" to source register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.787 ns) 3.951 ns diviseur1ms:U0_div1000\|clk_Oo 2 REG LCFF_X24_Y35_N3 2 " "Info: 2: + IC(2.190 ns) + CELL(0.787 ns) = 3.951 ns; Loc. = LCFF_X24_Y35_N3; Fanout = 2; REG Node = 'diviseur1ms:U0_div1000\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.000 ns) 5.159 ns diviseur1ms:U0_div1000\|clk_Oo~clkctrl 3 COMB CLKCTRL_G10 18 " "Info: 3: + IC(1.208 ns) + CELL(0.000 ns) = 5.159 ns; Loc. = CLKCTRL_G10; Fanout = 18; COMB Node = 'diviseur1ms:U0_div1000\|clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.734 ns DATA_Compas\[8\]~reg0 4 REG LCFF_X59_Y1_N31 1 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 6.734 ns; Loc. = LCFF_X59_Y1_N31; Fanout = 1; REG Node = 'DATA_Compas\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { diviseur1ms:U0_div1000|clk_Oo~clkctrl DATA_Compas[8]~reg0 } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 34.13 % ) " "Info: Total cell delay = 2.298 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 65.87 % ) " "Info: Total interconnect delay = 4.436 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl DATA_Compas[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} DATA_Compas[8]~reg0 {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.753 ns + Longest register pin " "Info: + Longest register to pin delay is 4.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_Compas\[8\]~reg0 1 REG LCFF_X59_Y1_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y1_N31; Fanout = 1; REG Node = 'DATA_Compas\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_Compas[8]~reg0 } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(2.458 ns) 4.753 ns DATA_Compas\[8\] 2 PIN PIN_Y12 0 " "Info: 2: + IC(2.295 ns) + CELL(2.458 ns) = 4.753 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'DATA_Compas\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { DATA_Compas[8]~reg0 DATA_Compas[8] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 51.71 % ) " "Info: Total cell delay = 2.458 ns ( 51.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 48.29 % ) " "Info: Total interconnect delay = 2.295 ns ( 48.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { DATA_Compas[8]~reg0 DATA_Compas[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.753 ns" { DATA_Compas[8]~reg0 {} DATA_Compas[8] {} } { 0.000ns 2.295ns } { 0.000ns 2.458ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl DATA_Compas[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} DATA_Compas[8]~reg0 {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { DATA_Compas[8]~reg0 DATA_Compas[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.753 ns" { DATA_Compas[8]~reg0 {} DATA_Compas[8] {} } { 0.000ns 2.295ns } { 0.000ns 2.458ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "continu DATA_VALID 11.196 ns Longest " "Info: Longest tpd from source pin \"continu\" to destination pin \"DATA_VALID\" is 11.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.802 ns) 0.802 ns continu 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.802 ns) = 0.802 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'continu'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { continu } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.068 ns) + CELL(0.438 ns) 7.308 ns DATA_VALID~0 2 COMB LCCOMB_X56_Y13_N16 1 " "Info: 2: + IC(6.068 ns) + CELL(0.438 ns) = 7.308 ns; Loc. = LCCOMB_X56_Y13_N16; Fanout = 1; COMB Node = 'DATA_VALID~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { continu DATA_VALID~0 } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(2.556 ns) 11.196 ns DATA_VALID 3 PIN PIN_V23 0 " "Info: 3: + IC(1.332 ns) + CELL(2.556 ns) = 11.196 ns; Loc. = PIN_V23; Fanout = 0; PIN Node = 'DATA_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.888 ns" { DATA_VALID~0 DATA_VALID } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 33.90 % ) " "Info: Total cell delay = 3.796 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 66.10 % ) " "Info: Total interconnect delay = 7.400 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.196 ns" { continu DATA_VALID~0 DATA_VALID } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.196 ns" { continu {} continu~combout {} DATA_VALID~0 {} DATA_VALID {} } { 0.000ns 0.000ns 6.068ns 1.332ns } { 0.000ns 0.802ns 0.438ns 2.556ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cptHigth\[0\] IN_PWM_COMPAS CLK_50M 0.256 ns register " "Info: th for register \"cptHigth\[0\]\" (data pin = \"IN_PWM_COMPAS\", clock pin = \"CLK_50M\") is 0.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 6.734 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50M\" to destination register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.787 ns) 3.951 ns diviseur1ms:U0_div1000\|clk_Oo 2 REG LCFF_X24_Y35_N3 2 " "Info: 2: + IC(2.190 ns) + CELL(0.787 ns) = 3.951 ns; Loc. = LCFF_X24_Y35_N3; Fanout = 2; REG Node = 'diviseur1ms:U0_div1000\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.000 ns) 5.159 ns diviseur1ms:U0_div1000\|clk_Oo~clkctrl 3 COMB CLKCTRL_G10 18 " "Info: 3: + IC(1.208 ns) + CELL(0.000 ns) = 5.159 ns; Loc. = CLKCTRL_G10; Fanout = 18; COMB Node = 'diviseur1ms:U0_div1000\|clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.734 ns cptHigth\[0\] 4 REG LCFF_X59_Y1_N9 3 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 6.734 ns; Loc. = LCFF_X59_Y1_N9; Fanout = 3; REG Node = 'cptHigth\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 34.13 % ) " "Info: Total cell delay = 2.298 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 65.87 % ) " "Info: Total interconnect delay = 4.436 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} cptHigth[0] {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.744 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns IN_PWM_COMPAS 1 PIN PIN_W23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_W23; Fanout = 18; PIN Node = 'IN_PWM_COMPAS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PWM_COMPAS } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.422 ns) + CELL(0.510 ns) 6.744 ns cptHigth\[0\] 2 REG LCFF_X59_Y1_N9 3 " "Info: 2: + IC(5.422 ns) + CELL(0.510 ns) = 6.744 ns; Loc. = LCFF_X59_Y1_N9; Fanout = 3; REG Node = 'cptHigth\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { IN_PWM_COMPAS cptHigth[0] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.322 ns ( 19.60 % ) " "Info: Total cell delay = 1.322 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.422 ns ( 80.40 % ) " "Info: Total interconnect delay = 5.422 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { IN_PWM_COMPAS cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { IN_PWM_COMPAS {} IN_PWM_COMPAS~combout {} cptHigth[0] {} } { 0.000ns 0.000ns 5.422ns } { 0.000ns 0.812ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} cptHigth[0] {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { IN_PWM_COMPAS cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { IN_PWM_COMPAS {} IN_PWM_COMPAS~combout {} cptHigth[0] {} } { 0.000ns 0.000ns 5.422ns } { 0.000ns 0.812ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 10:54:53 2020 " "Info: Processing ended: Thu Sep 17 10:54:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
