{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 13:56:58 2023 " "Info: Processing started: Thu Nov 09 13:56:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cu -c cu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cu -c cu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Sig_RegDest\[0\]\$latch " "Warning: Node \"Sig_RegDest\[0\]\$latch\" is a latch" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "OP_In\[1\] " "Info: Assuming node \"OP_In\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "OP_In\[0\] " "Info: Assuming node \"OP_In\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "OP_In\[4\] " "Info: Assuming node \"OP_In\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "OP_In\[5\] " "Info: Assuming node \"OP_In\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "OP_In\[2\] " "Info: Assuming node \"OP_In\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "OP_In\[3\] " "Info: Assuming node \"OP_In\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~0 " "Info: Detected gated clock \"Equal3~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Sig_RegDest\[0\]\$latch FUNCT_In\[0\] OP_In\[1\] 6.287 ns register " "Info: tsu for register \"Sig_RegDest\[0\]\$latch\" (data pin = \"FUNCT_In\[0\]\", clock pin = \"OP_In\[1\]\") is 6.287 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.982 ns + Longest pin register " "Info: + Longest pin to register delay is 7.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns FUNCT_In\[0\] 1 PIN PIN_B16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B16; Fanout = 1; PIN Node = 'FUNCT_In\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNCT_In[0] } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.323 ns) + CELL(0.398 ns) 6.561 ns Sig_ALUCtrl~0 2 COMB LCCOMB_X43_Y50_N6 2 " "Info: 2: + IC(5.323 ns) + CELL(0.398 ns) = 6.561 ns; Loc. = LCCOMB_X43_Y50_N6; Fanout = 2; COMB Node = 'Sig_ALUCtrl~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { FUNCT_In[0] Sig_ALUCtrl~0 } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 7.276 ns Equal1~0 3 COMB LCCOMB_X43_Y50_N20 2 " "Info: 3: + IC(0.277 ns) + CELL(0.438 ns) = 7.276 ns; Loc. = LCCOMB_X43_Y50_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Sig_ALUCtrl~0 Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.982 ns Sig_RegDest\[0\]\$latch 4 REG LCCOMB_X43_Y50_N14 1 " "Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 7.982 ns; Loc. = LCCOMB_X43_Y50_N14; Fanout = 1; REG Node = 'Sig_RegDest\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Equal1~0 Sig_RegDest[0]$latch } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 26.48 % ) " "Info: Total cell delay = 2.114 ns ( 26.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.868 ns ( 73.52 % ) " "Info: Total interconnect delay = 5.868 ns ( 73.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { FUNCT_In[0] Sig_ALUCtrl~0 Equal1~0 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.982 ns" { FUNCT_In[0] {} FUNCT_In[0]~combout {} Sig_ALUCtrl~0 {} Equal1~0 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 5.323ns 0.277ns 0.268ns } { 0.000ns 0.840ns 0.398ns 0.438ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.683 ns + " "Info: + Micro setup delay of destination is 0.683 ns" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OP_In\[1\] destination 2.378 ns - Shortest register " "Info: - Shortest clock path from clock \"OP_In\[1\]\" to destination register is 2.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns OP_In\[1\] 1 CLK PIN_G15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 6; CLK Node = 'OP_In\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_In[1] } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.150 ns) 1.971 ns Equal0~1 2 COMB LCCOMB_X43_Y50_N12 2 " "Info: 2: + IC(0.862 ns) + CELL(0.150 ns) = 1.971 ns; Loc. = LCCOMB_X43_Y50_N12; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { OP_In[1] Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.378 ns Sig_RegDest\[0\]\$latch 3 REG LCCOMB_X43_Y50_N14 1 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 2.378 ns; Loc. = LCCOMB_X43_Y50_N14; Fanout = 1; REG Node = 'Sig_RegDest\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 52.94 % ) " "Info: Total cell delay = 1.259 ns ( 52.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 47.06 % ) " "Info: Total interconnect delay = 1.119 ns ( 47.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { OP_In[1] Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.378 ns" { OP_In[1] {} OP_In[1]~combout {} Equal0~1 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 0.862ns 0.257ns } { 0.000ns 0.959ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { FUNCT_In[0] Sig_ALUCtrl~0 Equal1~0 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.982 ns" { FUNCT_In[0] {} FUNCT_In[0]~combout {} Sig_ALUCtrl~0 {} Equal1~0 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 5.323ns 0.277ns 0.268ns } { 0.000ns 0.840ns 0.398ns 0.438ns 0.438ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { OP_In[1] Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.378 ns" { OP_In[1] {} OP_In[1]~combout {} Equal0~1 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 0.862ns 0.257ns } { 0.000ns 0.959ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OP_In\[5\] Sig_RegDest\[0\] Sig_RegDest\[0\]\$latch 6.510 ns register " "Info: tco from clock \"OP_In\[5\]\" to destination pin \"Sig_RegDest\[0\]\" through register \"Sig_RegDest\[0\]\$latch\" is 6.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OP_In\[5\] source 3.127 ns + Longest register " "Info: + Longest clock path from clock \"OP_In\[5\]\" to source register is 3.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns OP_In\[5\] 1 CLK PIN_D15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D15; Fanout = 5; CLK Node = 'OP_In\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_In[5] } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.376 ns) 2.186 ns Equal3~0 2 COMB LCCOMB_X43_Y50_N4 4 " "Info: 2: + IC(0.980 ns) + CELL(0.376 ns) = 2.186 ns; Loc. = LCCOMB_X43_Y50_N4; Fanout = 4; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { OP_In[5] Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.720 ns Equal0~1 3 COMB LCCOMB_X43_Y50_N12 2 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 2.720 ns; Loc. = LCCOMB_X43_Y50_N12; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Equal3~0 Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.127 ns Sig_RegDest\[0\]\$latch 4 REG LCCOMB_X43_Y50_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 3.127 ns; Loc. = LCCOMB_X43_Y50_N14; Fanout = 1; REG Node = 'Sig_RegDest\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 52.16 % ) " "Info: Total cell delay = 1.631 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 47.84 % ) " "Info: Total interconnect delay = 1.496 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { OP_In[5] Equal3~0 Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { OP_In[5] {} OP_In[5]~combout {} Equal3~0 {} Equal0~1 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 0.980ns 0.259ns 0.257ns } { 0.000ns 0.830ns 0.376ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.383 ns + Longest register pin " "Info: + Longest register to pin delay is 3.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sig_RegDest\[0\]\$latch 1 REG LCCOMB_X43_Y50_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y50_N14; Fanout = 1; REG Node = 'Sig_RegDest\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sig_RegDest[0]$latch } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(2.798 ns) 3.383 ns Sig_RegDest\[0\] 2 PIN PIN_B14 0 " "Info: 2: + IC(0.585 ns) + CELL(2.798 ns) = 3.383 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'Sig_RegDest\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { Sig_RegDest[0]$latch Sig_RegDest[0] } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 82.71 % ) " "Info: Total cell delay = 2.798 ns ( 82.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.585 ns ( 17.29 % ) " "Info: Total interconnect delay = 0.585 ns ( 17.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { Sig_RegDest[0]$latch Sig_RegDest[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.383 ns" { Sig_RegDest[0]$latch {} Sig_RegDest[0] {} } { 0.000ns 0.585ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { OP_In[5] Equal3~0 Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { OP_In[5] {} OP_In[5]~combout {} Equal3~0 {} Equal0~1 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 0.980ns 0.259ns 0.257ns } { 0.000ns 0.830ns 0.376ns 0.275ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { Sig_RegDest[0]$latch Sig_RegDest[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.383 ns" { Sig_RegDest[0]$latch {} Sig_RegDest[0] {} } { 0.000ns 0.585ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "FUNCT_In\[0\] Sig_RegWrite 11.804 ns Longest " "Info: Longest tpd from source pin \"FUNCT_In\[0\]\" to destination pin \"Sig_RegWrite\" is 11.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns FUNCT_In\[0\] 1 PIN PIN_B16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B16; Fanout = 1; PIN Node = 'FUNCT_In\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNCT_In[0] } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.323 ns) + CELL(0.398 ns) 6.561 ns Sig_ALUCtrl~0 2 COMB LCCOMB_X43_Y50_N6 2 " "Info: 2: + IC(5.323 ns) + CELL(0.398 ns) = 6.561 ns; Loc. = LCCOMB_X43_Y50_N6; Fanout = 2; COMB Node = 'Sig_ALUCtrl~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { FUNCT_In[0] Sig_ALUCtrl~0 } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 7.276 ns Equal1~0 3 COMB LCCOMB_X43_Y50_N20 2 " "Info: 3: + IC(0.277 ns) + CELL(0.438 ns) = 7.276 ns; Loc. = LCCOMB_X43_Y50_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Sig_ALUCtrl~0 Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 7.983 ns Sig_RegWrite~0 4 COMB LCCOMB_X43_Y50_N0 1 " "Info: 4: + IC(0.270 ns) + CELL(0.437 ns) = 7.983 ns; Loc. = LCCOMB_X43_Y50_N0; Fanout = 1; COMB Node = 'Sig_RegWrite~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { Equal1~0 Sig_RegWrite~0 } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(2.788 ns) 11.804 ns Sig_RegWrite 5 PIN PIN_C16 0 " "Info: 5: + IC(1.033 ns) + CELL(2.788 ns) = 11.804 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'Sig_RegWrite'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { Sig_RegWrite~0 Sig_RegWrite } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.901 ns ( 41.52 % ) " "Info: Total cell delay = 4.901 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.903 ns ( 58.48 % ) " "Info: Total interconnect delay = 6.903 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.804 ns" { FUNCT_In[0] Sig_ALUCtrl~0 Equal1~0 Sig_RegWrite~0 Sig_RegWrite } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.804 ns" { FUNCT_In[0] {} FUNCT_In[0]~combout {} Sig_ALUCtrl~0 {} Equal1~0 {} Sig_RegWrite~0 {} Sig_RegWrite {} } { 0.000ns 0.000ns 5.323ns 0.277ns 0.270ns 1.033ns } { 0.000ns 0.840ns 0.398ns 0.438ns 0.437ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Sig_RegDest\[0\]\$latch FUNCT_In\[5\] OP_In\[5\] -3.883 ns register " "Info: th for register \"Sig_RegDest\[0\]\$latch\" (data pin = \"FUNCT_In\[5\]\", clock pin = \"OP_In\[5\]\") is -3.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OP_In\[5\] destination 3.127 ns + Longest register " "Info: + Longest clock path from clock \"OP_In\[5\]\" to destination register is 3.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns OP_In\[5\] 1 CLK PIN_D15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D15; Fanout = 5; CLK Node = 'OP_In\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_In[5] } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.376 ns) 2.186 ns Equal3~0 2 COMB LCCOMB_X43_Y50_N4 4 " "Info: 2: + IC(0.980 ns) + CELL(0.376 ns) = 2.186 ns; Loc. = LCCOMB_X43_Y50_N4; Fanout = 4; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { OP_In[5] Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.720 ns Equal0~1 3 COMB LCCOMB_X43_Y50_N12 2 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 2.720 ns; Loc. = LCCOMB_X43_Y50_N12; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Equal3~0 Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.127 ns Sig_RegDest\[0\]\$latch 4 REG LCCOMB_X43_Y50_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 3.127 ns; Loc. = LCCOMB_X43_Y50_N14; Fanout = 1; REG Node = 'Sig_RegDest\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 52.16 % ) " "Info: Total cell delay = 1.631 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 47.84 % ) " "Info: Total interconnect delay = 1.496 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { OP_In[5] Equal3~0 Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { OP_In[5] {} OP_In[5]~combout {} Equal3~0 {} Equal0~1 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 0.980ns 0.259ns 0.257ns } { 0.000ns 0.830ns 0.376ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.010 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns FUNCT_In\[5\] 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'FUNCT_In\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FUNCT_In[5] } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.044 ns) + CELL(0.420 ns) 6.304 ns Equal1~0 2 COMB LCCOMB_X43_Y50_N20 2 " "Info: 2: + IC(5.044 ns) + CELL(0.420 ns) = 6.304 ns; Loc. = LCCOMB_X43_Y50_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.464 ns" { FUNCT_In[5] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.010 ns Sig_RegDest\[0\]\$latch 3 REG LCCOMB_X43_Y50_N14 1 " "Info: 3: + IC(0.268 ns) + CELL(0.438 ns) = 7.010 ns; Loc. = LCCOMB_X43_Y50_N14; Fanout = 1; REG Node = 'Sig_RegDest\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Equal1~0 Sig_RegDest[0]$latch } "NODE_NAME" } } { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.698 ns ( 24.22 % ) " "Info: Total cell delay = 1.698 ns ( 24.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.312 ns ( 75.78 % ) " "Info: Total interconnect delay = 5.312 ns ( 75.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.010 ns" { FUNCT_In[5] Equal1~0 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.010 ns" { FUNCT_In[5] {} FUNCT_In[5]~combout {} Equal1~0 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 5.044ns 0.268ns } { 0.000ns 0.840ns 0.420ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { OP_In[5] Equal3~0 Equal0~1 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { OP_In[5] {} OP_In[5]~combout {} Equal3~0 {} Equal0~1 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 0.980ns 0.259ns 0.257ns } { 0.000ns 0.830ns 0.376ns 0.275ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.010 ns" { FUNCT_In[5] Equal1~0 Sig_RegDest[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.010 ns" { FUNCT_In[5] {} FUNCT_In[5]~combout {} Equal1~0 {} Sig_RegDest[0]$latch {} } { 0.000ns 0.000ns 5.044ns 0.268ns } { 0.000ns 0.840ns 0.420ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 13:56:58 2023 " "Info: Processing ended: Thu Nov 09 13:56:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
