###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Sep 20 11:29:33 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.051
  Arrival Time                  0.104
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] ^    |            | 0.000 |       |   0.000 |   -0.052 | 
     | U0_ALU/FE_PHC17_SI_3_  | A ^ -> Y ^ | DLY1X1M    | 0.040 | 0.103 |   0.103 |    0.051 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI ^       | SDFFRHQX1M | 0.040 | 0.000 |   0.104 |    0.051 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.142 |       |   0.000 |    0.052 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.002 |    0.054 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.142 | 0.002 |   0.002 |    0.054 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.736
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.846
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.071 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.054 | 
     | scan_clk__L2_I0                              | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.037 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.108 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.161 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.210 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.258 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.306 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.359 | 
     | scan_clk__L9_I0                              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.387 | 
     | scan_clk__L10_I0                             | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.410 | 
     | U3_mux2X1/U1                                 | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.518 | 
     | UART_TX_SCAN_CLK__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.598 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/parity_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.067 | 0.177 |   0.846 |    0.775 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0]  | SI ^        | SDFFRQX2M  | 0.067 | 0.000 |   0.846 |    0.775 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.088 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.179 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.249 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.303 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.352 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.400 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.448 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.501 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.529 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.552 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.660 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.771 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.156 | 0.036 |   0.736 |    0.807 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.849
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.074 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.057 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.034 | 
     | U1_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.174 | 0.160 |   0.268 |    0.194 | 
     | U1_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.173 |   0.440 |    0.367 | 
     | U1_ClkDiv/div_clk__Exclude_0              | A ^ -> Y ^  | CLKBUFX1M  | 0.146 | 0.111 |   0.552 |    0.478 | 
     | U1_ClkDiv/FE_PHC18_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.109 | 0.296 |   0.848 |    0.774 | 
     | U1_ClkDiv/odd_edge_tog_reg                | SI ^        | SDFFSQX1M  | 0.109 | 0.001 |   0.849 |    0.775 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.074 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.091 | 
     | scan_clk__L2_I0            | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.182 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.174 | 0.160 |   0.268 |    0.341 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.068 |   0.336 |    0.410 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.045 |   0.381 |    0.455 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.433 |    0.507 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.458 |    0.532 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.507 |    0.581 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.554 |    0.628 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.601 |    0.675 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.648 |    0.722 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.050 |   0.698 |    0.772 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.029 | 0.023 |   0.721 |    0.795 | 
     | U1_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.030 | 0.005 |   0.726 |    0.800 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.746
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.074 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.057 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.042 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.091 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.171 |   0.336 |    0.262 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.404 |    0.330 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.404 |    0.330 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.510 |    0.436 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.589 |    0.515 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.034 | 0.157 |   0.746 |    0.672 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.034 | 0.000 |   0.746 |    0.672 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.074 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.091 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.106 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.239 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.068 |   0.233 |    0.307 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.045 |   0.279 |    0.353 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.331 |    0.405 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.025 |   0.356 |    0.430 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.014 | 0.017 |   0.373 |    0.447 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.429 |    0.503 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.429 |    0.503 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.535 |    0.609 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.614 |    0.688 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.061 | 0.010 |   0.624 |    0.698 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.740
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.074 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.057 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.042 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.091 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.171 |   0.336 |    0.262 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.404 |    0.330 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.404 |    0.330 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.510 |    0.435 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.589 |    0.515 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.038 | 0.151 |   0.740 |    0.666 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.038 | 0.000 |   0.740 |    0.666 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.074 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.091 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.106 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.239 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.068 |   0.233 |    0.308 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.045 |   0.279 |    0.353 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.405 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.025 |   0.356 |    0.430 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.014 | 0.017 |   0.373 |    0.447 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.429 |    0.503 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.429 |    0.503 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.535 |    0.609 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.614 |    0.688 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.060 | 0.004 |   0.618 |    0.692 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.751
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.080 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.063 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.048 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.085 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.171 |   0.336 |    0.256 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.404 |    0.324 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.404 |    0.324 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.510 |    0.429 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.589 |    0.508 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.041 | 0.162 |   0.751 |    0.671 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.041 | 0.000 |   0.751 |    0.671 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.080 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.098 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.112 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.246 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.068 |   0.233 |    0.314 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.045 |   0.279 |    0.359 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.411 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.025 |   0.356 |    0.436 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.014 | 0.017 |   0.373 |    0.453 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.429 |    0.509 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.429 |    0.509 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.535 |    0.615 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.614 |    0.694 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.061 | 0.010 |   0.624 |    0.704 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.751
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.081 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.063 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.049 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.085 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.171 |   0.336 |    0.256 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.404 |    0.324 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.404 |    0.324 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.510 |    0.429 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.589 |    0.508 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.040 | 0.162 |   0.751 |    0.671 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.040 | 0.000 |   0.751 |    0.671 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.081 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.098 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.113 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.246 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.068 |   0.233 |    0.314 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.045 |   0.279 |    0.359 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.331 |    0.411 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.025 |   0.356 |    0.436 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.014 | 0.017 |   0.373 |    0.453 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.429 |    0.510 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.429 |    0.510 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.535 |    0.615 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.614 |    0.694 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.061 | 0.009 |   0.623 |    0.704 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.759
  Arrival Time                  0.842
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.083 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.066 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.025 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.096 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.149 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.199 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.247 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.295 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.347 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.375 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.398 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.507 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.586 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.060 | 0.173 |   0.842 |    0.759 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.060 | 0.000 |   0.842 |    0.759 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.083 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.100 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.191 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.261 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.315 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.364 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.412 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.460 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.513 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.541 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.564 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.672 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.783 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.713 |    0.796 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.759
  Arrival Time                  0.842
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.083 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.066 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.025 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.096 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.149 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.198 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.246 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.294 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.347 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.375 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.398 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.506 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.586 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.061 | 0.173 |   0.842 |    0.759 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.061 | 0.000 |   0.842 |    0.759 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.083 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.100 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.191 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.261 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.315 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.364 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.412 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.460 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.513 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.541 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.564 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.672 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.783 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.713 |    0.796 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.758
  Arrival Time                  0.843
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.084 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.067 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.024 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.094 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.148 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.197 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.245 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.293 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.346 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.374 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.397 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.505 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.585 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.065 | 0.174 |   0.843 |    0.758 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.065 | 0.000 |   0.843 |    0.758 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.084 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.101 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.192 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.263 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.316 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.366 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.414 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.462 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.514 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.542 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.565 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.673 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.784 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.713 |    0.797 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.857
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.090 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.073 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.018 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.089 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.142 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.192 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.240 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.288 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.341 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.368 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.391 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.500 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.579 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.087 | 0.188 |   0.857 |    0.767 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.087 | 0.000 |   0.857 |    0.768 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.106 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.198 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.268 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.322 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.371 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.419 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.467 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.520 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.547 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.571 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.678 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.789 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.149 | 0.024 |   0.724 |    0.813 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /Q      (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.736
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.864
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.091 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.074 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.017 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.088 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.141 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.190 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.238 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.286 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.339 | 
     | scan_clk__L9_I0                           | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.367 | 
     | scan_clk__L10_I0                          | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.390 | 
     | U3_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.498 | 
     | UART_TX_SCAN_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.578 | 
     | U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.098 | 0.195 |   0.864 |    0.773 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | SI ^        | SDFFRQX2M  | 0.098 | 0.001 |   0.864 |    0.773 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.091 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.108 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.199 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.269 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.323 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.372 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.420 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.468 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.521 | 
     | scan_clk__L9_I0                           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.549 | 
     | scan_clk__L10_I0                          | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.572 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.680 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.791 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.156 | 0.036 |   0.736 |    0.827 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.723
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.870
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.095 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.078 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.013 | 
     | U1_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.174 | 0.160 |   0.268 |    0.173 | 
     | U0_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.171 |   0.438 |    0.344 | 
     | U0_ClkDiv/div_clk__Exclude_0              | A ^ -> Y ^  | CLKBUFX1M  | 0.092 | 0.081 |   0.520 |    0.425 | 
     | U0_ClkDiv/FE_PHC19_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.052 | 0.350 |   0.869 |    0.775 | 
     | U0_ClkDiv/odd_edge_tog_reg                | SI ^        | SDFFSQX2M  | 0.052 | 0.000 |   0.870 |    0.775 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.095 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.112 | 
     | scan_clk__L2_I0            | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.203 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.174 | 0.160 |   0.268 |    0.363 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.068 |   0.336 |    0.431 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.045 |   0.381 |    0.476 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.433 |    0.528 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.458 |    0.553 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.507 |    0.602 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.554 |    0.649 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.601 |    0.696 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.648 |    0.743 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.050 |   0.698 |    0.793 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.029 | 0.023 |   0.721 |    0.816 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.029 | 0.002 |   0.723 |    0.818 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.767
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.096 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.079 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.032 |   -0.064 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^  | MX2X2M     | 0.173 | 0.133 |   0.165 |    0.069 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.068 |   0.233 |    0.137 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.020 | 0.045 |   0.279 |    0.182 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.052 |   0.330 |    0.234 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.356 |    0.259 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.405 |    0.308 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.452 |    0.355 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.499 |    0.402 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.545 |    0.449 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.050 |   0.595 |    0.499 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.029 | 0.023 |   0.618 |    0.522 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   0.767 |    0.671 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.767 |    0.671 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.114 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.032 |    0.128 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.173 | 0.133 |   0.165 |    0.262 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.068 |   0.233 |    0.330 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.045 |   0.279 |    0.375 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.331 |    0.427 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.356 |    0.452 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.405 |    0.501 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.452 |    0.548 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.499 |    0.595 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.545 |    0.642 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.050 |   0.595 |    0.692 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.023 |   0.618 |    0.715 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.030 | 0.005 |   0.623 |    0.720 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/SI                 (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  0.848
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.082 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.009 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.080 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.133 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.183 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.231 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.279 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.332 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.359 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.382 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.491 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.570 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.179 |   0.848 |    0.750 | 
     | U0_ref_sync/enable_flop_reg                 | SI ^        | SDFFRQX2M  | 0.066 | 0.000 |   0.848 |    0.750 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.115 | 
     | scan_clk__L2_I0             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.206 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.277 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.330 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.380 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.428 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.476 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.529 | 
     | scan_clk__L9_I0             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.556 | 
     | scan_clk__L10_I0            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.579 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.687 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.798 | 
     | U0_ref_sync/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.120 | 0.011 |   0.711 |    0.809 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  0.870
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.087 | 
     | scan_clk__L2_I0              | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.004 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.174 | 0.160 |   0.268 |    0.164 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.068 |   0.336 |    0.232 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.020 | 0.045 |   0.381 |    0.277 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.052 |   0.433 |    0.329 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.458 |    0.354 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.507 |    0.403 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.554 |    0.451 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.601 |    0.497 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.648 |    0.544 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.050 |   0.698 |    0.594 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.029 | 0.023 |   0.721 |    0.617 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   0.870 |    0.766 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.870 |    0.766 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.121 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.212 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.174 | 0.160 |   0.268 |    0.371 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.068 |   0.336 |    0.439 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.045 |   0.381 |    0.485 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.433 |    0.537 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.458 |    0.562 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.507 |    0.611 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.554 |    0.658 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.601 |    0.705 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.648 |    0.751 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.050 |   0.698 |    0.802 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.023 |   0.721 |    0.825 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.030 | 0.005 |   0.726 |    0.829 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.718
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  0.867
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.088 | 
     | scan_clk__L2_I0              | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.003 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.074 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.127 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.176 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.224 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.272 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.325 | 
     | scan_clk__L9_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.353 | 
     | scan_clk__L10_I0             | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.376 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.484 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.595 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.167 |   0.867 |    0.762 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.867 |    0.762 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.213 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.283 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.337 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.386 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.434 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.482 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.535 | 
     | scan_clk__L9_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.563 | 
     | scan_clk__L10_I0             | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.586 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.694 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.116 | 0.109 |   0.697 |    0.802 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.145 | 0.021 |   0.718 |    0.823 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.719
  Arrival Time                  0.826
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.002 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.072 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.126 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.175 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.223 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.271 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.324 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.352 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.375 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.483 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.562 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.157 |   0.826 |    0.719 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.826 |    0.719 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.123 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.214 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.285 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.338 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.388 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.436 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.484 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.537 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.564 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.587 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.696 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.775 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.010 |   0.679 |    0.785 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.673
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.820
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |    0.001 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.072 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.125 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.175 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.223 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.271 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.324 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.351 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.374 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.483 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.562 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.151 |   0.820 |    0.713 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.820 |    0.713 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.123 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.215 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.285 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.339 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.388 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.436 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.484 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.537 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.564 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.588 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.696 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.775 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   0.673 |    0.780 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.267
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.315
  Arrival Time                  0.423
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.108 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.015 |   0.015 |   -0.093 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.020 |   0.035 |   -0.073 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.035 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.254 |    0.146 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.169 |   0.423 |    0.315 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.423 |    0.315 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.015 |   0.015 |    0.123 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.020 |   0.035 |    0.143 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.251 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.254 |    0.362 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.267 |    0.375 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.281
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.329
  Arrival Time                  0.437
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.109 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.015 |   0.015 |   -0.094 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.020 |   0.035 |   -0.074 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.034 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.254 |    0.145 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.183 |   0.437 |    0.329 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.437 |    0.329 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.109 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.015 |   0.015 |    0.124 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.020 |   0.035 |    0.144 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.252 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.254 |    0.363 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.151 | 0.027 |   0.281 |    0.390 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_RegFile/\regArr_reg[1][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[1][5] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][4] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.885
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.094 | 
     | scan_clk__L2_I0              | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.002 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.068 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.122 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.171 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.219 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.267 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.320 | 
     | scan_clk__L9_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.347 | 
     | scan_clk__L10_I0             | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.371 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.478 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.589 | 
     | U0_RegFile/\regArr_reg[1][4] | CK ^ -> Q ^ | SDFFRHQX4M | 0.116 | 0.184 |   0.884 |    0.774 | 
     | U0_RegFile/\regArr_reg[1][5] | SI ^        | SDFFRHQX4M | 0.116 | 0.001 |   0.885 |    0.775 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.127 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.218 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.289 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.342 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.392 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.440 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.488 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.541 | 
     | scan_clk__L9_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.568 | 
     | scan_clk__L10_I0             | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.591 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.699 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.116 | 0.109 |   0.697 |    0.808 | 
     | U0_RegFile/\regArr_reg[1][5] | CK ^       | SDFFRHQX4M | 0.145 | 0.026 |   0.724 |    0.834 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.267
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.315
  Arrival Time                  0.425
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.110 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.015 |   0.015 |   -0.095 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.020 |   0.035 |   -0.075 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.033 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.254 |    0.144 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.171 |   0.425 |    0.315 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.425 |    0.315 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.110 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.015 |   0.015 |    0.126 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.020 |   0.035 |    0.145 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.254 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.254 |    0.365 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.267 |    0.378 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.267
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.315
  Arrival Time                  0.426
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.111 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.015 |   0.015 |   -0.096 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.020 |   0.035 |   -0.076 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.032 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.254 |    0.143 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.171 |   0.426 |    0.315 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.426 |    0.315 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.015 |   0.015 |    0.126 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.020 |   0.035 |    0.146 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.254 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.254 |    0.365 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.267 |    0.378 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.718
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.755
  Arrival Time                  0.867
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.095 | 
     | scan_clk__L2_I0              | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.004 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.066 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.120 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.169 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.217 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.265 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.318 | 
     | scan_clk__L9_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.346 | 
     | scan_clk__L10_I0             | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.369 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.477 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.588 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.167 |   0.867 |    0.755 | 
     | U0_ref_sync/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.036 | 0.000 |   0.867 |    0.755 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.129 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.220 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.291 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.344 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.394 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.442 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.490 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.542 | 
     | scan_clk__L9_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.570 | 
     | scan_clk__L10_I0             | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.593 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.701 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.116 | 0.109 |   0.697 |    0.810 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.145 | 0.021 |   0.718 |    0.831 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_
count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.687
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.724
  Arrival Time                  0.837
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.095 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.004 | 
     | scan_clk__L3_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.066 | 
     | scan_clk__L4_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.120 | 
     | scan_clk__L5_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.169 | 
     | scan_clk__L6_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.217 | 
     | scan_clk__L7_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.265 | 
     | scan_clk__L8_I0                                    | A ^ -> Y ^   | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.318 | 
     | scan_clk__L9_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.346 | 
     | scan_clk__L10_I0                                   | A v -> Y ^   | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.369 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^   | MX2X2M     | 0.138 | 0.121 |   0.602 |    0.490 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^   | CLKBUFX40M | 0.043 | 0.078 |   0.681 |    0.568 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_ | CK ^ -> QN ^ | SDFFRX1M   | 0.090 | 0.156 |   0.836 |    0.724 | 
     | reg[3]                                             |              |            |       |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | SI ^         | SDFFRQX2M  | 0.090 | 0.000 |   0.837 |    0.724 | 
     | _reg[0]                                            |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.129 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.220 | 
     | scan_clk__L3_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.291 | 
     | scan_clk__L4_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.344 | 
     | scan_clk__L5_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.394 | 
     | scan_clk__L6_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.442 | 
     | scan_clk__L7_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.490 | 
     | scan_clk__L8_I0                                    | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.542 | 
     | scan_clk__L9_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.570 | 
     | scan_clk__L10_I0                                   | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.593 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.138 | 0.121 |   0.602 |    0.715 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.043 | 0.078 |   0.681 |    0.793 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | CK ^       | SDFFRQX2M  | 0.043 | 0.006 |   0.687 |    0.799 | 
     | _reg[0]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.719
  Arrival Time                  0.831
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.096 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.005 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.066 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.119 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.169 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.217 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.265 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.318 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.345 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.368 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.477 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.556 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.162 |   0.831 |    0.719 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.831 |    0.719 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.129 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.221 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.291 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.345 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.394 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.442 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.490 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.543 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.571 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.594 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.702 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.781 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.010 |   0.679 |    0.791 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.678
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.719
  Arrival Time                  0.831
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.096 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.005 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.066 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.119 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.169 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.217 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.265 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.318 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.345 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.368 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.477 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.556 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.162 |   0.831 |    0.719 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.831 |    0.719 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.129 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.221 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.291 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.345 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.394 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.442 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.490 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.543 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.571 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.594 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.702 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.782 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.009 |   0.678 |    0.791 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_RegFile/\regArr_reg[15][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[15][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[15][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.744
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.896
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.096 | 
     | scan_clk__L2_I0               | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.005 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.066 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.119 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.169 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.216 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.265 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.317 | 
     | scan_clk__L9_I0               | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.345 | 
     | scan_clk__L10_I0              | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.368 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.476 | 
     | REF_SCAN_CLK__L1_I1           | A ^ -> Y ^  | CLKBUFX40M | 0.116 | 0.109 |   0.697 |    0.585 | 
     | U0_RegFile/\regArr_reg[15][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.199 |   0.896 |    0.783 | 
     | U0_RegFile/\regArr_reg[15][1] | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.896 |    0.783 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.130 | 
     | scan_clk__L2_I0               | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.221 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.291 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.345 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.394 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.442 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.490 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.543 | 
     | scan_clk__L9_I0               | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.571 | 
     | scan_clk__L10_I0              | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.594 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.702 | 
     | REF_SCAN_CLK__L1_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.116 | 0.109 |   0.697 |    0.810 | 
     | U0_RegFile/\regArr_reg[15][1] | CK ^       | SDFFRQX2M  | 0.152 | 0.047 |   0.744 |    0.857 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q      (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  0.874
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.096 | 
     | scan_clk__L2_I0              | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.005 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.066 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.119 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.168 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.216 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.265 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.317 | 
     | scan_clk__L9_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.345 | 
     | scan_clk__L10_I0             | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.368 | 
     | U3_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.477 | 
     | UART_TX_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.556 | 
     | U0_PULSE_GEN/rcv_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.108 | 0.204 |   0.873 |    0.760 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.108 | 0.001 |   0.874 |    0.761 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.130 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.221 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.174 | 0.160 |   0.268 |    0.380 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.024 | 0.068 |   0.336 |    0.449 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.045 |   0.381 |    0.494 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.052 |   0.433 |    0.546 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.458 |    0.571 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.507 |    0.620 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.554 |    0.667 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.601 |    0.714 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.648 |    0.761 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.050 |   0.698 |    0.811 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.023 |   0.721 |    0.834 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.029 | 0.003 |   0.724 |    0.837 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.290
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.333
  Arrival Time                  0.447
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.113 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.015 |   0.015 |   -0.098 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.012 | 0.020 |   0.035 |   -0.078 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.030 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^  | CLKBUFX40M | 0.116 | 0.109 |   0.252 |    0.138 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.195 |   0.447 |    0.333 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.447 |    0.333 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.014 | 0.015 |   0.015 |    0.128 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.012 | 0.020 |   0.035 |    0.148 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.143 |    0.256 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.116 | 0.109 |   0.252 |    0.365 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.146 | 0.038 |   0.290 |    0.403 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  0.869
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.007 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.063 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.117 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.166 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.214 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.262 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.315 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.343 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.366 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.473 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.585 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.169 |   0.869 |    0.753 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.869 |    0.753 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.223 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.294 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.347 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.397 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.445 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.493 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.545 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.573 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.596 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.704 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.815 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.713 |    0.828 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.883
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.099 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.008 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.062 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.116 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.165 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.213 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.261 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.314 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.342 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.365 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.473 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.584 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.183 |   0.883 |    0.767 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.883 |    0.767 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.224 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.295 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.348 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.397 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.445 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.493 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.546 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.574 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.597 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.705 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.816 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.151 | 0.027 |   0.727 |    0.843 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.885
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.101 | 
     | scan_clk__L2_I0                 | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.009 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.061 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.115 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.164 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.212 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.260 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.313 | 
     | scan_clk__L9_I0                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.340 | 
     | scan_clk__L10_I0                | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.363 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.471 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.582 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.185 |   0.885 |    0.768 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.885 |    0.768 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.134 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.225 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.296 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.349 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.399 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.447 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.495 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.548 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.575 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.598 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.706 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.817 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | CK ^       | SDFFRQX2M  | 0.152 | 0.029 |   0.729 |    0.846 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  0.871
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.101 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.010 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.061 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.114 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.164 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.211 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.260 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.312 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.340 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.363 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.471 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.582 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.171 |   0.871 |    0.753 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.871 |    0.753 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.135 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.226 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.296 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.350 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.399 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.447 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.495 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.548 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.576 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.599 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.707 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.818 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.713 |    0.831 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  0.871
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.101 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.010 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.060 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.114 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.163 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.211 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.259 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.312 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.340 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.363 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.470 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.582 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.171 |   0.871 |    0.753 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.871 |    0.753 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.135 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.226 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.297 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.350 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.400 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.448 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.496 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.548 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.576 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.599 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.707 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.818 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.713 |    0.831 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_
reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.683
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.723
  Arrival Time                  0.842
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.102 | 
     | scan_clk__L2_I0                                 | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.011 | 
     | scan_clk__L3_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.059 | 
     | scan_clk__L4_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.113 | 
     | scan_clk__L5_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.162 | 
     | scan_clk__L6_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.210 | 
     | scan_clk__L7_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.258 | 
     | scan_clk__L8_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.311 | 
     | scan_clk__L9_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.339 | 
     | scan_clk__L10_I0                                | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.362 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.470 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.550 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.173 |   0.842 |    0.723 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.842 |    0.723 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.136 | 
     | scan_clk__L2_I0                                 | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.227 | 
     | scan_clk__L3_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.298 | 
     | scan_clk__L4_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.351 | 
     | scan_clk__L5_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.400 | 
     | scan_clk__L6_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.448 | 
     | scan_clk__L7_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.497 | 
     | scan_clk__L8_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.549 | 
     | scan_clk__L9_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.577 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.600 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.709 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.788 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | CK ^       | SDFFRQX2M  | 0.063 | 0.014 |   0.683 |    0.803 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.735
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.892
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.104 | 
     | scan_clk__L2_I0              | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.013 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.058 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.111 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.161 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.209 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.257 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.310 | 
     | scan_clk__L9_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.337 | 
     | scan_clk__L10_I0             | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.360 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.468 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^  | CLKBUFX40M | 0.116 | 0.109 |   0.697 |    0.577 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.195 |   0.892 |    0.772 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.892 |    0.772 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.137 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.229 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.299 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.353 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.402 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.450 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.498 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.551 | 
     | scan_clk__L9_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.578 | 
     | scan_clk__L10_I0             | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.601 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.709 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.116 | 0.109 |   0.697 |    0.818 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.146 | 0.038 |   0.735 |    0.856 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/enable_flop_reg/Q     (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.753
  Arrival Time                  0.873
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.104 | 
     | scan_clk__L2_I0                | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.013 | 
     | scan_clk__L3_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.058 | 
     | scan_clk__L4_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.111 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.161 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.209 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.257 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.310 | 
     | scan_clk__L9_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.337 | 
     | scan_clk__L10_I0               | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.360 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.468 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.579 | 
     | U0_ref_sync/enable_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.173 |   0.873 |    0.752 | 
     | U0_ref_sync/enable_pulse_d_reg | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.873 |    0.753 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.137 | 
     | scan_clk__L2_I0                | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.229 | 
     | scan_clk__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.299 | 
     | scan_clk__L4_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.353 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.402 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.450 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.498 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.551 | 
     | scan_clk__L9_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.578 | 
     | scan_clk__L10_I0               | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.602 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.709 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.820 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.122 | 0.013 |   0.713 |    0.833 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.007
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.168
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |   -0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -0.114 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M | 0.040 | 0.167 |   0.167 |    0.047 | 
     | U0_ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M | 0.040 | 0.000 |   0.168 |    0.047 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |    0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |    0.127 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.142 | 0.007 |   0.007 |    0.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.678
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.718
  Arrival Time                  0.838
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.104 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.013 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.058 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.111 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.160 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.208 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.257 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.309 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.337 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.360 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.469 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.548 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.169 |   0.838 |    0.717 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.838 |    0.718 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.138 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.229 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.299 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.353 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.402 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.450 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.498 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.551 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.579 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.602 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.710 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.790 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.061 | 0.009 |   0.678 |    0.799 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.718
  Arrival Time                  0.839
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.104 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.013 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.057 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.111 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.160 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.208 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.256 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.309 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.337 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.360 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.468 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.548 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.170 |   0.839 |    0.718 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.839 |    0.718 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.138 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.229 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.299 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.353 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.402 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.450 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.498 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.551 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.579 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.602 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.710 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.790 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.061 | 0.010 |   0.679 |    0.800 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.718
  Arrival Time                  0.839
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.104 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.013 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.057 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.111 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.160 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.208 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.256 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.309 | 
     | scan_clk__L9_I0                             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.337 | 
     | scan_clk__L10_I0                            | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.360 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.468 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.548 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.061 | 0.170 |   0.839 |    0.718 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.061 | 0.000 |   0.839 |    0.718 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.138 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.229 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.300 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.353 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.402 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.450 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.499 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.551 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.579 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.602 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.710 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.790 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.061 | 0.010 |   0.679 |    0.800 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.007
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.168
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |   -0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -0.115 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.168 |   0.168 |    0.047 | 
     | U0_ALU/\ALU_OUT_reg[11]    | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.168 |    0.047 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |    0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.142 | 0.007 |   0.007 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.167
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |   -0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -0.116 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.167 |   0.167 |    0.046 | 
     | U0_ALU/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.167 |    0.046 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |    0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |    0.127 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.142 | 0.006 |   0.006 |    0.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /Q      (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.662
  Arrival Time                  0.784
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.122 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.104 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.090 | 
     | U1_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.043 | 
     | U0_ClkDiv/div_clk_reg                      | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.171 |   0.336 |    0.214 | 
     | U0_ClkDiv/U15                              | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.068 |   0.404 |    0.282 | 
     | U0_ClkDiv                                  | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.404 |    0.282 | 
     | U3_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.510 |    0.388 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.589 |    0.467 | 
     | U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3]      | CK ^ -> Q ^ | SDFFRQX2M     | 0.098 | 0.195 |   0.784 |    0.662 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] | D ^         | SDFFRQX2M     | 0.098 | 0.000 |   0.784 |    0.662 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.122 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.139 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.154 | 
     | U1_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.173 | 0.133 |   0.165 |    0.287 | 
     | UART_SCAN_CLK__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.024 | 0.068 |   0.233 |    0.355 | 
     | UART_SCAN_CLK__L2_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.020 | 0.045 |   0.279 |    0.400 | 
     | UART_SCAN_CLK__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.052 |   0.330 |    0.452 | 
     | UART_SCAN_CLK__L4_I0                       | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.025 |   0.356 |    0.477 | 
     | UART_SCAN_CLK__L5_I0                       | A v -> Y ^  | CLKINVX32M    | 0.014 | 0.017 |   0.373 |    0.495 | 
     | U0_ClkDiv/U15                              | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.429 |    0.551 | 
     | U0_ClkDiv                                  | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.429 |    0.551 | 
     | U3_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.115 | 0.106 |   0.535 |    0.656 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.059 | 0.079 |   0.614 |    0.736 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] | CK ^        | SDFFRQX2M     | 0.060 | 0.005 |   0.619 |    0.741 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.789
  Arrival Time                  0.911
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.105 | 
     | scan_clk__L2_I0                 | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.014 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.056 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.110 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.159 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.207 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.255 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.308 | 
     | scan_clk__L9_I0                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.336 | 
     | scan_clk__L10_I0                | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.359 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.467 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^  | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.578 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | CK ^ -> Q ^ | SDFFRX1M   | 0.037 | 0.212 |   0.911 |    0.789 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | SI ^        | SDFFRX1M   | 0.037 | 0.000 |   0.911 |    0.789 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.139 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.230 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.301 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.354 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.403 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.451 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.500 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.552 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.580 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.603 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.110 | 0.108 |   0.589 |    0.711 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.113 | 0.111 |   0.700 |    0.822 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | CK ^       | SDFFRX1M   | 0.168 | 0.053 |   0.753 |    0.875 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.167
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |   -0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -0.118 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.167 |   0.167 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M | 0.042 | 0.000 |   0.167 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |    0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |    0.127 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.142 | 0.005 |   0.005 |    0.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[6] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.682
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.844
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.017 |   0.017 |   -0.106 | 
     | scan_clk__L2_I0                                  | A v -> Y ^  | INVX2M     | 0.154 | 0.091 |   0.108 |   -0.014 | 
     | scan_clk__L3_I0                                  | A ^ -> Y ^  | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.056 | 
     | scan_clk__L4_I0                                  | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.110 | 
     | scan_clk__L5_I0                                  | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.159 | 
     | scan_clk__L6_I0                                  | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.207 | 
     | scan_clk__L7_I0                                  | A ^ -> Y ^  | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.255 | 
     | scan_clk__L8_I0                                  | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.308 | 
     | scan_clk__L9_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.336 | 
     | scan_clk__L10_I0                                 | A v -> Y ^  | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.359 | 
     | U3_mux2X1/U1                                     | B ^ -> Y ^  | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.467 | 
     | UART_TX_SCAN_CLK__L1_I0                          | A ^ -> Y ^  | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.547 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.175 |   0.843 |    0.721 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.844 |    0.721 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.017 |   0.017 |    0.139 | 
     | scan_clk__L2_I0                                  | A v -> Y ^ | INVX2M     | 0.154 | 0.091 |   0.108 |    0.230 | 
     | scan_clk__L3_I0                                  | A ^ -> Y ^ | CLKBUFX40M | 0.029 | 0.071 |   0.178 |    0.301 | 
     | scan_clk__L4_I0                                  | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.054 |   0.232 |    0.354 | 
     | scan_clk__L5_I0                                  | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.049 |   0.281 |    0.404 | 
     | scan_clk__L6_I0                                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.048 |   0.329 |    0.452 | 
     | scan_clk__L7_I0                                  | A ^ -> Y ^ | CLKBUFX40M | 0.023 | 0.048 |   0.377 |    0.500 | 
     | scan_clk__L8_I0                                  | A ^ -> Y ^ | CLKBUFX40M | 0.033 | 0.053 |   0.430 |    0.552 | 
     | scan_clk__L9_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.028 |   0.458 |    0.580 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | CLKINVX32M | 0.016 | 0.023 |   0.481 |    0.603 | 
     | U3_mux2X1/U1                                     | B ^ -> Y ^ | MX2X2M     | 0.115 | 0.108 |   0.589 |    0.712 | 
     | UART_TX_SCAN_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.059 | 0.080 |   0.669 |    0.791 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] | CK ^       | SDFFRQX2M  | 0.062 | 0.013 |   0.682 |    0.804 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.167
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |   -0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -0.119 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.167 |   0.167 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M | 0.045 | 0.000 |   0.167 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.142 |       |   0.000 |    0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |    0.127 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.142 | 0.005 |   0.005 |    0.127 | 
     +-------------------------------------------------------------------------------------------+ 

