ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.bss
  19              		.align	2
  20              	cyPmBackup:
  21 0000 00000000 		.space	47
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22 002f 00       		.align	2
  23              	cyPmClockBackup:
  24 0030 00000000 		.space	18
  24      00000000 
  24      00000000 
  24      00000000 
  24      0000
  25              		.section	.rodata
  26              		.align	2
  27              		.type	cyPmImoFreqReg2Mhz, %object
  28              		.size	cyPmImoFreqReg2Mhz, 7
  29              	cyPmImoFreqReg2Mhz:
  30 0000 0C       		.byte	12
  31 0001 06       		.byte	6
  32 0002 18       		.byte	24
  33 0003 03       		.byte	3
  34 0004 30       		.byte	48
  35 0005 3E       		.byte	62
  36 0006 4A       		.byte	74
  37              		.section	.text.CyPmSaveClocks,"ax",%progbits
  38              		.align	2
  39              		.global	CyPmSaveClocks
  40              		.thumb
  41              		.thumb_func
  42              		.type	CyPmSaveClocks, %function
  43              	CyPmSaveClocks:
  44              	.LFB0:
  45              		.file 1 ".\\Generated_Source\\PSoC5\\cyPm.c"
   1:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:.\Generated_Source\PSoC5/cyPm.c **** * Version 4.10
   4:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 2


   5:.\Generated_Source\PSoC5/cyPm.c **** * Description:
   6:.\Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:.\Generated_Source\PSoC5/cyPm.c **** *
   8:.\Generated_Source\PSoC5/cyPm.c **** * Note:
   9:.\Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:.\Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:.\Generated_Source\PSoC5/cyPm.c **** *
  12:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:.\Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2014, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC5/cyPm.c **** 
  19:.\Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:.\Generated_Source\PSoC5/cyPm.c **** 
  21:.\Generated_Source\PSoC5/cyPm.c **** 
  22:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:.\Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:.\Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:.\Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:.\Generated_Source\PSoC5/cyPm.c **** 
  28:.\Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:.\Generated_Source\PSoC5/cyPm.c **** 
  30:.\Generated_Source\PSoC5/cyPm.c **** 
  31:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:.\Generated_Source\PSoC5/cyPm.c **** 
  34:.\Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:.\Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:.\Generated_Source\PSoC5/cyPm.c **** 
  37:.\Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:.\Generated_Source\PSoC5/cyPm.c **** 
  41:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:.\Generated_Source\PSoC5/cyPm.c **** 
  44:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:.\Generated_Source\PSoC5/cyPm.c **** 
  47:.\Generated_Source\PSoC5/cyPm.c **** 
  48:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  51:.\Generated_Source\PSoC5/cyPm.c **** *
  52:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
  53:.\Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  54:.\Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  55:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  56:.\Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  57:.\Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  58:.\Generated_Source\PSoC5/cyPm.c **** *
  59:.\Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  60:.\Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  61:.\Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 3


  62:.\Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  63:.\Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  64:.\Generated_Source\PSoC5/cyPm.c **** *  speed.
  65:.\Generated_Source\PSoC5/cyPm.c **** *
  66:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  67:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  68:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  69:.\Generated_Source\PSoC5/cyPm.c **** *
  70:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
  71:.\Generated_Source\PSoC5/cyPm.c **** *  None
  72:.\Generated_Source\PSoC5/cyPm.c **** *
  73:.\Generated_Source\PSoC5/cyPm.c **** * Return:
  74:.\Generated_Source\PSoC5/cyPm.c **** *  None
  75:.\Generated_Source\PSoC5/cyPm.c **** *
  76:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  77:.\Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  78:.\Generated_Source\PSoC5/cyPm.c **** *
  79:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  80:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  81:.\Generated_Source\PSoC5/cyPm.c **** {
  46              		.loc 1 81 0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 1, uses_anonymous_args = 0
  50 0000 80B5     		push	{r7, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 7, -8
  53              		.cfi_offset 14, -4
  54 0002 00AF     		add	r7, sp, #0
  55              		.cfi_def_cfa_register 7
  82:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  83:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  56              		.loc 1 83 0
  57 0004 904B     		ldr	r3, .L27
  58 0006 1B78     		ldrb	r3, [r3]
  59 0008 DBB2     		uxtb	r3, r3
  60 000a 03F00F03 		and	r3, r3, #15
  61 000e DAB2     		uxtb	r2, r3
  62 0010 8E4B     		ldr	r3, .L27+4
  63 0012 1A70     		strb	r2, [r3]
  84:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  64              		.loc 1 84 0
  65 0014 8E4B     		ldr	r3, .L27+8
  66 0016 1B78     		ldrb	r3, [r3]
  67 0018 DAB2     		uxtb	r2, r3
  68 001a 8C4B     		ldr	r3, .L27+4
  69 001c 5A70     		strb	r2, [r3, #1]
  85:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  70              		.loc 1 85 0
  71 001e 8A4B     		ldr	r3, .L27
  72 0020 894A     		ldr	r2, .L27
  73 0022 1278     		ldrb	r2, [r2]
  74 0024 D2B2     		uxtb	r2, r2
  75 0026 22F00F02 		bic	r2, r2, #15
  76 002a D2B2     		uxtb	r2, r2
  77 002c 1A70     		strb	r2, [r3]
  86:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 4


  78              		.loc 1 86 0
  79 002e 884B     		ldr	r3, .L27+8
  80 0030 1B78     		ldrb	r3, [r3]
  81 0032 874B     		ldr	r3, .L27+8
  82 0034 0022     		movs	r2, #0
  83 0036 1A70     		strb	r2, [r3]
  87:.\Generated_Source\PSoC5/cyPm.c **** 
  88:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  89:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  84              		.loc 1 89 0
  85 0038 864B     		ldr	r3, .L27+12
  86 003a 1B78     		ldrb	r3, [r3]
  87 003c DBB2     		uxtb	r3, r3
  88 003e 23F03F03 		bic	r3, r3, #63
  89 0042 DAB2     		uxtb	r2, r3
  90 0044 814B     		ldr	r3, .L27+4
  91 0046 5A71     		strb	r2, [r3, #5]
  90:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  92              		.loc 1 90 0
  93 0048 3720     		movs	r0, #55
  94 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  91:.\Generated_Source\PSoC5/cyPm.c **** 
  92:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  93:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  95              		.loc 1 93 0
  96 004e 824B     		ldr	r3, .L27+16
  97 0050 1B78     		ldrb	r3, [r3]
  98 0052 DBB2     		uxtb	r3, r3
  99 0054 03F00703 		and	r3, r3, #7
 100 0058 DAB2     		uxtb	r2, r3
 101 005a 7C4B     		ldr	r3, .L27+4
 102 005c DA70     		strb	r2, [r3, #3]
  94:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 103              		.loc 1 94 0
 104 005e 7E4B     		ldr	r3, .L27+16
 105 0060 1B78     		ldrb	r3, [r3]
 106 0062 DBB2     		uxtb	r3, r3
 107 0064 03F04003 		and	r3, r3, #64
 108 0068 DAB2     		uxtb	r2, r3
 109 006a 784B     		ldr	r3, .L27+4
 110 006c 1A71     		strb	r2, [r3, #4]
  95:.\Generated_Source\PSoC5/cyPm.c **** 
  96:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  97:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 111              		.loc 1 97 0
 112 006e 7A4B     		ldr	r3, .L27+16
 113 0070 1B78     		ldrb	r3, [r3]
 114 0072 DBB2     		uxtb	r3, r3
 115 0074 03F01003 		and	r3, r3, #16
 116 0078 002B     		cmp	r3, #0
 117 007a 03D0     		beq	.L2
  98:.\Generated_Source\PSoC5/cyPm.c ****     {
  99:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
 100:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 118              		.loc 1 100 0
 119 007c 734B     		ldr	r3, .L27+4
 120 007e 0122     		movs	r2, #1
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 5


 121 0080 5A72     		strb	r2, [r3, #9]
 122 0082 02E0     		b	.L3
 123              	.L2:
 101:.\Generated_Source\PSoC5/cyPm.c ****     }
 102:.\Generated_Source\PSoC5/cyPm.c ****     else
 103:.\Generated_Source\PSoC5/cyPm.c ****     {
 104:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 105:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 124              		.loc 1 105 0
 125 0084 714B     		ldr	r3, .L27+4
 126 0086 0022     		movs	r2, #0
 127 0088 5A72     		strb	r2, [r3, #9]
 128              	.L3:
 106:.\Generated_Source\PSoC5/cyPm.c ****     }
 107:.\Generated_Source\PSoC5/cyPm.c **** 
 108:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 109:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 129              		.loc 1 109 0
 130 008a 744B     		ldr	r3, .L27+20
 131 008c 1B78     		ldrb	r3, [r3]
 132 008e DBB2     		uxtb	r3, r3
 133 0090 03F00303 		and	r3, r3, #3
 134 0094 DAB2     		uxtb	r2, r3
 135 0096 6D4B     		ldr	r3, .L27+4
 136 0098 9A70     		strb	r2, [r3, #2]
 110:.\Generated_Source\PSoC5/cyPm.c **** 
 111:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 112:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 137              		.loc 1 112 0
 138 009a 6C4B     		ldr	r3, .L27+4
 139 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 140 009e 012B     		cmp	r3, #1
 141 00a0 1CD1     		bne	.L4
 113:.\Generated_Source\PSoC5/cyPm.c ****     {
 114:.\Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 142              		.loc 1 114 0
 143 00a2 4FF04023 		mov	r3, #1073758208
 144 00a6 1B78     		ldrb	r3, [r3]
 145 00a8 DBB2     		uxtb	r3, r3
 146 00aa 03F00303 		and	r3, r3, #3
 147 00ae 012B     		cmp	r3, #1
 148 00b0 08D0     		beq	.L6
 149 00b2 012B     		cmp	r3, #1
 150 00b4 02D3     		bcc	.L7
 151 00b6 022B     		cmp	r3, #2
 152 00b8 08D0     		beq	.L8
 153 00ba 0BE0     		b	.L26
 154              	.L7:
 115:.\Generated_Source\PSoC5/cyPm.c ****         {
 116:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 117:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 155              		.loc 1 117 0
 156 00bc 0020     		movs	r0, #0
 157 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 118:.\Generated_Source\PSoC5/cyPm.c ****             break;
 158              		.loc 1 118 0
 159 00c2 0BE0     		b	.L4
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 6


 160              	.L6:
 119:.\Generated_Source\PSoC5/cyPm.c **** 
 120:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 121:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 161              		.loc 1 121 0
 162 00c4 0220     		movs	r0, #2
 163 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
 122:.\Generated_Source\PSoC5/cyPm.c ****             break;
 164              		.loc 1 122 0
 165 00ca 07E0     		b	.L4
 166              	.L8:
 123:.\Generated_Source\PSoC5/cyPm.c **** 
 124:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 125:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 167              		.loc 1 125 0
 168 00cc 0320     		movs	r0, #3
 169 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 126:.\Generated_Source\PSoC5/cyPm.c ****             break;
 170              		.loc 1 126 0
 171 00d2 03E0     		b	.L4
 172              	.L26:
 127:.\Generated_Source\PSoC5/cyPm.c **** 
 128:.\Generated_Source\PSoC5/cyPm.c ****         default:
 129:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 173              		.loc 1 129 0
 174 00d4 0020     		movs	r0, #0
 175 00d6 FFF7FEFF 		bl	CyHalt
 130:.\Generated_Source\PSoC5/cyPm.c ****             break;
 176              		.loc 1 130 0
 177 00da 00BF     		nop
 178              	.L4:
 131:.\Generated_Source\PSoC5/cyPm.c ****         }
 132:.\Generated_Source\PSoC5/cyPm.c ****     }
 133:.\Generated_Source\PSoC5/cyPm.c **** 
 134:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 135:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 179              		.loc 1 135 0
 180 00dc 604B     		ldr	r3, .L27+24
 181 00de 1B78     		ldrb	r3, [r3]
 182 00e0 DBB2     		uxtb	r3, r3
 183 00e2 03F00103 		and	r3, r3, #1
 184 00e6 002B     		cmp	r3, #0
 185 00e8 05D0     		beq	.L9
 136:.\Generated_Source\PSoC5/cyPm.c ****     {
 137:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 138:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 186              		.loc 1 138 0
 187 00ea 584B     		ldr	r3, .L27+4
 188 00ec 0122     		movs	r2, #1
 189 00ee 9A73     		strb	r2, [r3, #14]
 139:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 190              		.loc 1 139 0
 191 00f0 FFF7FEFF 		bl	CyPLL_OUT_Stop
 192 00f4 02E0     		b	.L10
 193              	.L9:
 140:.\Generated_Source\PSoC5/cyPm.c ****     }
 141:.\Generated_Source\PSoC5/cyPm.c ****     else
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 7


 142:.\Generated_Source\PSoC5/cyPm.c ****     {
 143:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 144:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 194              		.loc 1 144 0
 195 00f6 554B     		ldr	r3, .L27+4
 196 00f8 0022     		movs	r2, #0
 197 00fa 9A73     		strb	r2, [r3, #14]
 198              	.L10:
 145:.\Generated_Source\PSoC5/cyPm.c ****     }
 146:.\Generated_Source\PSoC5/cyPm.c **** 
 147:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 148:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 199              		.loc 1 148 0
 200 00fc 0420     		movs	r0, #4
 201 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 149:.\Generated_Source\PSoC5/cyPm.c **** 
 150:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 151:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 202              		.loc 1 151 0
 203 0102 584B     		ldr	r3, .L27+28
 204 0104 1B78     		ldrb	r3, [r3]
 205 0106 DBB2     		uxtb	r3, r3
 206 0108 03F01003 		and	r3, r3, #16
 207 010c DBB2     		uxtb	r3, r3
 208 010e 002B     		cmp	r3, #0
 209 0110 03D0     		beq	.L11
 152:.\Generated_Source\PSoC5/cyPm.c ****     {
 153:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 154:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 210              		.loc 1 154 0
 211 0112 4E4B     		ldr	r3, .L27+4
 212 0114 0122     		movs	r2, #1
 213 0116 9A71     		strb	r2, [r3, #6]
 214 0118 08E0     		b	.L12
 215              	.L11:
 155:.\Generated_Source\PSoC5/cyPm.c ****     }
 156:.\Generated_Source\PSoC5/cyPm.c ****     else
 157:.\Generated_Source\PSoC5/cyPm.c ****     {
 158:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 159:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 216              		.loc 1 159 0
 217 011a 4C4B     		ldr	r3, .L27+4
 218 011c 0022     		movs	r2, #0
 219 011e 9A71     		strb	r2, [r3, #6]
 160:.\Generated_Source\PSoC5/cyPm.c **** 
 161:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 162:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 220              		.loc 1 162 0
 221 0120 0020     		movs	r0, #0
 222 0122 FFF7FEFF 		bl	CyIMO_Start
 163:.\Generated_Source\PSoC5/cyPm.c **** 
 164:.\Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 165:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 223              		.loc 1 165 0
 224 0126 0620     		movs	r0, #6
 225 0128 FFF7FEFF 		bl	CyDelayUs
 226              	.L12:
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 8


 166:.\Generated_Source\PSoC5/cyPm.c ****     }
 167:.\Generated_Source\PSoC5/cyPm.c **** 
 168:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 169:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 227              		.loc 1 169 0
 228 012c 4A4B     		ldr	r3, .L27+16
 229 012e 1B78     		ldrb	r3, [r3]
 230 0130 DBB2     		uxtb	r3, r3
 231 0132 03F02003 		and	r3, r3, #32
 232 0136 002B     		cmp	r3, #0
 233 0138 10D0     		beq	.L13
 170:.\Generated_Source\PSoC5/cyPm.c ****     {
 171:.\Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 172:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 173:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 234              		.loc 1 173 0
 235 013a 4FF04023 		mov	r3, #1073758208
 236 013e 1B78     		ldrb	r3, [r3]
 237 0140 DBB2     		uxtb	r3, r3
 238 0142 03F04003 		and	r3, r3, #64
 172:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 239              		.loc 1 172 0
 240 0146 002B     		cmp	r3, #0
 241 0148 01D1     		bne	.L14
 172:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 242              		.loc 1 172 0 is_stmt 0 discriminator 1
 243 014a 0223     		movs	r3, #2
 244 014c 00E0     		b	.L15
 245              	.L14:
 172:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 246              		.loc 1 172 0 discriminator 2
 247 014e 0123     		movs	r3, #1
 248              	.L15:
 172:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 249              		.loc 1 172 0 discriminator 1
 250 0150 3E4A     		ldr	r2, .L27+4
 251 0152 D371     		strb	r3, [r2, #7]
 174:.\Generated_Source\PSoC5/cyPm.c **** 
 175:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 176:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 252              		.loc 1 176 0 is_stmt 1 discriminator 1
 253 0154 0020     		movs	r0, #0
 254 0156 FFF7FEFF 		bl	CyIMO_SetSource
 255 015a 02E0     		b	.L16
 256              	.L13:
 177:.\Generated_Source\PSoC5/cyPm.c ****     }
 178:.\Generated_Source\PSoC5/cyPm.c ****     else
 179:.\Generated_Source\PSoC5/cyPm.c ****     {
 180:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 181:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 257              		.loc 1 181 0
 258 015c 3B4B     		ldr	r3, .L27+4
 259 015e 0022     		movs	r2, #0
 260 0160 DA71     		strb	r2, [r3, #7]
 261              	.L16:
 182:.\Generated_Source\PSoC5/cyPm.c ****     }
 183:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 9


 184:.\Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 185:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 262              		.loc 1 185 0
 263 0162 4FF04023 		mov	r3, #1073758208
 264 0166 1B78     		ldrb	r3, [r3]
 265 0168 DBB2     		uxtb	r3, r3
 266 016a 03F03003 		and	r3, r3, #48
 267 016e DAB2     		uxtb	r2, r3
 268 0170 364B     		ldr	r3, .L27+4
 269 0172 1A72     		strb	r2, [r3, #8]
 186:.\Generated_Source\PSoC5/cyPm.c **** 
 187:.\Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 188:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 270              		.loc 1 188 0
 271 0174 354B     		ldr	r3, .L27+4
 272 0176 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 273 0178 002B     		cmp	r3, #0
 274 017a 09D0     		beq	.L17
 189:.\Generated_Source\PSoC5/cyPm.c ****     {
 190:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 191:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 275              		.loc 1 191 0
 276 017c 4FF04023 		mov	r3, #1073758208
 277 0180 4FF04022 		mov	r2, #1073758208
 278 0184 1278     		ldrb	r2, [r2]
 279 0186 D2B2     		uxtb	r2, r2
 280 0188 22F03002 		bic	r2, r2, #48
 281 018c D2B2     		uxtb	r2, r2
 282 018e 1A70     		strb	r2, [r3]
 283              	.L17:
 192:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 193:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 194:.\Generated_Source\PSoC5/cyPm.c **** 
 195:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 196:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 284              		.loc 1 196 0
 285 0190 314B     		ldr	r3, .L27+16
 286 0192 1B78     		ldrb	r3, [r3]
 287 0194 DBB2     		uxtb	r3, r3
 288 0196 03F01003 		and	r3, r3, #16
 289 019a 002B     		cmp	r3, #0
 290 019c 01D0     		beq	.L18
 197:.\Generated_Source\PSoC5/cyPm.c ****     {
 198:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 291              		.loc 1 198 0
 292 019e FFF7FEFF 		bl	CyIMO_DisableDoubler
 293              	.L18:
 199:.\Generated_Source\PSoC5/cyPm.c ****     }
 200:.\Generated_Source\PSoC5/cyPm.c **** 
 201:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 202:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 294              		.loc 1 202 0
 295 01a2 314B     		ldr	r3, .L27+32
 296 01a4 1B78     		ldrb	r3, [r3]
 297 01a6 DAB2     		uxtb	r2, r3
 298 01a8 284B     		ldr	r3, .L27+4
 299 01aa 9A72     		strb	r2, [r3, #10]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 10


 203:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 300              		.loc 1 203 0
 301 01ac 274B     		ldr	r3, .L27+4
 302 01ae 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 303 01b0 002B     		cmp	r3, #0
 304 01b2 02D0     		beq	.L19
 204:.\Generated_Source\PSoC5/cyPm.c ****     {
 205:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 305              		.loc 1 205 0
 306 01b4 0020     		movs	r0, #0
 307 01b6 FFF7FEFF 		bl	CyMasterClk_SetDivider
 308              	.L19:
 206:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 207:.\Generated_Source\PSoC5/cyPm.c **** 
 208:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 209:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 309              		.loc 1 209 0
 310 01ba 244B     		ldr	r3, .L27+4
 311 01bc 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 312 01be 002B     		cmp	r3, #0
 313 01c0 02D0     		beq	.L20
 210:.\Generated_Source\PSoC5/cyPm.c ****     {
 211:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 314              		.loc 1 211 0
 315 01c2 0020     		movs	r0, #0
 316 01c4 FFF7FEFF 		bl	CyMasterClk_SetSource
 317              	.L20:
 212:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 213:.\Generated_Source\PSoC5/cyPm.c **** 
 214:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 215:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 318              		.loc 1 215 0
 319 01c8 284B     		ldr	r3, .L27+36
 320 01ca 1B78     		ldrb	r3, [r3]
 321 01cc DBB2     		uxtb	r3, r3
 322 01ce 1B02     		lsls	r3, r3, #8
 323 01d0 9AB2     		uxth	r2, r3
 324 01d2 1E4B     		ldr	r3, .L27+4
 325 01d4 9A81     		strh	r2, [r3, #12]	@ movhi
 216:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 326              		.loc 1 216 0
 327 01d6 1D4B     		ldr	r3, .L27+4
 328 01d8 9A89     		ldrh	r2, [r3, #12]
 329 01da 254B     		ldr	r3, .L27+40
 330 01dc 1B78     		ldrb	r3, [r3]
 331 01de DBB2     		uxtb	r3, r3
 332 01e0 1343     		orrs	r3, r3, r2
 333 01e2 9AB2     		uxth	r2, r3
 334 01e4 194B     		ldr	r3, .L27+4
 335 01e6 9A81     		strh	r2, [r3, #12]	@ movhi
 217:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 336              		.loc 1 217 0
 337 01e8 184B     		ldr	r3, .L27+4
 338 01ea 9B89     		ldrh	r3, [r3, #12]
 339 01ec 002B     		cmp	r3, #0
 340 01ee 02D0     		beq	.L21
 218:.\Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 11


 219:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 341              		.loc 1 219 0
 342 01f0 0020     		movs	r0, #0
 343 01f2 FFF7FEFF 		bl	CyBusClk_SetDivider
 344              	.L21:
 220:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 221:.\Generated_Source\PSoC5/cyPm.c **** 
 222:.\Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 223:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 345              		.loc 1 223 0
 346 01f6 184B     		ldr	r3, .L27+16
 347 01f8 1B78     		ldrb	r3, [r3]
 348 01fa DBB2     		uxtb	r3, r3
 349 01fc 03F00703 		and	r3, r3, #7
 350 0200 1C4A     		ldr	r2, .L27+44
 351 0202 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 352 0204 1846     		mov	r0, r3
 353 0206 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 224:.\Generated_Source\PSoC5/cyPm.c **** 
 225:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 226:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 354              		.loc 1 226 0
 355 020a 1B4B     		ldr	r3, .L27+48
 356 020c 1B78     		ldrb	r3, [r3]
 357 020e DBB2     		uxtb	r3, r3
 358 0210 03F00103 		and	r3, r3, #1
 359 0214 002B     		cmp	r3, #0
 360 0216 05D0     		beq	.L22
 227:.\Generated_Source\PSoC5/cyPm.c ****     {
 228:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 229:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 361              		.loc 1 229 0
 362 0218 0C4B     		ldr	r3, .L27+4
 363 021a 0122     		movs	r2, #1
 364 021c DA73     		strb	r2, [r3, #15]
 230:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 365              		.loc 1 230 0
 366 021e FFF7FEFF 		bl	CyXTAL_Stop
 367 0222 02E0     		b	.L23
 368              	.L22:
 231:.\Generated_Source\PSoC5/cyPm.c ****     }
 232:.\Generated_Source\PSoC5/cyPm.c ****     else
 233:.\Generated_Source\PSoC5/cyPm.c ****     {
 234:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 235:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 369              		.loc 1 235 0
 370 0224 094B     		ldr	r3, .L27+4
 371 0226 0022     		movs	r2, #0
 372 0228 DA73     		strb	r2, [r3, #15]
 373              	.L23:
 236:.\Generated_Source\PSoC5/cyPm.c ****     }
 237:.\Generated_Source\PSoC5/cyPm.c **** 
 238:.\Generated_Source\PSoC5/cyPm.c **** 
 239:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 240:.\Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 241:.\Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 242:.\Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 12


 243:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 244:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 374              		.loc 1 244 0
 375 022a 144B     		ldr	r3, .L27+52
 376 022c 1B78     		ldrb	r3, [r3]
 377 022e DBB2     		uxtb	r3, r3
 378 0230 03F00403 		and	r3, r3, #4
 379 0234 002B     		cmp	r3, #0
 380 0236 03D0     		beq	.L24
 245:.\Generated_Source\PSoC5/cyPm.c ****     {
 246:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 381              		.loc 1 246 0
 382 0238 044B     		ldr	r3, .L27+4
 383 023a 0122     		movs	r2, #1
 384 023c 1A74     		strb	r2, [r3, #16]
 385 023e 02E0     		b	.L1
 386              	.L24:
 247:.\Generated_Source\PSoC5/cyPm.c ****     }
 248:.\Generated_Source\PSoC5/cyPm.c ****     else
 249:.\Generated_Source\PSoC5/cyPm.c ****     {
 250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 387              		.loc 1 250 0
 388 0240 024B     		ldr	r3, .L27+4
 389 0242 0022     		movs	r2, #0
 390 0244 1A74     		strb	r2, [r3, #16]
 391              	.L1:
 251:.\Generated_Source\PSoC5/cyPm.c ****     }
 252:.\Generated_Source\PSoC5/cyPm.c **** }
 392              		.loc 1 252 0
 393 0246 80BD     		pop	{r7, pc}
 394              	.L28:
 395              		.align	2
 396              	.L27:
 397 0248 A1430040 		.word	1073759137
 398 024c 30000000 		.word	cyPmClockBackup
 399 0250 A2430040 		.word	1073759138
 400 0254 00480040 		.word	1073760256
 401 0258 00420040 		.word	1073758720
 402 025c 05400040 		.word	1073758213
 403 0260 20420040 		.word	1073758752
 404 0264 A0430040 		.word	1073759136
 405 0268 04400040 		.word	1073758212
 406 026c 07400040 		.word	1073758215
 407 0270 06400040 		.word	1073758214
 408 0274 00000000 		.word	cyPmImoFreqReg2Mhz
 409 0278 10420040 		.word	1073758736
 410 027c 0B400040 		.word	1073758219
 411              		.cfi_endproc
 412              	.LFE0:
 413              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 414              		.section	.rodata
 415 0007 00       		.align	2
 416              	.LC0:
 417 0008 02       		.byte	2
 418 0009 01       		.byte	1
 419 000a 03       		.byte	3
 420 000b 00       		.byte	0
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 13


 421 000c 04       		.byte	4
 422 000d 05       		.byte	5
 423 000e 06       		.byte	6
 424 000f 00       		.section	.text.CyPmRestoreClocks,"ax",%progbits
 425              		.align	2
 426              		.global	CyPmRestoreClocks
 427              		.thumb
 428              		.thumb_func
 429              		.type	CyPmRestoreClocks, %function
 430              	CyPmRestoreClocks:
 431              	.LFB1:
 253:.\Generated_Source\PSoC5/cyPm.c **** 
 254:.\Generated_Source\PSoC5/cyPm.c **** 
 255:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 256:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 257:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 258:.\Generated_Source\PSoC5/cyPm.c **** *
 259:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 260:.\Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 261:.\Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 262:.\Generated_Source\PSoC5/cyPm.c **** *
 263:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 264:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 265:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 266:.\Generated_Source\PSoC5/cyPm.c **** *
 267:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 268:.\Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 269:.\Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 270:.\Generated_Source\PSoC5/cyPm.c **** *
 271:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 272:.\Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 273:.\Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 274:.\Generated_Source\PSoC5/cyPm.c **** *
 275:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 276:.\Generated_Source\PSoC5/cyPm.c **** *  None
 277:.\Generated_Source\PSoC5/cyPm.c **** *
 278:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 279:.\Generated_Source\PSoC5/cyPm.c **** *  None
 280:.\Generated_Source\PSoC5/cyPm.c **** *
 281:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 282:.\Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 283:.\Generated_Source\PSoC5/cyPm.c **** {
 432              		.loc 1 283 0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 24
 435              		@ frame_needed = 1, uses_anonymous_args = 0
 436 0000 80B5     		push	{r7, lr}
 437              		.cfi_def_cfa_offset 8
 438              		.cfi_offset 7, -8
 439              		.cfi_offset 14, -4
 440 0002 86B0     		sub	sp, sp, #24
 441              		.cfi_def_cfa_offset 32
 442 0004 00AF     		add	r7, sp, #0
 443              		.cfi_def_cfa_register 7
 284:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 444              		.loc 1 284 0
 445 0006 1023     		movs	r3, #16
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 14


 446 0008 3B61     		str	r3, [r7, #16]
 285:.\Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 286:.\Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 287:.\Generated_Source\PSoC5/cyPm.c **** 
 288:.\Generated_Source\PSoC5/cyPm.c **** 
 289:.\Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 290:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 447              		.loc 1 290 0
 448 000a 7D4A     		ldr	r2, .L55
 449 000c 3B1D     		adds	r3, r7, #4
 450 000e 1068     		ldr	r0, [r2]	@ unaligned
 451 0010 1860     		str	r0, [r3]	@ unaligned
 452 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 453 0014 9279     		ldrb	r2, [r2, #6]
 454 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 455 0018 9A71     		strb	r2, [r3, #6]
 291:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 292:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 293:.\Generated_Source\PSoC5/cyPm.c **** 
 294:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 295:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 456              		.loc 1 295 0
 457 001a 7A4B     		ldr	r3, .L55+4
 458 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 459 001e 012B     		cmp	r3, #1
 460 0020 17D1     		bne	.L30
 296:.\Generated_Source\PSoC5/cyPm.c ****     {
 297:.\Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 298:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 299:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 461              		.loc 1 299 0
 462 0022 794B     		ldr	r3, .L55+8
 463 0024 1B78     		ldrb	r3, [r3]
 464 0026 DBB2     		uxtb	r3, r3
 465 0028 03F00703 		and	r3, r3, #7
 466 002c 774A     		ldr	r2, .L55+12
 467 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 298:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 468              		.loc 1 298 0
 469 0030 1A46     		mov	r2, r3
 470 0032 1346     		mov	r3, r2
 471 0034 9B00     		lsls	r3, r3, #2
 472 0036 1344     		add	r3, r3, r2
 473 0038 1A01     		lsls	r2, r3, #4
 474 003a D31A     		subs	r3, r2, r3
 475 003c 1846     		mov	r0, r3
 476 003e FFF7FEFF 		bl	CyDelayCycles
 300:.\Generated_Source\PSoC5/cyPm.c **** 
 301:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 477              		.loc 1 301 0
 478 0042 734B     		ldr	r3, .L55+16
 479 0044 724A     		ldr	r2, .L55+16
 480 0046 1278     		ldrb	r2, [r2]
 481 0048 D2B2     		uxtb	r2, r2
 482 004a 42F00402 		orr	r2, r2, #4
 483 004e D2B2     		uxtb	r2, r2
 484 0050 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 15


 485              	.L30:
 302:.\Generated_Source\PSoC5/cyPm.c ****     }
 303:.\Generated_Source\PSoC5/cyPm.c **** 
 304:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 305:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 486              		.loc 1 305 0
 487 0052 6C4B     		ldr	r3, .L55+4
 488 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 489 0056 012B     		cmp	r3, #1
 490 0058 25D1     		bne	.L31
 306:.\Generated_Source\PSoC5/cyPm.c ****     {
 307:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 308:.\Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 309:.\Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 310:.\Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 311:.\Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 312:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 313:.\Generated_Source\PSoC5/cyPm.c **** 
 314:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 315:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 491              		.loc 1 315 0
 492 005a 0020     		movs	r0, #0
 493 005c FFF7FEFF 		bl	CyXTAL_Start
 316:.\Generated_Source\PSoC5/cyPm.c **** 
 317:.\Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 318:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 494              		.loc 1 318 0
 495 0060 6C4B     		ldr	r3, .L55+20
 496 0062 1B78     		ldrb	r3, [r3]
 319:.\Generated_Source\PSoC5/cyPm.c **** 
 320:.\Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 321:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 497              		.loc 1 321 0
 498 0064 0523     		movs	r3, #5
 499 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 500 0068 1AE0     		b	.L32
 501              	.L35:
 322:.\Generated_Source\PSoC5/cyPm.c ****         {
 323:.\Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 324:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 502              		.loc 1 324 0
 503 006a 674B     		ldr	r3, .L55+8
 504 006c 1B78     		ldrb	r3, [r3]
 505 006e DBB2     		uxtb	r3, r3
 506 0070 03F00703 		and	r3, r3, #7
 507 0074 654A     		ldr	r2, .L55+12
 508 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 509 0078 C822     		movs	r2, #200
 510 007a 02FB03F3 		mul	r3, r2, r3
 511 007e 1846     		mov	r0, r3
 512 0080 FFF7FEFF 		bl	CyDelayCycles
 325:.\Generated_Source\PSoC5/cyPm.c **** 
 326:.\Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 327:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 513              		.loc 1 327 0
 514 0084 634B     		ldr	r3, .L55+20
 515 0086 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 16


 516 0088 DBB2     		uxtb	r3, r3
 517 008a DBB2     		uxtb	r3, r3
 518 008c 5BB2     		sxtb	r3, r3
 519 008e 002B     		cmp	r3, #0
 520 0090 03DB     		blt	.L33
 328:.\Generated_Source\PSoC5/cyPm.c ****             {
 329:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 521              		.loc 1 329 0
 522 0092 0023     		movs	r3, #0
 523 0094 3B61     		str	r3, [r7, #16]
 330:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 524              		.loc 1 330 0
 525 0096 00BF     		nop
 526 0098 05E0     		b	.L31
 527              	.L33:
 321:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 528              		.loc 1 321 0
 529 009a FB8A     		ldrh	r3, [r7, #22]
 530 009c 013B     		subs	r3, r3, #1
 531 009e FB82     		strh	r3, [r7, #22]	@ movhi
 532              	.L32:
 321:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 533              		.loc 1 321 0 is_stmt 0 discriminator 1
 534 00a0 FB8A     		ldrh	r3, [r7, #22]
 535 00a2 002B     		cmp	r3, #0
 536 00a4 E1D1     		bne	.L35
 537              	.L31:
 331:.\Generated_Source\PSoC5/cyPm.c ****             }
 332:.\Generated_Source\PSoC5/cyPm.c ****         }
 333:.\Generated_Source\PSoC5/cyPm.c **** 
 334:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 335:.\Generated_Source\PSoC5/cyPm.c ****         {
 336:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 337:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 338:.\Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 339:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 340:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 341:.\Generated_Source\PSoC5/cyPm.c **** 
 342:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 343:.\Generated_Source\PSoC5/cyPm.c ****         }
 344:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 345:.\Generated_Source\PSoC5/cyPm.c **** 
 346:.\Generated_Source\PSoC5/cyPm.c **** 
 347:.\Generated_Source\PSoC5/cyPm.c ****     /* Temprorary set maximum flash wait cycles */
 348:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 538              		.loc 1 348 0 is_stmt 1
 539 00a6 3720     		movs	r0, #55
 540 00a8 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 349:.\Generated_Source\PSoC5/cyPm.c **** 
 350:.\Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 351:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 541              		.loc 1 351 0
 542 00ac 554B     		ldr	r3, .L55+4
 543 00ae 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 544 00b0 022B     		cmp	r3, #2
 545 00b2 03D0     		beq	.L36
 352:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 17


 546              		.loc 1 352 0 discriminator 1
 547 00b4 534B     		ldr	r3, .L55+4
 548 00b6 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 351:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 549              		.loc 1 351 0 discriminator 1
 550 00b8 032B     		cmp	r3, #3
 551 00ba 10D1     		bne	.L37
 552              	.L36:
 353:.\Generated_Source\PSoC5/cyPm.c ****     {
 354:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 355:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 553              		.loc 1 355 0
 554 00bc 564B     		ldr	r3, .L55+24
 555 00be 1B78     		ldrb	r3, [r3]
 556 00c0 DAB2     		uxtb	r2, r3
 557 00c2 504B     		ldr	r3, .L55+4
 558 00c4 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 559 00c6 9A42     		cmp	r2, r3
 560 00c8 04D0     		beq	.L38
 356:.\Generated_Source\PSoC5/cyPm.c ****         {
 357:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 358:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 561              		.loc 1 358 0
 562 00ca 4E4B     		ldr	r3, .L55+4
 563 00cc 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 564 00ce 1846     		mov	r0, r3
 565 00d0 FFF7FEFF 		bl	CyMasterClk_SetDivider
 566              	.L38:
 359:.\Generated_Source\PSoC5/cyPm.c ****         }
 360:.\Generated_Source\PSoC5/cyPm.c **** 
 361:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 362:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 567              		.loc 1 362 0
 568 00d4 4B4B     		ldr	r3, .L55+4
 569 00d6 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 570 00d8 1846     		mov	r0, r3
 571 00da FFF7FEFF 		bl	CyMasterClk_SetSource
 572              	.L37:
 363:.\Generated_Source\PSoC5/cyPm.c ****     }
 364:.\Generated_Source\PSoC5/cyPm.c **** 
 365:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 366:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 573              		.loc 1 366 0
 574 00de 494B     		ldr	r3, .L55+4
 575 00e0 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 576 00e2 03F04003 		and	r3, r3, #64
 577 00e6 002B     		cmp	r3, #0
 578 00e8 0CD0     		beq	.L39
 367:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 579              		.loc 1 367 0 discriminator 1
 580 00ea 464B     		ldr	r3, .L55+4
 581 00ec DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 582 00ee 07F11802 		add	r2, r7, #24
 583 00f2 1344     		add	r3, r3, r2
 584 00f4 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 366:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 585              		.loc 1 366 0 discriminator 1
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 18


 586 00f8 032B     		cmp	r3, #3
 587 00fa 03D1     		bne	.L39
 368:.\Generated_Source\PSoC5/cyPm.c ****     {
 369:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 370:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 588              		.loc 1 370 0
 589 00fc 0820     		movs	r0, #8
 590 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 591 0102 20E0     		b	.L40
 592              	.L39:
 371:.\Generated_Source\PSoC5/cyPm.c ****     }
 372:.\Generated_Source\PSoC5/cyPm.c ****     else
 373:.\Generated_Source\PSoC5/cyPm.c ****     {
 374:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 375:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 593              		.loc 1 375 0
 594 0104 3F4B     		ldr	r3, .L55+4
 595 0106 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 596 0108 07F11802 		add	r2, r7, #24
 597 010c 1344     		add	r3, r3, r2
 598 010e 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 599 0112 1846     		mov	r0, r3
 600 0114 FFF7FEFF 		bl	CyIMO_SetFreq
 376:.\Generated_Source\PSoC5/cyPm.c **** 
 377:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 601              		.loc 1 377 0
 602 0118 3A4B     		ldr	r3, .L55+4
 603 011a 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 604 011c 03F04003 		and	r3, r3, #64
 605 0120 002B     		cmp	r3, #0
 606 0122 08D0     		beq	.L41
 378:.\Generated_Source\PSoC5/cyPm.c ****         {
 379:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 607              		.loc 1 379 0
 608 0124 384B     		ldr	r3, .L55+8
 609 0126 384A     		ldr	r2, .L55+8
 610 0128 1278     		ldrb	r2, [r2]
 611 012a D2B2     		uxtb	r2, r2
 612 012c 42F04002 		orr	r2, r2, #64
 613 0130 D2B2     		uxtb	r2, r2
 614 0132 1A70     		strb	r2, [r3]
 615 0134 07E0     		b	.L40
 616              	.L41:
 380:.\Generated_Source\PSoC5/cyPm.c ****         }
 381:.\Generated_Source\PSoC5/cyPm.c ****         else
 382:.\Generated_Source\PSoC5/cyPm.c ****         {
 383:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 617              		.loc 1 383 0
 618 0136 344B     		ldr	r3, .L55+8
 619 0138 334A     		ldr	r2, .L55+8
 620 013a 1278     		ldrb	r2, [r2]
 621 013c D2B2     		uxtb	r2, r2
 622 013e 22F04002 		bic	r2, r2, #64
 623 0142 D2B2     		uxtb	r2, r2
 624 0144 1A70     		strb	r2, [r3]
 625              	.L40:
 384:.\Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 19


 385:.\Generated_Source\PSoC5/cyPm.c ****     }
 386:.\Generated_Source\PSoC5/cyPm.c **** 
 387:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 388:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 626              		.loc 1 388 0
 627 0146 2F4B     		ldr	r3, .L55+4
 628 0148 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 629 014a 012B     		cmp	r3, #1
 630 014c 0AD1     		bne	.L42
 389:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 631              		.loc 1 389 0 discriminator 1
 632 014e 334B     		ldr	r3, .L55+28
 633 0150 1B78     		ldrb	r3, [r3]
 634 0152 DBB2     		uxtb	r3, r3
 635 0154 03F01003 		and	r3, r3, #16
 636 0158 DBB2     		uxtb	r3, r3
 388:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 637              		.loc 1 388 0 discriminator 1
 638 015a 002B     		cmp	r3, #0
 639 015c 02D1     		bne	.L42
 390:.\Generated_Source\PSoC5/cyPm.c ****     {
 391:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 392:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 640              		.loc 1 392 0
 641 015e 0020     		movs	r0, #0
 642 0160 FFF7FEFF 		bl	CyIMO_Start
 643              	.L42:
 393:.\Generated_Source\PSoC5/cyPm.c ****     }
 394:.\Generated_Source\PSoC5/cyPm.c **** 
 395:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 396:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 644              		.loc 1 396 0
 645 0164 274B     		ldr	r3, .L55+4
 646 0166 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 647 0168 1846     		mov	r0, r3
 648 016a FFF7FEFF 		bl	CyIMO_SetSource
 397:.\Generated_Source\PSoC5/cyPm.c **** 
 398:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 399:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 649              		.loc 1 399 0
 650 016e 254B     		ldr	r3, .L55+4
 651 0170 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 652 0172 012B     		cmp	r3, #1
 653 0174 01D1     		bne	.L43
 400:.\Generated_Source\PSoC5/cyPm.c ****     {
 401:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 654              		.loc 1 401 0
 655 0176 FFF7FEFF 		bl	CyIMO_EnableDoubler
 656              	.L43:
 402:.\Generated_Source\PSoC5/cyPm.c ****     }
 403:.\Generated_Source\PSoC5/cyPm.c **** 
 404:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 405:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 657              		.loc 1 405 0
 658 017a 224B     		ldr	r3, .L55+4
 659 017c 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 660 017e 1A46     		mov	r2, r3
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 20


 661 0180 4FF04023 		mov	r3, #1073758208
 662 0184 1B78     		ldrb	r3, [r3]
 663 0186 DBB2     		uxtb	r3, r3
 664 0188 03F03003 		and	r3, r3, #48
 665 018c 9A42     		cmp	r2, r3
 666 018e 10D0     		beq	.L44
 406:.\Generated_Source\PSoC5/cyPm.c ****     {
 407:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 667              		.loc 1 407 0
 668 0190 4FF04023 		mov	r3, #1073758208
 669 0194 4FF04022 		mov	r2, #1073758208
 670 0198 1278     		ldrb	r2, [r2]
 671 019a D2B2     		uxtb	r2, r2
 672 019c D2B2     		uxtb	r2, r2
 673 019e 22F03002 		bic	r2, r2, #48
 674 01a2 D1B2     		uxtb	r1, r2
 408:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 675              		.loc 1 408 0
 676 01a4 174A     		ldr	r2, .L55+4
 677 01a6 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 407:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 678              		.loc 1 407 0
 679 01a8 D2B2     		uxtb	r2, r2
 680 01aa 0A43     		orrs	r2, r2, r1
 681 01ac D2B2     		uxtb	r2, r2
 682 01ae D2B2     		uxtb	r2, r2
 683 01b0 1A70     		strb	r2, [r3]
 684              	.L44:
 409:.\Generated_Source\PSoC5/cyPm.c ****     }
 410:.\Generated_Source\PSoC5/cyPm.c **** 
 411:.\Generated_Source\PSoC5/cyPm.c **** 
 412:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 413:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 685              		.loc 1 413 0
 686 01b2 144B     		ldr	r3, .L55+4
 687 01b4 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 688 01b6 012B     		cmp	r3, #1
 689 01b8 3AD1     		bne	.L45
 414:.\Generated_Source\PSoC5/cyPm.c ****     {
 415:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 416:.\Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 417:.\Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 418:.\Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 419:.\Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 420:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 421:.\Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 690              		.loc 1 421 0
 691 01ba 1023     		movs	r3, #16
 692 01bc 3B61     		str	r3, [r7, #16]
 422:.\Generated_Source\PSoC5/cyPm.c **** 
 423:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 424:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 693              		.loc 1 424 0
 694 01be 0020     		movs	r0, #0
 695 01c0 FFF7FEFF 		bl	CyPLL_OUT_Start
 425:.\Generated_Source\PSoC5/cyPm.c **** 
 426:.\Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 21


 427:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 696              		.loc 1 427 0
 697 01c4 5020     		movs	r0, #80
 698 01c6 FFF7FEFF 		bl	CyDelayUs
 428:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 699              		.loc 1 428 0
 700 01ca 154B     		ldr	r3, .L55+32
 701 01cc 1B78     		ldrb	r3, [r3]
 429:.\Generated_Source\PSoC5/cyPm.c **** 
 430:.\Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 431:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 702              		.loc 1 431 0
 703 01ce AB23     		movs	r3, #171
 704 01d0 FB82     		strh	r3, [r7, #22]	@ movhi
 705 01d2 2AE0     		b	.L46
 706              	.L49:
 432:.\Generated_Source\PSoC5/cyPm.c ****         {
 433:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 707              		.loc 1 433 0
 708 01d4 0120     		movs	r0, #1
 709 01d6 FFF7FEFF 		bl	CyDelayUs
 434:.\Generated_Source\PSoC5/cyPm.c **** 
 435:.\Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 436:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 710              		.loc 1 436 0
 711 01da 114B     		ldr	r3, .L55+32
 712 01dc 1B78     		ldrb	r3, [r3]
 713 01de DBB2     		uxtb	r3, r3
 714 01e0 03F00103 		and	r3, r3, #1
 715 01e4 002B     		cmp	r3, #0
 716 01e6 1DD0     		beq	.L47
 437:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 717              		.loc 1 437 0 discriminator 1
 718 01e8 0D4B     		ldr	r3, .L55+32
 719 01ea 1B78     		ldrb	r3, [r3]
 720 01ec DBB2     		uxtb	r3, r3
 721 01ee 03F00103 		and	r3, r3, #1
 436:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 722              		.loc 1 436 0 discriminator 1
 723 01f2 002B     		cmp	r3, #0
 724 01f4 16D0     		beq	.L47
 438:.\Generated_Source\PSoC5/cyPm.c ****             {
 439:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 725              		.loc 1 439 0
 726 01f6 0023     		movs	r3, #0
 727 01f8 3B61     		str	r3, [r7, #16]
 440:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 728              		.loc 1 440 0
 729 01fa 00BF     		nop
 730 01fc 18E0     		b	.L45
 731              	.L56:
 732 01fe 00BF     		.align	2
 733              	.L55:
 734 0200 08000000 		.word	.LC0
 735 0204 30000000 		.word	cyPmClockBackup
 736 0208 00420040 		.word	1073758720
 737 020c 00000000 		.word	cyPmImoFreqReg2Mhz
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 22


 738 0210 0B400040 		.word	1073758219
 739 0214 10420040 		.word	1073758736
 740 0218 04400040 		.word	1073758212
 741 021c A0430040 		.word	1073759136
 742 0220 25420040 		.word	1073758757
 743              	.L47:
 431:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 744              		.loc 1 431 0
 745 0224 FB8A     		ldrh	r3, [r7, #22]
 746 0226 013B     		subs	r3, r3, #1
 747 0228 FB82     		strh	r3, [r7, #22]	@ movhi
 748              	.L46:
 431:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 749              		.loc 1 431 0 is_stmt 0 discriminator 1
 750 022a FB8A     		ldrh	r3, [r7, #22]
 751 022c 002B     		cmp	r3, #0
 752 022e D1D1     		bne	.L49
 753              	.L45:
 441:.\Generated_Source\PSoC5/cyPm.c ****             }
 442:.\Generated_Source\PSoC5/cyPm.c ****         }
 443:.\Generated_Source\PSoC5/cyPm.c **** 
 444:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 445:.\Generated_Source\PSoC5/cyPm.c ****         {
 446:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 447:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 448:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 449:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 450:.\Generated_Source\PSoC5/cyPm.c **** 
 451:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 452:.\Generated_Source\PSoC5/cyPm.c ****         }
 453:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 454:.\Generated_Source\PSoC5/cyPm.c **** 
 455:.\Generated_Source\PSoC5/cyPm.c **** 
 456:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 457:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 754              		.loc 1 457 0 is_stmt 1
 755 0230 2B4B     		ldr	r3, .L57
 756 0232 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 757 0234 002B     		cmp	r3, #0
 758 0236 03D0     		beq	.L50
 458:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 759              		.loc 1 458 0 discriminator 1
 760 0238 294B     		ldr	r3, .L57
 761 023a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 457:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 762              		.loc 1 457 0 discriminator 1
 763 023c 012B     		cmp	r3, #1
 764 023e 10D1     		bne	.L51
 765              	.L50:
 459:.\Generated_Source\PSoC5/cyPm.c ****     {
 460:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 461:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 766              		.loc 1 461 0
 767 0240 284B     		ldr	r3, .L57+4
 768 0242 1B78     		ldrb	r3, [r3]
 769 0244 DAB2     		uxtb	r2, r3
 770 0246 264B     		ldr	r3, .L57
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 23


 771 0248 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 772 024a 9A42     		cmp	r2, r3
 773 024c 04D0     		beq	.L52
 462:.\Generated_Source\PSoC5/cyPm.c ****         {
 463:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 774              		.loc 1 463 0
 775 024e 244B     		ldr	r3, .L57
 776 0250 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 777 0252 1846     		mov	r0, r3
 778 0254 FFF7FEFF 		bl	CyMasterClk_SetDivider
 779              	.L52:
 464:.\Generated_Source\PSoC5/cyPm.c ****         }
 465:.\Generated_Source\PSoC5/cyPm.c **** 
 466:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 467:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 780              		.loc 1 467 0
 781 0258 214B     		ldr	r3, .L57
 782 025a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 783 025c 1846     		mov	r0, r3
 784 025e FFF7FEFF 		bl	CyMasterClk_SetSource
 785              	.L51:
 468:.\Generated_Source\PSoC5/cyPm.c ****     }
 469:.\Generated_Source\PSoC5/cyPm.c **** 
 470:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 471:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 786              		.loc 1 471 0
 787 0262 1F4B     		ldr	r3, .L57
 788 0264 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 789 0266 002B     		cmp	r3, #0
 790 0268 09D1     		bne	.L53
 472:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 791              		.loc 1 472 0 discriminator 1
 792 026a 1F4B     		ldr	r3, .L57+8
 793 026c 1B78     		ldrb	r3, [r3]
 794 026e DBB2     		uxtb	r3, r3
 795 0270 03F01003 		and	r3, r3, #16
 796 0274 DBB2     		uxtb	r3, r3
 471:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 797              		.loc 1 471 0 discriminator 1
 798 0276 002B     		cmp	r3, #0
 799 0278 01D0     		beq	.L53
 473:.\Generated_Source\PSoC5/cyPm.c ****     {
 474:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 800              		.loc 1 474 0
 801 027a FFF7FEFF 		bl	CyIMO_Stop
 802              	.L53:
 475:.\Generated_Source\PSoC5/cyPm.c ****     }
 476:.\Generated_Source\PSoC5/cyPm.c **** 
 477:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 478:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 803              		.loc 1 478 0
 804 027e 1B4B     		ldr	r3, .L57+12
 805 0280 1B78     		ldrb	r3, [r3]
 806 0282 DBB2     		uxtb	r3, r3
 807 0284 1B02     		lsls	r3, r3, #8
 808 0286 FB81     		strh	r3, [r7, #14]	@ movhi
 479:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 24


 809              		.loc 1 479 0
 810 0288 194B     		ldr	r3, .L57+16
 811 028a 1B78     		ldrb	r3, [r3]
 812 028c DBB2     		uxtb	r3, r3
 813 028e 1A46     		mov	r2, r3
 814 0290 FB89     		ldrh	r3, [r7, #14]	@ movhi
 815 0292 1343     		orrs	r3, r3, r2
 816 0294 FB81     		strh	r3, [r7, #14]	@ movhi
 480:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 817              		.loc 1 480 0
 818 0296 124B     		ldr	r3, .L57
 819 0298 9B89     		ldrh	r3, [r3, #12]
 820 029a FA89     		ldrh	r2, [r7, #14]
 821 029c 9A42     		cmp	r2, r3
 822 029e 04D0     		beq	.L54
 481:.\Generated_Source\PSoC5/cyPm.c ****     {
 482:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 823              		.loc 1 482 0
 824 02a0 0F4B     		ldr	r3, .L57
 825 02a2 9B89     		ldrh	r3, [r3, #12]
 826 02a4 1846     		mov	r0, r3
 827 02a6 FFF7FEFF 		bl	CyBusClk_SetDivider
 828              	.L54:
 483:.\Generated_Source\PSoC5/cyPm.c ****     }
 484:.\Generated_Source\PSoC5/cyPm.c **** 
 485:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 486:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 829              		.loc 1 486 0
 830 02aa 124B     		ldr	r3, .L57+20
 831 02ac 114A     		ldr	r2, .L57+20
 832 02ae 1278     		ldrb	r2, [r2]
 833 02b0 D2B2     		uxtb	r2, r2
 834 02b2 D2B2     		uxtb	r2, r2
 835 02b4 02F03F02 		and	r2, r2, #63
 836 02b8 D1B2     		uxtb	r1, r2
 487:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 837              		.loc 1 487 0
 838 02ba 094A     		ldr	r2, .L57
 839 02bc 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 486:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 840              		.loc 1 486 0
 841 02be D2B2     		uxtb	r2, r2
 842 02c0 0A43     		orrs	r2, r2, r1
 843 02c2 D2B2     		uxtb	r2, r2
 844 02c4 D2B2     		uxtb	r2, r2
 845 02c6 1A70     		strb	r2, [r3]
 488:.\Generated_Source\PSoC5/cyPm.c **** 
 489:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 490:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 846              		.loc 1 490 0
 847 02c8 0B4B     		ldr	r3, .L57+24
 848 02ca 054A     		ldr	r2, .L57
 849 02cc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 850 02ce 1A70     		strb	r2, [r3]
 491:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 851              		.loc 1 491 0
 852 02d0 0A4B     		ldr	r3, .L57+28
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 25


 853 02d2 034A     		ldr	r2, .L57
 854 02d4 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 855 02d6 1A70     		strb	r2, [r3]
 492:.\Generated_Source\PSoC5/cyPm.c **** }
 856              		.loc 1 492 0
 857 02d8 1837     		adds	r7, r7, #24
 858 02da BD46     		mov	sp, r7
 859              		@ sp needed
 860 02dc 80BD     		pop	{r7, pc}
 861              	.L58:
 862 02de 00BF     		.align	2
 863              	.L57:
 864 02e0 30000000 		.word	cyPmClockBackup
 865 02e4 04400040 		.word	1073758212
 866 02e8 A0430040 		.word	1073759136
 867 02ec 07400040 		.word	1073758215
 868 02f0 06400040 		.word	1073758214
 869 02f4 00480040 		.word	1073760256
 870 02f8 A1430040 		.word	1073759137
 871 02fc A2430040 		.word	1073759138
 872              		.cfi_endproc
 873              	.LFE1:
 874              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 875              		.section	.text.CyPmAltAct,"ax",%progbits
 876              		.align	2
 877              		.global	CyPmAltAct
 878              		.thumb
 879              		.thumb_func
 880              		.type	CyPmAltAct, %function
 881              	CyPmAltAct:
 882              	.LFB2:
 493:.\Generated_Source\PSoC5/cyPm.c **** 
 494:.\Generated_Source\PSoC5/cyPm.c **** 
 495:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 496:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 497:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 498:.\Generated_Source\PSoC5/cyPm.c **** *
 499:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 500:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 501:.\Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 502:.\Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 503:.\Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 504:.\Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 505:.\Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 506:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 507:.\Generated_Source\PSoC5/cyPm.c **** *
 508:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 509:.\Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 510:.\Generated_Source\PSoC5/cyPm.c **** *
 511:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 512:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 513:.\Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 514:.\Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 515:.\Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 516:.\Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 517:.\Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 518:.\Generated_Source\PSoC5/cyPm.c **** *  Active state.
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 26


 519:.\Generated_Source\PSoC5/cyPm.c **** *
 520:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 521:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 522:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 523:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 524:.\Generated_Source\PSoC5/cyPm.c **** *
 525:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 526:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 527:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 528:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 529:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 530:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 531:.\Generated_Source\PSoC5/cyPm.c **** *
 532:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 533:.\Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 534:.\Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 535:.\Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 536:.\Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 537:.\Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 538:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 539:.\Generated_Source\PSoC5/cyPm.c **** *
 540:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 541:.\Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 542:.\Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 543:.\Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 544:.\Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 545:.\Generated_Source\PSoC5/cyPm.c **** *
 546:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 547:.\Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 548:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 549:.\Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 550:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 551:.\Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 552:.\Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 553:.\Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 554:.\Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 555:.\Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 556:.\Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 557:.\Generated_Source\PSoC5/cyPm.c **** *
 558:.\Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 559:.\Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 560:.\Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 561:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 562:.\Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 563:.\Generated_Source\PSoC5/cyPm.c **** *
 564:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 565:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 566:.\Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 567:.\Generated_Source\PSoC5/cyPm.c **** *
 568:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 569:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 570:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 571:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 572:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 573:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 574:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 575:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 27


 576:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 577:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 578:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 579:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 580:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 581:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 582:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 583:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 584:.\Generated_Source\PSoC5/cyPm.c **** *
 585:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 586:.\Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 587:.\Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 588:.\Generated_Source\PSoC5/cyPm.c **** *
 589:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 590:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will be
 591:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 592:.\Generated_Source\PSoC5/cyPm.c **** *
 593:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 594:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 595:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 596:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 597:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 598:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 599:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 600:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 601:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 602:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 603:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 604:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 605:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 606:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 607:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 608:.\Generated_Source\PSoC5/cyPm.c **** *
 609:.\Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 610:.\Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 611:.\Generated_Source\PSoC5/cyPm.c **** *
 612:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 613:.\Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 614:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named MyComp the
 615:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 616:.\Generated_Source\PSoC5/cyPm.c **** *
 617:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 618:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 619:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 620:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 621:.\Generated_Source\PSoC5/cyPm.c **** *
 622:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 623:.\Generated_Source\PSoC5/cyPm.c **** *  None
 624:.\Generated_Source\PSoC5/cyPm.c **** *
 625:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 626:.\Generated_Source\PSoC5/cyPm.c **** *  No
 627:.\Generated_Source\PSoC5/cyPm.c **** *
 628:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 629:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 630:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 631:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 632:.\Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 28


 633:.\Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 634:.\Generated_Source\PSoC5/cyPm.c **** *
 635:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 636:.\Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 637:.\Generated_Source\PSoC5/cyPm.c **** {
 883              		.loc 1 637 0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 8
 886              		@ frame_needed = 1, uses_anonymous_args = 0
 887 0000 80B5     		push	{r7, lr}
 888              		.cfi_def_cfa_offset 8
 889              		.cfi_offset 7, -8
 890              		.cfi_offset 14, -4
 891 0002 82B0     		sub	sp, sp, #8
 892              		.cfi_def_cfa_offset 16
 893 0004 00AF     		add	r7, sp, #0
 894              		.cfi_def_cfa_register 7
 895 0006 0246     		mov	r2, r0
 896 0008 0B46     		mov	r3, r1
 897 000a FA80     		strh	r2, [r7, #6]	@ movhi
 898 000c BB80     		strh	r3, [r7, #4]	@ movhi
 638:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 639:.\Generated_Source\PSoC5/cyPm.c **** 
 640:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 641:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 899              		.loc 1 641 0
 900 000e FB88     		ldrh	r3, [r7, #6]
 901 0010 002B     		cmp	r3, #0
 902 0012 02D0     		beq	.L61
 903              		.loc 1 641 0 is_stmt 0 discriminator 1
 904 0014 0020     		movs	r0, #0
 905 0016 FFF7FEFF 		bl	CyHalt
 906              	.L61:
 642:.\Generated_Source\PSoC5/cyPm.c **** 
 643:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 644:.\Generated_Source\PSoC5/cyPm.c ****         {
 645:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 646:.\Generated_Source\PSoC5/cyPm.c ****         }
 647:.\Generated_Source\PSoC5/cyPm.c **** 
 648:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 649:.\Generated_Source\PSoC5/cyPm.c **** 
 650:.\Generated_Source\PSoC5/cyPm.c **** 
 651:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 652:.\Generated_Source\PSoC5/cyPm.c **** 
 653:.\Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 654:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 655:.\Generated_Source\PSoC5/cyPm.c ****         {
 656:.\Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 657:.\Generated_Source\PSoC5/cyPm.c **** 
 658:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 659:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 660:.\Generated_Source\PSoC5/cyPm.c ****         }
 661:.\Generated_Source\PSoC5/cyPm.c **** 
 662:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 663:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 664:.\Generated_Source\PSoC5/cyPm.c ****         {
 665:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 29


 666:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 667:.\Generated_Source\PSoC5/cyPm.c **** 
 668:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 669:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 670:.\Generated_Source\PSoC5/cyPm.c ****         }
 671:.\Generated_Source\PSoC5/cyPm.c **** 
 672:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 673:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 674:.\Generated_Source\PSoC5/cyPm.c ****         {
 675:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 676:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 677:.\Generated_Source\PSoC5/cyPm.c **** 
 678:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 679:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 680:.\Generated_Source\PSoC5/cyPm.c ****         }
 681:.\Generated_Source\PSoC5/cyPm.c **** 
 682:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 683:.\Generated_Source\PSoC5/cyPm.c **** 
 684:.\Generated_Source\PSoC5/cyPm.c **** 
 685:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 686:.\Generated_Source\PSoC5/cyPm.c **** 
 687:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 688:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 907              		.loc 1 688 0 is_stmt 1
 908 001a 224B     		ldr	r3, .L62
 909 001c 1B78     		ldrb	r3, [r3]
 910 001e DAB2     		uxtb	r2, r3
 911 0020 214B     		ldr	r3, .L62+4
 912 0022 1A71     		strb	r2, [r3, #4]
 689:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 913              		.loc 1 689 0
 914 0024 1F4B     		ldr	r3, .L62
 915 0026 BA88     		ldrh	r2, [r7, #4]
 916 0028 1209     		lsrs	r2, r2, #4
 917 002a 92B2     		uxth	r2, r2
 918 002c D2B2     		uxtb	r2, r2
 919 002e 1A70     		strb	r2, [r3]
 690:.\Generated_Source\PSoC5/cyPm.c **** 
 691:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 692:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 920              		.loc 1 692 0
 921 0030 1E4B     		ldr	r3, .L62+8
 922 0032 1B78     		ldrb	r3, [r3]
 923 0034 DAB2     		uxtb	r2, r3
 924 0036 1C4B     		ldr	r3, .L62+4
 925 0038 5A71     		strb	r2, [r3, #5]
 693:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 926              		.loc 1 693 0
 927 003a 1C4B     		ldr	r3, .L62+8
 928 003c BA88     		ldrh	r2, [r7, #4]	@ movhi
 929 003e D2B2     		uxtb	r2, r2
 930 0040 02F00F02 		and	r2, r2, #15
 931 0044 D2B2     		uxtb	r2, r2
 932 0046 1A70     		strb	r2, [r3]
 694:.\Generated_Source\PSoC5/cyPm.c **** 
 695:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 696:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 30


 933              		.loc 1 696 0
 934 0048 194B     		ldr	r3, .L62+12
 935 004a 1B78     		ldrb	r3, [r3]
 936 004c DAB2     		uxtb	r2, r3
 937 004e 164B     		ldr	r3, .L62+4
 938 0050 9A71     		strb	r2, [r3, #6]
 697:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 939              		.loc 1 697 0
 940 0052 174B     		ldr	r3, .L62+12
 941 0054 BA88     		ldrh	r2, [r7, #4]
 942 0056 120B     		lsrs	r2, r2, #12
 943 0058 92B2     		uxth	r2, r2
 944 005a D2B2     		uxtb	r2, r2
 945 005c 02F00102 		and	r2, r2, #1
 946 0060 D2B2     		uxtb	r2, r2
 947 0062 1A70     		strb	r2, [r3]
 698:.\Generated_Source\PSoC5/cyPm.c **** 
 699:.\Generated_Source\PSoC5/cyPm.c **** 
 700:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 701:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 948              		.loc 1 701 0
 949 0064 134B     		ldr	r3, .L62+16
 950 0066 134A     		ldr	r2, .L62+16
 951 0068 1278     		ldrb	r2, [r2]
 952 006a D2B2     		uxtb	r2, r2
 953 006c 22F00702 		bic	r2, r2, #7
 954 0070 D2B2     		uxtb	r2, r2
 955 0072 42F00102 		orr	r2, r2, #1
 956 0076 D2B2     		uxtb	r2, r2
 957 0078 1A70     		strb	r2, [r3]
 702:.\Generated_Source\PSoC5/cyPm.c **** 
 703:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 704:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 958              		.loc 1 704 0
 959 007a 0E4B     		ldr	r3, .L62+16
 960 007c 1B78     		ldrb	r3, [r3]
 705:.\Generated_Source\PSoC5/cyPm.c **** 
 706:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 707:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 961              		.loc 1 707 0
 962              	@ 707 ".\Generated_Source\PSoC5\cyPm.c" 1
 963 007e 00BF     		NOP
 964              	
 965              	@ 0 "" 2
 708:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 966              		.loc 1 708 0
 967              	@ 708 ".\Generated_Source\PSoC5\cyPm.c" 1
 968 0080 00BF     		NOP
 969              	
 970              	@ 0 "" 2
 709:.\Generated_Source\PSoC5/cyPm.c **** 
 710:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 711:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 971              		.loc 1 711 0
 972              	@ 711 ".\Generated_Source\PSoC5\cyPm.c" 1
 973 0082 30BF     		WFI 
 974              	
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 31


 975              	@ 0 "" 2
 712:.\Generated_Source\PSoC5/cyPm.c **** 
 713:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 714:.\Generated_Source\PSoC5/cyPm.c **** 
 715:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 716:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 976              		.loc 1 716 0
 977              		.thumb
 978 0084 074B     		ldr	r3, .L62
 979 0086 084A     		ldr	r2, .L62+4
 980 0088 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 981 008a 1A70     		strb	r2, [r3]
 717:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 982              		.loc 1 717 0
 983 008c 074B     		ldr	r3, .L62+8
 984 008e 064A     		ldr	r2, .L62+4
 985 0090 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 986 0092 1A70     		strb	r2, [r3]
 718:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 987              		.loc 1 718 0
 988 0094 064B     		ldr	r3, .L62+12
 989 0096 044A     		ldr	r2, .L62+4
 990 0098 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 991 009a 1A70     		strb	r2, [r3]
 719:.\Generated_Source\PSoC5/cyPm.c **** }
 992              		.loc 1 719 0
 993 009c 0837     		adds	r7, r7, #8
 994 009e BD46     		mov	sp, r7
 995              		@ sp needed
 996 00a0 80BD     		pop	{r7, pc}
 997              	.L63:
 998 00a2 00BF     		.align	2
 999              	.L62:
 1000 00a4 98430040 		.word	1073759128
 1001 00a8 00000000 		.word	cyPmBackup
 1002 00ac 99430040 		.word	1073759129
 1003 00b0 9A430040 		.word	1073759130
 1004 00b4 93430040 		.word	1073759123
 1005              		.cfi_endproc
 1006              	.LFE2:
 1007              		.size	CyPmAltAct, .-CyPmAltAct
 1008              		.section	.text.CyPmSleep,"ax",%progbits
 1009              		.align	2
 1010              		.global	CyPmSleep
 1011              		.thumb
 1012              		.thumb_func
 1013              		.type	CyPmSleep, %function
 1014              	CyPmSleep:
 1015              	.LFB3:
 720:.\Generated_Source\PSoC5/cyPm.c **** 
 721:.\Generated_Source\PSoC5/cyPm.c **** 
 722:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 723:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 724:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 725:.\Generated_Source\PSoC5/cyPm.c **** *
 726:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 727:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 32


 728:.\Generated_Source\PSoC5/cyPm.c **** *
 729:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 730:.\Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 731:.\Generated_Source\PSoC5/cyPm.c **** *
 732:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 733:.\Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 734:.\Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 735:.\Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 736:.\Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 737:.\Generated_Source\PSoC5/cyPm.c **** *
 738:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 739:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 740:.\Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 741:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 742:.\Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 743:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 744:.\Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 745:.\Generated_Source\PSoC5/cyPm.c **** *
 746:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 747:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 748:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 749:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 750:.\Generated_Source\PSoC5/cyPm.c **** *
 751:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 752:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 753:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 754:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 755:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 756:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 757:.\Generated_Source\PSoC5/cyPm.c **** *
 758:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 759:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 760:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 761:.\Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 762:.\Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 763:.\Generated_Source\PSoC5/cyPm.c **** *
 764:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 765:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 766:.\Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 767:.\Generated_Source\PSoC5/cyPm.c **** *
 768:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 769:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 770:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 771:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 772:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 773:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 774:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 775:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 776:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 777:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 778:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 779:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 780:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 781:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 782:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 783:.\Generated_Source\PSoC5/cyPm.c **** *
 784:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 33


 785:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 786:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 787:.\Generated_Source\PSoC5/cyPm.c **** *
 788:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 789:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 790:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 791:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 792:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 793:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 794:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 795:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 796:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 797:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 798:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 799:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 800:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 801:.\Generated_Source\PSoC5/cyPm.c **** *
 802:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 803:.\Generated_Source\PSoC5/cyPm.c **** *
 804:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 805:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 806:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 807:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 808:.\Generated_Source\PSoC5/cyPm.c **** *
 809:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 810:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 811:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 812:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 813:.\Generated_Source\PSoC5/cyPm.c **** *
 814:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 815:.\Generated_Source\PSoC5/cyPm.c **** *  None
 816:.\Generated_Source\PSoC5/cyPm.c **** *
 817:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 818:.\Generated_Source\PSoC5/cyPm.c **** *  No
 819:.\Generated_Source\PSoC5/cyPm.c **** *
 820:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 821:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 822:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 823:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 824:.\Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 825:.\Generated_Source\PSoC5/cyPm.c **** *
 826:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 827:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 828:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 829:.\Generated_Source\PSoC5/cyPm.c **** *
 830:.\Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 831:.\Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 832:.\Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 833:.\Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 834:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 835:.\Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 836:.\Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 837:.\Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 838:.\Generated_Source\PSoC5/cyPm.c **** *
 839:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 840:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 841:.\Generated_Source\PSoC5/cyPm.c **** {
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 34


 1016              		.loc 1 841 0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 16
 1019              		@ frame_needed = 1, uses_anonymous_args = 0
 1020 0000 80B5     		push	{r7, lr}
 1021              		.cfi_def_cfa_offset 8
 1022              		.cfi_offset 7, -8
 1023              		.cfi_offset 14, -4
 1024 0002 84B0     		sub	sp, sp, #16
 1025              		.cfi_def_cfa_offset 24
 1026 0004 00AF     		add	r7, sp, #0
 1027              		.cfi_def_cfa_register 7
 1028 0006 0246     		mov	r2, r0
 1029 0008 0B46     		mov	r3, r1
 1030 000a FA71     		strb	r2, [r7, #7]
 1031 000c BB80     		strh	r3, [r7, #4]	@ movhi
 842:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 843:.\Generated_Source\PSoC5/cyPm.c **** 
 844:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 845:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1032              		.loc 1 845 0
 1033 000e FFF7FEFF 		bl	CyEnterCriticalSection
 1034 0012 0346     		mov	r3, r0
 1035 0014 FB73     		strb	r3, [r7, #15]
 846:.\Generated_Source\PSoC5/cyPm.c **** 
 847:.\Generated_Source\PSoC5/cyPm.c **** 
 848:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 849:.\Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 850:.\Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 851:.\Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 852:.\Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 853:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 854:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1036              		.loc 1 854 0
 1037 0016 4E4B     		ldr	r3, .L74
 1038 0018 1B78     		ldrb	r3, [r3]
 1039 001a DBB2     		uxtb	r3, r3
 1040 001c 03F00803 		and	r3, r3, #8
 1041 0020 002B     		cmp	r3, #0
 1042 0022 0BD1     		bne	.L65
 855:.\Generated_Source\PSoC5/cyPm.c ****     {
 856:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 857:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1043              		.loc 1 857 0
 1044 0024 4B4B     		ldr	r3, .L74+4
 1045 0026 4B4A     		ldr	r2, .L74+4
 1046 0028 1278     		ldrb	r2, [r2]
 1047 002a D2B2     		uxtb	r2, r2
 1048 002c 02F01F02 		and	r2, r2, #31
 1049 0030 D2B2     		uxtb	r2, r2
 1050 0032 1A70     		strb	r2, [r3]
 858:.\Generated_Source\PSoC5/cyPm.c ****     }
 859:.\Generated_Source\PSoC5/cyPm.c ****     else
 860:.\Generated_Source\PSoC5/cyPm.c ****     {
 861:.\Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 862:.\Generated_Source\PSoC5/cyPm.c **** 
 863:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 35


 864:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 865:.\Generated_Source\PSoC5/cyPm.c **** 
 866:.\Generated_Source\PSoC5/cyPm.c ****         return;
 867:.\Generated_Source\PSoC5/cyPm.c ****     }
 868:.\Generated_Source\PSoC5/cyPm.c **** 
 869:.\Generated_Source\PSoC5/cyPm.c **** 
 870:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 871:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 872:.\Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 873:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 874:.\Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 875:.\Generated_Source\PSoC5/cyPm.c ****     *
 876:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 877:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware buzz must be
 878:.\Generated_Source\PSoC5/cyPm.c ****     *   enabled before the sleep mode entry and restored on the wakeup.
 879:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 880:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 881:.\Generated_Source\PSoC5/cyPm.c **** 
 882:.\Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 883:.\Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 884:.\Generated_Source\PSoC5/cyPm.c ****         {
 885:.\Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 886:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 887:.\Generated_Source\PSoC5/cyPm.c ****         }
 888:.\Generated_Source\PSoC5/cyPm.c **** 
 889:.\Generated_Source\PSoC5/cyPm.c **** 
 890:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 891:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 892:.\Generated_Source\PSoC5/cyPm.c ****         {
 893:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 894:.\Generated_Source\PSoC5/cyPm.c ****             {
 895:.\Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 896:.\Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 897:.\Generated_Source\PSoC5/cyPm.c ****             }
 898:.\Generated_Source\PSoC5/cyPm.c ****             else
 899:.\Generated_Source\PSoC5/cyPm.c ****             {
 900:.\Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 901:.\Generated_Source\PSoC5/cyPm.c ****                 {
 902:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 903:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 904:.\Generated_Source\PSoC5/cyPm.c ****                 }
 905:.\Generated_Source\PSoC5/cyPm.c ****                 else
 906:.\Generated_Source\PSoC5/cyPm.c ****                 {
 907:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 908:.\Generated_Source\PSoC5/cyPm.c ****                 }
 909:.\Generated_Source\PSoC5/cyPm.c ****             }
 910:.\Generated_Source\PSoC5/cyPm.c ****         }
 911:.\Generated_Source\PSoC5/cyPm.c **** 
 912:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 913:.\Generated_Source\PSoC5/cyPm.c **** 
 914:.\Generated_Source\PSoC5/cyPm.c **** 
 915:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 916:.\Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 917:.\Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 918:.\Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 919:.\Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 920:.\Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 36


 921:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 922:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 923:.\Generated_Source\PSoC5/cyPm.c **** 
 924:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 925:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 1051              		.loc 1 925 0
 1052 0034 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1053 0036 002B     		cmp	r3, #0
 1054 0038 08D0     		beq	.L72
 1055 003a 04E0     		b	.L73
 1056              	.L65:
 864:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 1057              		.loc 1 864 0
 1058 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1059 003e 1846     		mov	r0, r3
 1060 0040 FFF7FEFF 		bl	CyExitCriticalSection
 866:.\Generated_Source\PSoC5/cyPm.c ****         return;
 1061              		.loc 1 866 0
 1062 0044 81E0     		b	.L64
 1063              	.L73:
 1064              		.loc 1 925 0 discriminator 1
 1065 0046 0020     		movs	r0, #0
 1066 0048 FFF7FEFF 		bl	CyHalt
 1067              	.L72:
 926:.\Generated_Source\PSoC5/cyPm.c **** 
 927:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 928:.\Generated_Source\PSoC5/cyPm.c ****         {
 929:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 930:.\Generated_Source\PSoC5/cyPm.c ****         }
 931:.\Generated_Source\PSoC5/cyPm.c **** 
 932:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 933:.\Generated_Source\PSoC5/cyPm.c **** 
 934:.\Generated_Source\PSoC5/cyPm.c **** 
 935:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1068              		.loc 1 935 0
 1069 004c FFF7FEFF 		bl	CyPmHibSlpSaveSet
 936:.\Generated_Source\PSoC5/cyPm.c **** 
 937:.\Generated_Source\PSoC5/cyPm.c **** 
 938:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 939:.\Generated_Source\PSoC5/cyPm.c **** 
 940:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 941:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 942:.\Generated_Source\PSoC5/cyPm.c ****         {
 943:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 944:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 945:.\Generated_Source\PSoC5/cyPm.c **** 
 946:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 947:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 948:.\Generated_Source\PSoC5/cyPm.c ****         }
 949:.\Generated_Source\PSoC5/cyPm.c **** 
 950:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 951:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 952:.\Generated_Source\PSoC5/cyPm.c ****         {
 953:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 954:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 955:.\Generated_Source\PSoC5/cyPm.c **** 
 956:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 37


 957:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 958:.\Generated_Source\PSoC5/cyPm.c ****         }
 959:.\Generated_Source\PSoC5/cyPm.c **** 
 960:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 961:.\Generated_Source\PSoC5/cyPm.c **** 
 962:.\Generated_Source\PSoC5/cyPm.c **** 
 963:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 964:.\Generated_Source\PSoC5/cyPm.c **** 
 965:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 966:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1070              		.loc 1 966 0
 1071 0050 414B     		ldr	r3, .L74+8
 1072 0052 1B78     		ldrb	r3, [r3]
 1073 0054 DAB2     		uxtb	r2, r3
 1074 0056 414B     		ldr	r3, .L74+12
 1075 0058 1A71     		strb	r2, [r3, #4]
 967:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1076              		.loc 1 967 0
 1077 005a 3F4B     		ldr	r3, .L74+8
 1078 005c BA88     		ldrh	r2, [r7, #4]
 1079 005e 1209     		lsrs	r2, r2, #4
 1080 0060 92B2     		uxth	r2, r2
 1081 0062 D2B2     		uxtb	r2, r2
 1082 0064 1A70     		strb	r2, [r3]
 968:.\Generated_Source\PSoC5/cyPm.c **** 
 969:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 970:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1083              		.loc 1 970 0
 1084 0066 3E4B     		ldr	r3, .L74+16
 1085 0068 1B78     		ldrb	r3, [r3]
 1086 006a DAB2     		uxtb	r2, r3
 1087 006c 3B4B     		ldr	r3, .L74+12
 1088 006e 5A71     		strb	r2, [r3, #5]
 971:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1089              		.loc 1 971 0
 1090 0070 3B4B     		ldr	r3, .L74+16
 1091 0072 BA88     		ldrh	r2, [r7, #4]	@ movhi
 1092 0074 D2B2     		uxtb	r2, r2
 1093 0076 02F00F02 		and	r2, r2, #15
 1094 007a D2B2     		uxtb	r2, r2
 1095 007c 1A70     		strb	r2, [r3]
 972:.\Generated_Source\PSoC5/cyPm.c **** 
 973:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 974:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1096              		.loc 1 974 0
 1097 007e 394B     		ldr	r3, .L74+20
 1098 0080 1B78     		ldrb	r3, [r3]
 1099 0082 DAB2     		uxtb	r2, r3
 1100 0084 354B     		ldr	r3, .L74+12
 1101 0086 9A71     		strb	r2, [r3, #6]
 975:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1102              		.loc 1 975 0
 1103 0088 364B     		ldr	r3, .L74+20
 1104 008a BA88     		ldrh	r2, [r7, #4]
 1105 008c 120B     		lsrs	r2, r2, #12
 1106 008e 92B2     		uxth	r2, r2
 1107 0090 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 38


 1108 0092 02F00102 		and	r2, r2, #1
 1109 0096 D2B2     		uxtb	r2, r2
 1110 0098 1A70     		strb	r2, [r3]
 976:.\Generated_Source\PSoC5/cyPm.c **** 
 977:.\Generated_Source\PSoC5/cyPm.c **** 
 978:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 979:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 980:.\Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 981:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 982:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 983:.\Generated_Source\PSoC5/cyPm.c **** 
 984:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 985:.\Generated_Source\PSoC5/cyPm.c **** 
 986:.\Generated_Source\PSoC5/cyPm.c **** 
 987:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 988:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1111              		.loc 1 988 0
 1112 009a 334B     		ldr	r3, .L74+24
 1113 009c 1B78     		ldrb	r3, [r3]
 1114 009e DBB2     		uxtb	r3, r3
 1115 00a0 03F00703 		and	r3, r3, #7
 1116 00a4 002B     		cmp	r3, #0
 1117 00a6 04D1     		bne	.L69
 989:.\Generated_Source\PSoC5/cyPm.c ****     {
 990:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 991:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1118              		.loc 1 991 0
 1119 00a8 2C4B     		ldr	r3, .L74+12
 1120 00aa 0122     		movs	r2, #1
 1121 00ac 83F82D20 		strb	r2, [r3, #45]
 1122 00b0 14E0     		b	.L70
 1123              	.L69:
 992:.\Generated_Source\PSoC5/cyPm.c ****     }
 993:.\Generated_Source\PSoC5/cyPm.c ****     else
 994:.\Generated_Source\PSoC5/cyPm.c ****     {
 995:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 996:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1124              		.loc 1 996 0
 1125 00b2 2A4B     		ldr	r3, .L74+12
 1126 00b4 0022     		movs	r2, #0
 1127 00b6 83F82D20 		strb	r2, [r3, #45]
 997:.\Generated_Source\PSoC5/cyPm.c **** 
 998:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 999:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1128              		.loc 1 999 0
 1129 00ba 2B4B     		ldr	r3, .L74+24
 1130 00bc 1B78     		ldrb	r3, [r3]
 1131 00be DBB2     		uxtb	r3, r3
 1132 00c0 03F00703 		and	r3, r3, #7
 1133 00c4 DAB2     		uxtb	r2, r3
 1134 00c6 254B     		ldr	r3, .L74+12
 1135 00c8 83F82C20 		strb	r2, [r3, #44]
1000:.\Generated_Source\PSoC5/cyPm.c **** 
1001:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1002:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1136              		.loc 1 1002 0
 1137 00cc 264B     		ldr	r3, .L74+24
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 39


 1138 00ce 264A     		ldr	r2, .L74+24
 1139 00d0 1278     		ldrb	r2, [r2]
 1140 00d2 D2B2     		uxtb	r2, r2
 1141 00d4 22F00702 		bic	r2, r2, #7
 1142 00d8 D2B2     		uxtb	r2, r2
 1143 00da 1A70     		strb	r2, [r3]
 1144              	.L70:
1003:.\Generated_Source\PSoC5/cyPm.c ****     }
1004:.\Generated_Source\PSoC5/cyPm.c **** 
1005:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
1006:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1145              		.loc 1 1006 0
 1146 00dc 1C4B     		ldr	r3, .L74
 1147 00de 1C4A     		ldr	r2, .L74
 1148 00e0 1278     		ldrb	r2, [r2]
 1149 00e2 D2B2     		uxtb	r2, r2
 1150 00e4 22F00702 		bic	r2, r2, #7
 1151 00e8 D2B2     		uxtb	r2, r2
 1152 00ea 42F00302 		orr	r2, r2, #3
 1153 00ee D2B2     		uxtb	r2, r2
 1154 00f0 1A70     		strb	r2, [r3]
1007:.\Generated_Source\PSoC5/cyPm.c **** 
1008:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1009:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1155              		.loc 1 1009 0
 1156 00f2 174B     		ldr	r3, .L74
 1157 00f4 1B78     		ldrb	r3, [r3]
1010:.\Generated_Source\PSoC5/cyPm.c **** 
1011:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1012:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1158              		.loc 1 1012 0
 1159              	@ 1012 ".\Generated_Source\PSoC5\cyPm.c" 1
 1160 00f6 00BF     		NOP
 1161              	
 1162              	@ 0 "" 2
1013:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1163              		.loc 1 1013 0
 1164              	@ 1013 ".\Generated_Source\PSoC5\cyPm.c" 1
 1165 00f8 00BF     		NOP
 1166              	
 1167              	@ 0 "" 2
1014:.\Generated_Source\PSoC5/cyPm.c **** 
1015:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1016:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1168              		.loc 1 1016 0
 1169              	@ 1016 ".\Generated_Source\PSoC5\cyPm.c" 1
 1170 00fa 30BF     		WFI 
 1171              	
 1172              	@ 0 "" 2
1017:.\Generated_Source\PSoC5/cyPm.c **** 
1018:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1019:.\Generated_Source\PSoC5/cyPm.c **** 
1020:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1021:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1173              		.loc 1 1021 0
 1174              		.thumb
 1175 00fc 174B     		ldr	r3, .L74+12
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 40


 1176 00fe 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1177 0102 012B     		cmp	r3, #1
 1178 0104 0FD0     		beq	.L71
1022:.\Generated_Source\PSoC5/cyPm.c ****     {
1023:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1179              		.loc 1 1023 0
 1180 0106 184B     		ldr	r3, .L74+24
 1181 0108 174A     		ldr	r2, .L74+24
 1182 010a 1278     		ldrb	r2, [r2]
 1183 010c D2B2     		uxtb	r2, r2
 1184 010e D2B2     		uxtb	r2, r2
 1185 0110 22F00702 		bic	r2, r2, #7
 1186 0114 D1B2     		uxtb	r1, r2
1024:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1187              		.loc 1 1024 0
 1188 0116 114A     		ldr	r2, .L74+12
 1189 0118 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1023:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1190              		.loc 1 1023 0
 1191 011c D2B2     		uxtb	r2, r2
 1192 011e 0A43     		orrs	r2, r2, r1
 1193 0120 D2B2     		uxtb	r2, r2
 1194 0122 D2B2     		uxtb	r2, r2
 1195 0124 1A70     		strb	r2, [r3]
 1196              	.L71:
1025:.\Generated_Source\PSoC5/cyPm.c ****     }
1026:.\Generated_Source\PSoC5/cyPm.c **** 
1027:.\Generated_Source\PSoC5/cyPm.c **** 
1028:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1029:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1030:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1031:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1032:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1033:.\Generated_Source\PSoC5/cyPm.c **** 
1034:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1035:.\Generated_Source\PSoC5/cyPm.c **** 
1036:.\Generated_Source\PSoC5/cyPm.c **** 
1037:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1038:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1197              		.loc 1 1038 0
 1198 0126 FFF7FEFF 		bl	CyPmHibSlpRestore
1039:.\Generated_Source\PSoC5/cyPm.c **** 
1040:.\Generated_Source\PSoC5/cyPm.c **** 
1041:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1042:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1043:.\Generated_Source\PSoC5/cyPm.c **** 
1044:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1045:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1046:.\Generated_Source\PSoC5/cyPm.c ****         {
1047:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1048:.\Generated_Source\PSoC5/cyPm.c ****             {
1049:.\Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1050:.\Generated_Source\PSoC5/cyPm.c ****                 {
1051:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1052:.\Generated_Source\PSoC5/cyPm.c ****                 }
1053:.\Generated_Source\PSoC5/cyPm.c ****             }
1054:.\Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 41


1055:.\Generated_Source\PSoC5/cyPm.c **** 
1056:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1057:.\Generated_Source\PSoC5/cyPm.c **** 
1058:.\Generated_Source\PSoC5/cyPm.c **** 
1059:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1060:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1199              		.loc 1 1060 0
 1200 012a 0B4B     		ldr	r3, .L74+8
 1201 012c 0B4A     		ldr	r2, .L74+12
 1202 012e 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1203 0130 1A70     		strb	r2, [r3]
1061:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1204              		.loc 1 1061 0
 1205 0132 0B4B     		ldr	r3, .L74+16
 1206 0134 094A     		ldr	r2, .L74+12
 1207 0136 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1208 0138 1A70     		strb	r2, [r3]
1062:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1209              		.loc 1 1062 0
 1210 013a 0A4B     		ldr	r3, .L74+20
 1211 013c 074A     		ldr	r2, .L74+12
 1212 013e 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1213 0140 1A70     		strb	r2, [r3]
1063:.\Generated_Source\PSoC5/cyPm.c **** 
1064:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1065:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1214              		.loc 1 1065 0
 1215 0142 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1216 0144 1846     		mov	r0, r3
 1217 0146 FFF7FEFF 		bl	CyExitCriticalSection
 1218              	.L64:
1066:.\Generated_Source\PSoC5/cyPm.c **** }
 1219              		.loc 1 1066 0
 1220 014a 1037     		adds	r7, r7, #16
 1221 014c BD46     		mov	sp, r7
 1222              		@ sp needed
 1223 014e 80BD     		pop	{r7, pc}
 1224              	.L75:
 1225              		.align	2
 1226              	.L74:
 1227 0150 93430040 		.word	1073759123
 1228 0154 83460040 		.word	1073759875
 1229 0158 98430040 		.word	1073759128
 1230 015c 00000000 		.word	cyPmBackup
 1231 0160 99430040 		.word	1073759129
 1232 0164 9A430040 		.word	1073759130
 1233 0168 00420040 		.word	1073758720
 1234              		.cfi_endproc
 1235              	.LFE3:
 1236              		.size	CyPmSleep, .-CyPmSleep
 1237              		.section	.text.CyPmHibernate,"ax",%progbits
 1238              		.align	2
 1239              		.global	CyPmHibernate
 1240              		.thumb
 1241              		.thumb_func
 1242              		.type	CyPmHibernate, %function
 1243              	CyPmHibernate:
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 42


 1244              	.LFB4:
1067:.\Generated_Source\PSoC5/cyPm.c **** 
1068:.\Generated_Source\PSoC5/cyPm.c **** 
1069:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1070:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1071:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1072:.\Generated_Source\PSoC5/cyPm.c **** *
1073:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1074:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1075:.\Generated_Source\PSoC5/cyPm.c **** *
1076:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
1077:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1078:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1079:.\Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1080:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1081:.\Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1082:.\Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1083:.\Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1084:.\Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1085:.\Generated_Source\PSoC5/cyPm.c **** *
1086:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1087:.\Generated_Source\PSoC5/cyPm.c **** *  None
1088:.\Generated_Source\PSoC5/cyPm.c **** *
1089:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1090:.\Generated_Source\PSoC5/cyPm.c **** *  None
1091:.\Generated_Source\PSoC5/cyPm.c **** *
1092:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1093:.\Generated_Source\PSoC5/cyPm.c **** *  No
1094:.\Generated_Source\PSoC5/cyPm.c **** *
1095:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1096:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1097:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1098:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1099:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1100:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1101:.\Generated_Source\PSoC5/cyPm.c **** *
1102:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin is
1103:.\Generated_Source\PSoC5/cyPm.c **** *  instance name of the Pins component) function must be called to clear the
1104:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1105:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1106:.\Generated_Source\PSoC5/cyPm.c **** *
1107:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1108:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1109:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1110:.\Generated_Source\PSoC5/cyPm.c **** *
1111:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1112:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1113:.\Generated_Source\PSoC5/cyPm.c **** {
 1245              		.loc 1 1113 0
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 8
 1248              		@ frame_needed = 1, uses_anonymous_args = 0
 1249 0000 80B5     		push	{r7, lr}
 1250              		.cfi_def_cfa_offset 8
 1251              		.cfi_offset 7, -8
 1252              		.cfi_offset 14, -4
 1253 0002 82B0     		sub	sp, sp, #8
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 43


 1254              		.cfi_def_cfa_offset 16
 1255 0004 00AF     		add	r7, sp, #0
 1256              		.cfi_def_cfa_register 7
1114:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1115:.\Generated_Source\PSoC5/cyPm.c **** 
1116:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1117:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1257              		.loc 1 1117 0
 1258 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1259 000a 0346     		mov	r3, r0
 1260 000c FB71     		strb	r3, [r7, #7]
1118:.\Generated_Source\PSoC5/cyPm.c **** 
1119:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1120:.\Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1121:.\Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1122:.\Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1123:.\Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1124:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1125:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1261              		.loc 1 1125 0
 1262 000e 454B     		ldr	r3, .L84
 1263 0010 1B78     		ldrb	r3, [r3]
 1264 0012 DBB2     		uxtb	r3, r3
 1265 0014 03F00803 		and	r3, r3, #8
 1266 0018 002B     		cmp	r3, #0
 1267 001a 29D1     		bne	.L77
1126:.\Generated_Source\PSoC5/cyPm.c ****         {
1127:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1128:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1268              		.loc 1 1128 0
 1269 001c 424B     		ldr	r3, .L84+4
 1270 001e 424A     		ldr	r2, .L84+4
 1271 0020 1278     		ldrb	r2, [r2]
 1272 0022 D2B2     		uxtb	r2, r2
 1273 0024 02F01F02 		and	r2, r2, #31
 1274 0028 D2B2     		uxtb	r2, r2
 1275 002a 1A70     		strb	r2, [r3]
1129:.\Generated_Source\PSoC5/cyPm.c ****         }
1130:.\Generated_Source\PSoC5/cyPm.c ****         else
1131:.\Generated_Source\PSoC5/cyPm.c ****         {
1132:.\Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1133:.\Generated_Source\PSoC5/cyPm.c **** 
1134:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1135:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1136:.\Generated_Source\PSoC5/cyPm.c **** 
1137:.\Generated_Source\PSoC5/cyPm.c ****             return;
1138:.\Generated_Source\PSoC5/cyPm.c ****         }
1139:.\Generated_Source\PSoC5/cyPm.c **** 
1140:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1276              		.loc 1 1140 0
 1277 002c FFF7FEFF 		bl	CyPmHibSaveSet
1141:.\Generated_Source\PSoC5/cyPm.c **** 
1142:.\Generated_Source\PSoC5/cyPm.c **** 
1143:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1144:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1278              		.loc 1 1144 0
 1279 0030 3E4B     		ldr	r3, .L84+8
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 44


 1280 0032 1B78     		ldrb	r3, [r3]
 1281 0034 DAB2     		uxtb	r2, r3
 1282 0036 3E4B     		ldr	r3, .L84+12
 1283 0038 1A71     		strb	r2, [r3, #4]
1145:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = CY_PM_WAKEUP_PICU;
 1284              		.loc 1 1145 0
 1285 003a 3C4B     		ldr	r3, .L84+8
 1286 003c 0422     		movs	r2, #4
 1287 003e 1A70     		strb	r2, [r3]
1146:.\Generated_Source\PSoC5/cyPm.c **** 
1147:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1288              		.loc 1 1147 0
 1289 0040 3C4B     		ldr	r3, .L84+16
 1290 0042 1B78     		ldrb	r3, [r3]
 1291 0044 DAB2     		uxtb	r2, r3
 1292 0046 3A4B     		ldr	r3, .L84+12
 1293 0048 5A71     		strb	r2, [r3, #5]
1148:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = 0x00u;
 1294              		.loc 1 1148 0
 1295 004a 3A4B     		ldr	r3, .L84+16
 1296 004c 0022     		movs	r2, #0
 1297 004e 1A70     		strb	r2, [r3]
1149:.\Generated_Source\PSoC5/cyPm.c **** 
1150:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1298              		.loc 1 1150 0
 1299 0050 394B     		ldr	r3, .L84+20
 1300 0052 1B78     		ldrb	r3, [r3]
 1301 0054 DAB2     		uxtb	r2, r3
 1302 0056 364B     		ldr	r3, .L84+12
 1303 0058 9A71     		strb	r2, [r3, #6]
1151:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1304              		.loc 1 1151 0
 1305 005a 374B     		ldr	r3, .L84+20
 1306 005c 0022     		movs	r2, #0
 1307 005e 1A70     		strb	r2, [r3]
1152:.\Generated_Source\PSoC5/cyPm.c **** 
1153:.\Generated_Source\PSoC5/cyPm.c **** 
1154:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1155:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1308              		.loc 1 1155 0
 1309 0060 364B     		ldr	r3, .L84+24
 1310 0062 1B78     		ldrb	r3, [r3]
 1311 0064 DBB2     		uxtb	r3, r3
 1312 0066 03F00703 		and	r3, r3, #7
 1313 006a 002B     		cmp	r3, #0
 1314 006c 0AD1     		bne	.L80
 1315 006e 04E0     		b	.L83
 1316              	.L77:
1135:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
 1317              		.loc 1 1135 0
 1318 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1319 0072 1846     		mov	r0, r3
 1320 0074 FFF7FEFF 		bl	CyExitCriticalSection
1137:.\Generated_Source\PSoC5/cyPm.c ****             return;
 1321              		.loc 1 1137 0
 1322 0078 50E0     		b	.L76
 1323              	.L83:
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 45


1156:.\Generated_Source\PSoC5/cyPm.c ****     {
1157:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1158:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1324              		.loc 1 1158 0
 1325 007a 2D4B     		ldr	r3, .L84+12
 1326 007c 0122     		movs	r2, #1
 1327 007e 83F82D20 		strb	r2, [r3, #45]
 1328 0082 14E0     		b	.L81
 1329              	.L80:
1159:.\Generated_Source\PSoC5/cyPm.c ****     }
1160:.\Generated_Source\PSoC5/cyPm.c ****     else
1161:.\Generated_Source\PSoC5/cyPm.c ****     {
1162:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1163:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1330              		.loc 1 1163 0
 1331 0084 2A4B     		ldr	r3, .L84+12
 1332 0086 0022     		movs	r2, #0
 1333 0088 83F82D20 		strb	r2, [r3, #45]
1164:.\Generated_Source\PSoC5/cyPm.c **** 
1165:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1166:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1334              		.loc 1 1166 0
 1335 008c 2B4B     		ldr	r3, .L84+24
 1336 008e 1B78     		ldrb	r3, [r3]
 1337 0090 DBB2     		uxtb	r3, r3
 1338 0092 03F00703 		and	r3, r3, #7
 1339 0096 DAB2     		uxtb	r2, r3
 1340 0098 254B     		ldr	r3, .L84+12
 1341 009a 83F82C20 		strb	r2, [r3, #44]
1167:.\Generated_Source\PSoC5/cyPm.c **** 
1168:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1169:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1342              		.loc 1 1169 0
 1343 009e 274B     		ldr	r3, .L84+24
 1344 00a0 264A     		ldr	r2, .L84+24
 1345 00a2 1278     		ldrb	r2, [r2]
 1346 00a4 D2B2     		uxtb	r2, r2
 1347 00a6 22F00702 		bic	r2, r2, #7
 1348 00aa D2B2     		uxtb	r2, r2
 1349 00ac 1A70     		strb	r2, [r3]
 1350              	.L81:
1170:.\Generated_Source\PSoC5/cyPm.c ****     }
1171:.\Generated_Source\PSoC5/cyPm.c **** 
1172:.\Generated_Source\PSoC5/cyPm.c **** 
1173:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1174:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1351              		.loc 1 1174 0
 1352 00ae 1D4B     		ldr	r3, .L84
 1353 00b0 1C4A     		ldr	r2, .L84
 1354 00b2 1278     		ldrb	r2, [r2]
 1355 00b4 D2B2     		uxtb	r2, r2
 1356 00b6 22F00702 		bic	r2, r2, #7
 1357 00ba D2B2     		uxtb	r2, r2
 1358 00bc 42F00402 		orr	r2, r2, #4
 1359 00c0 D2B2     		uxtb	r2, r2
 1360 00c2 1A70     		strb	r2, [r3]
1175:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 46


1176:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1177:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1361              		.loc 1 1177 0
 1362 00c4 174B     		ldr	r3, .L84
 1363 00c6 1B78     		ldrb	r3, [r3]
1178:.\Generated_Source\PSoC5/cyPm.c **** 
1179:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1180:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1364              		.loc 1 1180 0
 1365              	@ 1180 ".\Generated_Source\PSoC5\cyPm.c" 1
 1366 00c8 00BF     		NOP
 1367              	
 1368              	@ 0 "" 2
1181:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1369              		.loc 1 1181 0
 1370              	@ 1181 ".\Generated_Source\PSoC5\cyPm.c" 1
 1371 00ca 00BF     		NOP
 1372              	
 1373              	@ 0 "" 2
1182:.\Generated_Source\PSoC5/cyPm.c **** 
1183:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1184:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1374              		.loc 1 1184 0
 1375              	@ 1184 ".\Generated_Source\PSoC5\cyPm.c" 1
 1376 00cc 30BF     		WFI 
 1377              	
 1378              	@ 0 "" 2
1185:.\Generated_Source\PSoC5/cyPm.c **** 
1186:.\Generated_Source\PSoC5/cyPm.c **** 
1187:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1188:.\Generated_Source\PSoC5/cyPm.c **** 
1189:.\Generated_Source\PSoC5/cyPm.c **** 
1190:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1191:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1379              		.loc 1 1191 0
 1380              		.thumb
 1381 00ce 184B     		ldr	r3, .L84+12
 1382 00d0 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1383 00d4 012B     		cmp	r3, #1
 1384 00d6 0FD0     		beq	.L82
1192:.\Generated_Source\PSoC5/cyPm.c ****     {
1193:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1385              		.loc 1 1193 0
 1386 00d8 184B     		ldr	r3, .L84+24
 1387 00da 184A     		ldr	r2, .L84+24
 1388 00dc 1278     		ldrb	r2, [r2]
 1389 00de D2B2     		uxtb	r2, r2
 1390 00e0 D2B2     		uxtb	r2, r2
 1391 00e2 22F00702 		bic	r2, r2, #7
 1392 00e6 D1B2     		uxtb	r1, r2
1194:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1393              		.loc 1 1194 0
 1394 00e8 114A     		ldr	r2, .L84+12
 1395 00ea 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1193:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1396              		.loc 1 1193 0
 1397 00ee D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 47


 1398 00f0 0A43     		orrs	r2, r2, r1
 1399 00f2 D2B2     		uxtb	r2, r2
 1400 00f4 D2B2     		uxtb	r2, r2
 1401 00f6 1A70     		strb	r2, [r3]
 1402              	.L82:
1195:.\Generated_Source\PSoC5/cyPm.c ****     }
1196:.\Generated_Source\PSoC5/cyPm.c **** 
1197:.\Generated_Source\PSoC5/cyPm.c **** 
1198:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1199:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1403              		.loc 1 1199 0
 1404 00f8 FFF7FEFF 		bl	CyPmHibRestore
1200:.\Generated_Source\PSoC5/cyPm.c **** 
1201:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1202:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1405              		.loc 1 1202 0
 1406 00fc 0B4B     		ldr	r3, .L84+8
 1407 00fe 0C4A     		ldr	r2, .L84+12
 1408 0100 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1409 0102 1A70     		strb	r2, [r3]
1203:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1410              		.loc 1 1203 0
 1411 0104 0B4B     		ldr	r3, .L84+16
 1412 0106 0A4A     		ldr	r2, .L84+12
 1413 0108 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1414 010a 1A70     		strb	r2, [r3]
1204:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1415              		.loc 1 1204 0
 1416 010c 0A4B     		ldr	r3, .L84+20
 1417 010e 084A     		ldr	r2, .L84+12
 1418 0110 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1419 0112 1A70     		strb	r2, [r3]
1205:.\Generated_Source\PSoC5/cyPm.c **** 
1206:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1207:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1420              		.loc 1 1207 0
 1421 0114 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1422 0116 1846     		mov	r0, r3
 1423 0118 FFF7FEFF 		bl	CyExitCriticalSection
 1424              	.L76:
1208:.\Generated_Source\PSoC5/cyPm.c **** }
 1425              		.loc 1 1208 0
 1426 011c 0837     		adds	r7, r7, #8
 1427 011e BD46     		mov	sp, r7
 1428              		@ sp needed
 1429 0120 80BD     		pop	{r7, pc}
 1430              	.L85:
 1431 0122 00BF     		.align	2
 1432              	.L84:
 1433 0124 93430040 		.word	1073759123
 1434 0128 83460040 		.word	1073759875
 1435 012c 98430040 		.word	1073759128
 1436 0130 00000000 		.word	cyPmBackup
 1437 0134 99430040 		.word	1073759129
 1438 0138 9A430040 		.word	1073759130
 1439 013c 00420040 		.word	1073758720
 1440              		.cfi_endproc
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 48


 1441              	.LFE4:
 1442              		.size	CyPmHibernate, .-CyPmHibernate
 1443              		.section	.text.CyPmReadStatus,"ax",%progbits
 1444              		.align	2
 1445              		.global	CyPmReadStatus
 1446              		.thumb
 1447              		.thumb_func
 1448              		.type	CyPmReadStatus, %function
 1449              	CyPmReadStatus:
 1450              	.LFB5:
1209:.\Generated_Source\PSoC5/cyPm.c **** 
1210:.\Generated_Source\PSoC5/cyPm.c **** 
1211:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1212:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1213:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1214:.\Generated_Source\PSoC5/cyPm.c **** *
1215:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1216:.\Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1217:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1218:.\Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1219:.\Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1220:.\Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1221:.\Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1222:.\Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1223:.\Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1224:.\Generated_Source\PSoC5/cyPm.c **** *
1225:.\Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1226:.\Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1227:.\Generated_Source\PSoC5/cyPm.c **** *
1228:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1229:.\Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
1230:.\Generated_Source\PSoC5/cyPm.c **** *
1231:.\Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1232:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1233:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1234:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1235:.\Generated_Source\PSoC5/cyPm.c **** *
1236:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1237:.\Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1238:.\Generated_Source\PSoC5/cyPm.c **** *
1239:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1240:.\Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1241:.\Generated_Source\PSoC5/cyPm.c **** {
 1451              		.loc 1 1241 0
 1452              		.cfi_startproc
 1453              		@ args = 0, pretend = 0, frame = 16
 1454              		@ frame_needed = 1, uses_anonymous_args = 0
 1455 0000 80B5     		push	{r7, lr}
 1456              		.cfi_def_cfa_offset 8
 1457              		.cfi_offset 7, -8
 1458              		.cfi_offset 14, -4
 1459 0002 84B0     		sub	sp, sp, #16
 1460              		.cfi_def_cfa_offset 24
 1461 0004 00AF     		add	r7, sp, #0
 1462              		.cfi_def_cfa_register 7
 1463 0006 0346     		mov	r3, r0
 1464 0008 FB71     		strb	r3, [r7, #7]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 49


1242:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1243:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1244:.\Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1245:.\Generated_Source\PSoC5/cyPm.c **** 
1246:.\Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1247:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1465              		.loc 1 1247 0
 1466 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1467 000e 0346     		mov	r3, r0
 1468 0010 FB73     		strb	r3, [r7, #15]
1248:.\Generated_Source\PSoC5/cyPm.c **** 
1249:.\Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1250:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1469              		.loc 1 1250 0
 1470 0012 0F4B     		ldr	r3, .L88
 1471 0014 1B78     		ldrb	r3, [r3]
 1472 0016 DAB2     		uxtb	r2, r3
 1473 0018 0E4B     		ldr	r3, .L88+4
 1474 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1475 001c 1343     		orrs	r3, r3, r2
 1476 001e DAB2     		uxtb	r2, r3
 1477 0020 0C4B     		ldr	r3, .L88+4
 1478 0022 1A70     		strb	r2, [r3]
1251:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus;
 1479              		.loc 1 1251 0
 1480 0024 0B4B     		ldr	r3, .L88+4
 1481 0026 1B78     		ldrb	r3, [r3]
 1482 0028 BB73     		strb	r3, [r7, #14]
1252:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1483              		.loc 1 1252 0
 1484 002a FB79     		ldrb	r3, [r7, #7]
 1485 002c DB43     		mvns	r3, r3
 1486 002e DAB2     		uxtb	r2, r3
 1487 0030 084B     		ldr	r3, .L88+4
 1488 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1489 0034 1340     		ands	r3, r3, r2
 1490 0036 DAB2     		uxtb	r2, r3
 1491 0038 064B     		ldr	r3, .L88+4
 1492 003a 1A70     		strb	r2, [r3]
1253:.\Generated_Source\PSoC5/cyPm.c **** 
1254:.\Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1255:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1493              		.loc 1 1255 0
 1494 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1495 003e 1846     		mov	r0, r3
 1496 0040 FFF7FEFF 		bl	CyExitCriticalSection
1256:.\Generated_Source\PSoC5/cyPm.c **** 
1257:.\Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1497              		.loc 1 1257 0
 1498 0044 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1258:.\Generated_Source\PSoC5/cyPm.c **** }
 1499              		.loc 1 1258 0
 1500 0046 1846     		mov	r0, r3
 1501 0048 1037     		adds	r7, r7, #16
 1502 004a BD46     		mov	sp, r7
 1503              		@ sp needed
 1504 004c 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 50


 1505              	.L89:
 1506 004e 00BF     		.align	2
 1507              	.L88:
 1508 0050 90430040 		.word	1073759120
 1509 0054 42000000 		.word	interruptStatus.4808
 1510              		.cfi_endproc
 1511              	.LFE5:
 1512              		.size	CyPmReadStatus, .-CyPmReadStatus
 1513              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1514              		.align	2
 1515              		.thumb
 1516              		.thumb_func
 1517              		.type	CyPmHibSaveSet, %function
 1518              	CyPmHibSaveSet:
 1519              	.LFB6:
1259:.\Generated_Source\PSoC5/cyPm.c **** 
1260:.\Generated_Source\PSoC5/cyPm.c **** 
1261:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1262:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1263:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1264:.\Generated_Source\PSoC5/cyPm.c **** *
1265:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1266:.\Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1267:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1268:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1269:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1270:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1271:.\Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1272:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1273:.\Generated_Source\PSoC5/cyPm.c **** *
1274:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1275:.\Generated_Source\PSoC5/cyPm.c **** *  None
1276:.\Generated_Source\PSoC5/cyPm.c **** *
1277:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1278:.\Generated_Source\PSoC5/cyPm.c **** *  None
1279:.\Generated_Source\PSoC5/cyPm.c **** *
1280:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1281:.\Generated_Source\PSoC5/cyPm.c **** *  No
1282:.\Generated_Source\PSoC5/cyPm.c **** *
1283:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1284:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1285:.\Generated_Source\PSoC5/cyPm.c **** {
 1520              		.loc 1 1285 0
 1521              		.cfi_startproc
 1522              		@ args = 0, pretend = 0, frame = 0
 1523              		@ frame_needed = 1, uses_anonymous_args = 0
 1524 0000 80B5     		push	{r7, lr}
 1525              		.cfi_def_cfa_offset 8
 1526              		.cfi_offset 7, -8
 1527              		.cfi_offset 14, -4
 1528 0002 00AF     		add	r7, sp, #0
 1529              		.cfi_def_cfa_register 7
1286:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1287:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1530              		.loc 1 1287 0
 1531 0004 2D4B     		ldr	r3, .L94
 1532 0006 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 51


 1533 0008 DBB2     		uxtb	r3, r3
 1534 000a 03F00403 		and	r3, r3, #4
 1535 000e 002B     		cmp	r3, #0
 1536 0010 07D0     		beq	.L91
1288:.\Generated_Source\PSoC5/cyPm.c ****     {
1289:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1290:.\Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1291:.\Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1292:.\Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1293:.\Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1294:.\Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1295:.\Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1296:.\Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1297:.\Generated_Source\PSoC5/cyPm.c ****         * restoration.
1298:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1299:.\Generated_Source\PSoC5/cyPm.c **** 
1300:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1301:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1537              		.loc 1 1301 0
 1538 0012 2A4B     		ldr	r3, .L94
 1539 0014 294A     		ldr	r2, .L94
 1540 0016 1278     		ldrb	r2, [r2]
 1541 0018 D2B2     		uxtb	r2, r2
 1542 001a 22F00402 		bic	r2, r2, #4
 1543 001e D2B2     		uxtb	r2, r2
 1544 0020 1A70     		strb	r2, [r3]
 1545              	.L91:
1302:.\Generated_Source\PSoC5/cyPm.c ****     }
1303:.\Generated_Source\PSoC5/cyPm.c **** 
1304:.\Generated_Source\PSoC5/cyPm.c **** 
1305:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1306:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1546              		.loc 1 1306 0
 1547 0022 0120     		movs	r0, #1
 1548 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1549 0028 0346     		mov	r3, r0
 1550 002a 1A46     		mov	r2, r3
 1551 002c 244B     		ldr	r3, .L94+4
 1552 002e 1A70     		strb	r2, [r3]
1307:.\Generated_Source\PSoC5/cyPm.c **** 
1308:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1309:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1553              		.loc 1 1309 0
 1554 0030 244B     		ldr	r3, .L94+8
 1555 0032 1B78     		ldrb	r3, [r3]
 1556 0034 DBB2     		uxtb	r3, r3
 1557 0036 03F00203 		and	r3, r3, #2
1310:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1558              		.loc 1 1310 0
 1559 003a 002B     		cmp	r3, #0
 1560 003c 0CBF     		ite	eq
 1561 003e 0023     		moveq	r3, #0
 1562 0040 0123     		movne	r3, #1
 1563 0042 DBB2     		uxtb	r3, r3
 1564 0044 1A46     		mov	r2, r3
1309:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1565              		.loc 1 1309 0
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 52


 1566 0046 1E4B     		ldr	r3, .L94+4
 1567 0048 5A70     		strb	r2, [r3, #1]
1311:.\Generated_Source\PSoC5/cyPm.c **** 
1312:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1313:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1568              		.loc 1 1313 0
 1569 004a 1E4B     		ldr	r3, .L94+8
 1570 004c 1B78     		ldrb	r3, [r3]
 1571 004e DBB2     		uxtb	r3, r3
 1572 0050 03F00403 		and	r3, r3, #4
1314:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1573              		.loc 1 1314 0
 1574 0054 002B     		cmp	r3, #0
 1575 0056 0CBF     		ite	eq
 1576 0058 0023     		moveq	r3, #0
 1577 005a 0123     		movne	r3, #1
 1578 005c DBB2     		uxtb	r3, r3
 1579 005e 1A46     		mov	r2, r3
1313:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1580              		.loc 1 1313 0
 1581 0060 174B     		ldr	r3, .L94+4
 1582 0062 9A70     		strb	r2, [r3, #2]
1315:.\Generated_Source\PSoC5/cyPm.c **** 
1316:.\Generated_Source\PSoC5/cyPm.c **** 
1317:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1318:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1583              		.loc 1 1318 0
 1584 0064 184B     		ldr	r3, .L94+12
 1585 0066 1B78     		ldrb	r3, [r3]
 1586 0068 DBB2     		uxtb	r3, r3
 1587 006a 03F01003 		and	r3, r3, #16
 1588 006e 002B     		cmp	r3, #0
 1589 0070 0BD1     		bne	.L92
1319:.\Generated_Source\PSoC5/cyPm.c ****     {
1320:.\Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1321:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1590              		.loc 1 1321 0
 1591 0072 134B     		ldr	r3, .L94+4
 1592 0074 0022     		movs	r2, #0
 1593 0076 DA70     		strb	r2, [r3, #3]
1322:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1594              		.loc 1 1322 0
 1595 0078 134B     		ldr	r3, .L94+12
 1596 007a 134A     		ldr	r2, .L94+12
 1597 007c 1278     		ldrb	r2, [r2]
 1598 007e D2B2     		uxtb	r2, r2
 1599 0080 42F01002 		orr	r2, r2, #16
 1600 0084 D2B2     		uxtb	r2, r2
 1601 0086 1A70     		strb	r2, [r3]
 1602 0088 02E0     		b	.L93
 1603              	.L92:
1323:.\Generated_Source\PSoC5/cyPm.c ****     }
1324:.\Generated_Source\PSoC5/cyPm.c ****     else
1325:.\Generated_Source\PSoC5/cyPm.c ****     {
1326:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1604              		.loc 1 1326 0
 1605 008a 0D4B     		ldr	r3, .L94+4
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 53


 1606 008c 0122     		movs	r2, #1
 1607 008e DA70     		strb	r2, [r3, #3]
 1608              	.L93:
1327:.\Generated_Source\PSoC5/cyPm.c ****     }
1328:.\Generated_Source\PSoC5/cyPm.c **** 
1329:.\Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1330:.\Generated_Source\PSoC5/cyPm.c **** 
1331:.\Generated_Source\PSoC5/cyPm.c **** 
1332:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1333:.\Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1334:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1335:.\Generated_Source\PSoC5/cyPm.c **** 
1336:.\Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1337:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1609              		.loc 1 1337 0
 1610 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1338:.\Generated_Source\PSoC5/cyPm.c **** 
1339:.\Generated_Source\PSoC5/cyPm.c **** 
1340:.\Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1341:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1611              		.loc 1 1341 0
 1612 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1342:.\Generated_Source\PSoC5/cyPm.c **** 
1343:.\Generated_Source\PSoC5/cyPm.c **** 
1344:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1345:.\Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1346:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1347:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1613              		.loc 1 1347 0
 1614 0098 0C4B     		ldr	r3, .L94+16
 1615 009a 1B78     		ldrb	r3, [r3]
 1616 009c DAB2     		uxtb	r2, r3
 1617 009e 084B     		ldr	r3, .L94+4
 1618 00a0 DA71     		strb	r2, [r3, #7]
1348:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1619              		.loc 1 1348 0
 1620 00a2 0B4B     		ldr	r3, .L94+20
 1621 00a4 1B78     		ldrb	r3, [r3]
 1622 00a6 DAB2     		uxtb	r2, r3
 1623 00a8 054B     		ldr	r3, .L94+4
 1624 00aa 1A72     		strb	r2, [r3, #8]
1349:.\Generated_Source\PSoC5/cyPm.c **** 
1350:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1625              		.loc 1 1350 0
 1626 00ac 074B     		ldr	r3, .L94+16
 1627 00ae FF22     		movs	r2, #255
 1628 00b0 1A70     		strb	r2, [r3]
1351:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1629              		.loc 1 1351 0
 1630 00b2 074B     		ldr	r3, .L94+20
 1631 00b4 B022     		movs	r2, #176
 1632 00b6 1A70     		strb	r2, [r3]
1352:.\Generated_Source\PSoC5/cyPm.c **** }
 1633              		.loc 1 1352 0
 1634 00b8 80BD     		pop	{r7, pc}
 1635              	.L95:
 1636 00ba 00BF     		.align	2
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 54


 1637              	.L94:
 1638 00bc 31430040 		.word	1073759025
 1639 00c0 00000000 		.word	cyPmBackup
 1640 00c4 00430040 		.word	1073758976
 1641 00c8 83460040 		.word	1073759875
 1642 00cc 85460040 		.word	1073759877
 1643 00d0 86460040 		.word	1073759878
 1644              		.cfi_endproc
 1645              	.LFE6:
 1646              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1647              		.section	.text.CyPmHibRestore,"ax",%progbits
 1648              		.align	2
 1649              		.thumb
 1650              		.thumb_func
 1651              		.type	CyPmHibRestore, %function
 1652              	CyPmHibRestore:
 1653              	.LFB7:
1353:.\Generated_Source\PSoC5/cyPm.c **** 
1354:.\Generated_Source\PSoC5/cyPm.c **** 
1355:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1356:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1357:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1358:.\Generated_Source\PSoC5/cyPm.c **** *
1359:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1360:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1361:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1362:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1363:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1364:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1365:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1366:.\Generated_Source\PSoC5/cyPm.c **** *
1367:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1368:.\Generated_Source\PSoC5/cyPm.c **** *  None
1369:.\Generated_Source\PSoC5/cyPm.c **** *
1370:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1371:.\Generated_Source\PSoC5/cyPm.c **** *  None
1372:.\Generated_Source\PSoC5/cyPm.c **** *
1373:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1374:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1375:.\Generated_Source\PSoC5/cyPm.c **** {
 1654              		.loc 1 1375 0
 1655              		.cfi_startproc
 1656              		@ args = 0, pretend = 0, frame = 0
 1657              		@ frame_needed = 1, uses_anonymous_args = 0
 1658 0000 80B5     		push	{r7, lr}
 1659              		.cfi_def_cfa_offset 8
 1660              		.cfi_offset 7, -8
 1661              		.cfi_offset 14, -4
 1662 0002 00AF     		add	r7, sp, #0
 1663              		.cfi_def_cfa_register 7
1376:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1377:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1664              		.loc 1 1377 0
 1665 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1378:.\Generated_Source\PSoC5/cyPm.c **** 
1379:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1380:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 55


 1666              		.loc 1 1380 0
 1667 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1381:.\Generated_Source\PSoC5/cyPm.c **** 
1382:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1383:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1668              		.loc 1 1383 0
 1669 000c 124B     		ldr	r3, .L100
 1670 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1671 0010 012B     		cmp	r3, #1
 1672 0012 01D1     		bne	.L97
1384:.\Generated_Source\PSoC5/cyPm.c ****     {
1385:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1386:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1673              		.loc 1 1386 0
 1674 0014 FFF7FEFF 		bl	CyILO_Start1K
 1675              	.L97:
1387:.\Generated_Source\PSoC5/cyPm.c ****     }
1388:.\Generated_Source\PSoC5/cyPm.c **** 
1389:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1390:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1676              		.loc 1 1390 0
 1677 0018 0F4B     		ldr	r3, .L100
 1678 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1679 001c 012B     		cmp	r3, #1
 1680 001e 01D1     		bne	.L98
1391:.\Generated_Source\PSoC5/cyPm.c ****     {
1392:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1393:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1681              		.loc 1 1393 0
 1682 0020 FFF7FEFF 		bl	CyILO_Start100K
 1683              	.L98:
1394:.\Generated_Source\PSoC5/cyPm.c ****     }
1395:.\Generated_Source\PSoC5/cyPm.c **** 
1396:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1397:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1684              		.loc 1 1397 0
 1685 0024 0C4B     		ldr	r3, .L100
 1686 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1687 0028 1846     		mov	r0, r3
 1688 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1398:.\Generated_Source\PSoC5/cyPm.c **** 
1399:.\Generated_Source\PSoC5/cyPm.c **** 
1400:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1689              		.loc 1 1400 0
 1690 002e 0A4B     		ldr	r3, .L100
 1691 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1692 0032 002B     		cmp	r3, #0
 1693 0034 07D1     		bne	.L99
1401:.\Generated_Source\PSoC5/cyPm.c ****     {
1402:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1403:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1694              		.loc 1 1403 0
 1695 0036 094B     		ldr	r3, .L100+4
 1696 0038 084A     		ldr	r2, .L100+4
 1697 003a 1278     		ldrb	r2, [r2]
 1698 003c D2B2     		uxtb	r2, r2
 1699 003e 22F01002 		bic	r2, r2, #16
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 56


 1700 0042 D2B2     		uxtb	r2, r2
 1701 0044 1A70     		strb	r2, [r3]
 1702              	.L99:
1404:.\Generated_Source\PSoC5/cyPm.c ****     }
1405:.\Generated_Source\PSoC5/cyPm.c **** 
1406:.\Generated_Source\PSoC5/cyPm.c **** 
1407:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1408:.\Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1409:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1410:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1703              		.loc 1 1410 0
 1704 0046 064B     		ldr	r3, .L100+8
 1705 0048 034A     		ldr	r2, .L100
 1706 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1707 004c 1A70     		strb	r2, [r3]
1411:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1708              		.loc 1 1411 0
 1709 004e 054B     		ldr	r3, .L100+12
 1710 0050 014A     		ldr	r2, .L100
 1711 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1712 0054 1A70     		strb	r2, [r3]
1412:.\Generated_Source\PSoC5/cyPm.c **** }
 1713              		.loc 1 1412 0
 1714 0056 80BD     		pop	{r7, pc}
 1715              	.L101:
 1716              		.align	2
 1717              	.L100:
 1718 0058 00000000 		.word	cyPmBackup
 1719 005c 83460040 		.word	1073759875
 1720 0060 85460040 		.word	1073759877
 1721 0064 86460040 		.word	1073759878
 1722              		.cfi_endproc
 1723              	.LFE7:
 1724              		.size	CyPmHibRestore, .-CyPmHibRestore
 1725              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1726              		.align	2
 1727              		.global	CyPmCtwSetInterval
 1728              		.thumb
 1729              		.thumb_func
 1730              		.type	CyPmCtwSetInterval, %function
 1731              	CyPmCtwSetInterval:
 1732              	.LFB8:
1413:.\Generated_Source\PSoC5/cyPm.c **** 
1414:.\Generated_Source\PSoC5/cyPm.c **** 
1415:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1416:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1417:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1418:.\Generated_Source\PSoC5/cyPm.c **** *
1419:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1420:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1421:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1422:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1423:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1424:.\Generated_Source\PSoC5/cyPm.c **** *
1425:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1426:.\Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1427:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 57


1428:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1429:.\Generated_Source\PSoC5/cyPm.c **** *  None
1430:.\Generated_Source\PSoC5/cyPm.c **** *
1431:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1432:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1433:.\Generated_Source\PSoC5/cyPm.c **** *
1434:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1435:.\Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1436:.\Generated_Source\PSoC5/cyPm.c **** {
 1733              		.loc 1 1436 0
 1734              		.cfi_startproc
 1735              		@ args = 0, pretend = 0, frame = 8
 1736              		@ frame_needed = 1, uses_anonymous_args = 0
 1737 0000 80B5     		push	{r7, lr}
 1738              		.cfi_def_cfa_offset 8
 1739              		.cfi_offset 7, -8
 1740              		.cfi_offset 14, -4
 1741 0002 82B0     		sub	sp, sp, #8
 1742              		.cfi_def_cfa_offset 16
 1743 0004 00AF     		add	r7, sp, #0
 1744              		.cfi_def_cfa_register 7
 1745 0006 0346     		mov	r3, r0
 1746 0008 FB71     		strb	r3, [r7, #7]
1437:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1438:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1747              		.loc 1 1438 0
 1748 000a 1F4B     		ldr	r3, .L107
 1749 000c 1E4A     		ldr	r2, .L107
 1750 000e 1278     		ldrb	r2, [r2]
 1751 0010 D2B2     		uxtb	r2, r2
 1752 0012 22F00802 		bic	r2, r2, #8
 1753 0016 D2B2     		uxtb	r2, r2
 1754 0018 1A70     		strb	r2, [r3]
1439:.\Generated_Source\PSoC5/cyPm.c **** 
1440:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1441:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1755              		.loc 1 1441 0
 1756 001a FFF7FEFF 		bl	CyILO_Start1K
1442:.\Generated_Source\PSoC5/cyPm.c **** 
1443:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1444:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1757              		.loc 1 1444 0
 1758 001e 1A4B     		ldr	r3, .L107
 1759 0020 1B78     		ldrb	r3, [r3]
 1760 0022 DBB2     		uxtb	r3, r3
 1761 0024 03F00403 		and	r3, r3, #4
 1762 0028 002B     		cmp	r3, #0
 1763 002a 19D0     		beq	.L103
1445:.\Generated_Source\PSoC5/cyPm.c ****     {
1446:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1447:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1764              		.loc 1 1447 0
 1765 002c 174B     		ldr	r3, .L107+4
 1766 002e 1B78     		ldrb	r3, [r3]
 1767 0030 DBB2     		uxtb	r3, r3
 1768 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1769 0034 9A42     		cmp	r2, r3
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 58


 1770 0036 24D0     		beq	.L102
1448:.\Generated_Source\PSoC5/cyPm.c ****         {
1449:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1450:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1771              		.loc 1 1450 0
 1772 0038 134B     		ldr	r3, .L107
 1773 003a 134A     		ldr	r2, .L107
 1774 003c 1278     		ldrb	r2, [r2]
 1775 003e D2B2     		uxtb	r2, r2
 1776 0040 22F00402 		bic	r2, r2, #4
 1777 0044 D2B2     		uxtb	r2, r2
 1778 0046 1A70     		strb	r2, [r3]
1451:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1779              		.loc 1 1451 0
 1780 0048 104B     		ldr	r3, .L107+4
 1781 004a FA79     		ldrb	r2, [r7, #7]
 1782 004c 1A70     		strb	r2, [r3]
1452:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1783              		.loc 1 1452 0
 1784 004e 0E4B     		ldr	r3, .L107
 1785 0050 0D4A     		ldr	r2, .L107
 1786 0052 1278     		ldrb	r2, [r2]
 1787 0054 D2B2     		uxtb	r2, r2
 1788 0056 42F00402 		orr	r2, r2, #4
 1789 005a D2B2     		uxtb	r2, r2
 1790 005c 1A70     		strb	r2, [r3]
 1791 005e 10E0     		b	.L102
 1792              	.L103:
1453:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1454:.\Generated_Source\PSoC5/cyPm.c ****     }
1455:.\Generated_Source\PSoC5/cyPm.c ****     else
1456:.\Generated_Source\PSoC5/cyPm.c ****     {
1457:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1458:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1793              		.loc 1 1458 0
 1794 0060 0A4B     		ldr	r3, .L107+4
 1795 0062 1B78     		ldrb	r3, [r3]
 1796 0064 DBB2     		uxtb	r3, r3
 1797 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1798 0068 9A42     		cmp	r2, r3
 1799 006a 02D0     		beq	.L106
1459:.\Generated_Source\PSoC5/cyPm.c ****         {
1460:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1461:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1800              		.loc 1 1461 0
 1801 006c 074B     		ldr	r3, .L107+4
 1802 006e FA79     		ldrb	r2, [r7, #7]
 1803 0070 1A70     		strb	r2, [r3]
 1804              	.L106:
1462:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1463:.\Generated_Source\PSoC5/cyPm.c **** 
1464:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1465:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1805              		.loc 1 1465 0
 1806 0072 054B     		ldr	r3, .L107
 1807 0074 044A     		ldr	r2, .L107
 1808 0076 1278     		ldrb	r2, [r2]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 59


 1809 0078 D2B2     		uxtb	r2, r2
 1810 007a 42F00402 		orr	r2, r2, #4
 1811 007e D2B2     		uxtb	r2, r2
 1812 0080 1A70     		strb	r2, [r3]
 1813              	.L102:
1466:.\Generated_Source\PSoC5/cyPm.c ****     }
1467:.\Generated_Source\PSoC5/cyPm.c **** }
 1814              		.loc 1 1467 0
 1815 0082 0837     		adds	r7, r7, #8
 1816 0084 BD46     		mov	sp, r7
 1817              		@ sp needed
 1818 0086 80BD     		pop	{r7, pc}
 1819              	.L108:
 1820              		.align	2
 1821              	.L107:
 1822 0088 82430040 		.word	1073759106
 1823 008c 81430040 		.word	1073759105
 1824              		.cfi_endproc
 1825              	.LFE8:
 1826              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1827              		.section	.text.CyPmOppsSet,"ax",%progbits
 1828              		.align	2
 1829              		.global	CyPmOppsSet
 1830              		.thumb
 1831              		.thumb_func
 1832              		.type	CyPmOppsSet, %function
 1833              	CyPmOppsSet:
 1834              	.LFB9:
1468:.\Generated_Source\PSoC5/cyPm.c **** 
1469:.\Generated_Source\PSoC5/cyPm.c **** 
1470:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1471:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1472:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1473:.\Generated_Source\PSoC5/cyPm.c **** *
1474:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1475:.\Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1476:.\Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1477:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1478:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1479:.\Generated_Source\PSoC5/cyPm.c **** *
1480:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1481:.\Generated_Source\PSoC5/cyPm.c **** *  None
1482:.\Generated_Source\PSoC5/cyPm.c **** *
1483:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1484:.\Generated_Source\PSoC5/cyPm.c **** *  None
1485:.\Generated_Source\PSoC5/cyPm.c **** *
1486:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1487:.\Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1488:.\Generated_Source\PSoC5/cyPm.c **** {
 1835              		.loc 1 1488 0
 1836              		.cfi_startproc
 1837              		@ args = 0, pretend = 0, frame = 0
 1838              		@ frame_needed = 1, uses_anonymous_args = 0
 1839 0000 80B5     		push	{r7, lr}
 1840              		.cfi_def_cfa_offset 8
 1841              		.cfi_offset 7, -8
 1842              		.cfi_offset 14, -4
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 60


 1843 0002 00AF     		add	r7, sp, #0
 1844              		.cfi_def_cfa_register 7
1489:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1490:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1845              		.loc 1 1490 0
 1846 0004 0C4B     		ldr	r3, .L111
 1847 0006 1B78     		ldrb	r3, [r3]
 1848 0008 DBB2     		uxtb	r3, r3
 1849 000a 03F00103 		and	r3, r3, #1
 1850 000e 002B     		cmp	r3, #0
 1851 0010 01D1     		bne	.L110
1491:.\Generated_Source\PSoC5/cyPm.c ****     {
1492:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1493:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1852              		.loc 1 1493 0
 1853 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1854              	.L110:
1494:.\Generated_Source\PSoC5/cyPm.c ****     }
1495:.\Generated_Source\PSoC5/cyPm.c **** 
1496:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1497:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1855              		.loc 1 1497 0
 1856 0016 094B     		ldr	r3, .L111+4
 1857 0018 084A     		ldr	r2, .L111+4
 1858 001a 1278     		ldrb	r2, [r2]
 1859 001c D2B2     		uxtb	r2, r2
 1860 001e 22F02002 		bic	r2, r2, #32
 1861 0022 D2B2     		uxtb	r2, r2
 1862 0024 1A70     		strb	r2, [r3]
1498:.\Generated_Source\PSoC5/cyPm.c **** 
1499:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1500:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1863              		.loc 1 1500 0
 1864 0026 054B     		ldr	r3, .L111+4
 1865 0028 044A     		ldr	r2, .L111+4
 1866 002a 1278     		ldrb	r2, [r2]
 1867 002c D2B2     		uxtb	r2, r2
 1868 002e 42F01002 		orr	r2, r2, #16
 1869 0032 D2B2     		uxtb	r2, r2
 1870 0034 1A70     		strb	r2, [r3]
1501:.\Generated_Source\PSoC5/cyPm.c **** }
 1871              		.loc 1 1501 0
 1872 0036 80BD     		pop	{r7, pc}
 1873              	.L112:
 1874              		.align	2
 1875              	.L111:
 1876 0038 08430040 		.word	1073758984
 1877 003c 82430040 		.word	1073759106
 1878              		.cfi_endproc
 1879              	.LFE9:
 1880              		.size	CyPmOppsSet, .-CyPmOppsSet
 1881              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1882              		.align	2
 1883              		.global	CyPmFtwSetInterval
 1884              		.thumb
 1885              		.thumb_func
 1886              		.type	CyPmFtwSetInterval, %function
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 61


 1887              	CyPmFtwSetInterval:
 1888              	.LFB10:
1502:.\Generated_Source\PSoC5/cyPm.c **** 
1503:.\Generated_Source\PSoC5/cyPm.c **** 
1504:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1505:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1506:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1507:.\Generated_Source\PSoC5/cyPm.c **** *
1508:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1509:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1510:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1511:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1512:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1513:.\Generated_Source\PSoC5/cyPm.c **** *
1514:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1515:.\Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1516:.\Generated_Source\PSoC5/cyPm.c **** *
1517:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1518:.\Generated_Source\PSoC5/cyPm.c **** *  None
1519:.\Generated_Source\PSoC5/cyPm.c **** *
1520:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1521:.\Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1522:.\Generated_Source\PSoC5/cyPm.c **** *
1523:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1524:.\Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1525:.\Generated_Source\PSoC5/cyPm.c **** {
 1889              		.loc 1 1525 0
 1890              		.cfi_startproc
 1891              		@ args = 0, pretend = 0, frame = 8
 1892              		@ frame_needed = 1, uses_anonymous_args = 0
 1893 0000 80B5     		push	{r7, lr}
 1894              		.cfi_def_cfa_offset 8
 1895              		.cfi_offset 7, -8
 1896              		.cfi_offset 14, -4
 1897 0002 82B0     		sub	sp, sp, #8
 1898              		.cfi_def_cfa_offset 16
 1899 0004 00AF     		add	r7, sp, #0
 1900              		.cfi_def_cfa_register 7
 1901 0006 0346     		mov	r3, r0
 1902 0008 FB71     		strb	r3, [r7, #7]
1526:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1527:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1903              		.loc 1 1527 0
 1904 000a 1F4B     		ldr	r3, .L118
 1905 000c 1E4A     		ldr	r2, .L118
 1906 000e 1278     		ldrb	r2, [r2]
 1907 0010 D2B2     		uxtb	r2, r2
 1908 0012 22F00202 		bic	r2, r2, #2
 1909 0016 D2B2     		uxtb	r2, r2
 1910 0018 1A70     		strb	r2, [r3]
1528:.\Generated_Source\PSoC5/cyPm.c **** 
1529:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1530:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1911              		.loc 1 1530 0
 1912 001a FFF7FEFF 		bl	CyILO_Start100K
1531:.\Generated_Source\PSoC5/cyPm.c **** 
1532:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 62


1533:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1913              		.loc 1 1533 0
 1914 001e 1A4B     		ldr	r3, .L118
 1915 0020 1B78     		ldrb	r3, [r3]
 1916 0022 DBB2     		uxtb	r3, r3
 1917 0024 03F00103 		and	r3, r3, #1
 1918 0028 002B     		cmp	r3, #0
 1919 002a 19D0     		beq	.L114
1534:.\Generated_Source\PSoC5/cyPm.c ****     {
1535:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1536:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1920              		.loc 1 1536 0
 1921 002c 174B     		ldr	r3, .L118+4
 1922 002e 1B78     		ldrb	r3, [r3]
 1923 0030 DBB2     		uxtb	r3, r3
 1924 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1925 0034 9A42     		cmp	r2, r3
 1926 0036 24D0     		beq	.L113
1537:.\Generated_Source\PSoC5/cyPm.c ****         {
1538:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1539:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1927              		.loc 1 1539 0
 1928 0038 134B     		ldr	r3, .L118
 1929 003a 134A     		ldr	r2, .L118
 1930 003c 1278     		ldrb	r2, [r2]
 1931 003e D2B2     		uxtb	r2, r2
 1932 0040 22F00102 		bic	r2, r2, #1
 1933 0044 D2B2     		uxtb	r2, r2
 1934 0046 1A70     		strb	r2, [r3]
1540:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1935              		.loc 1 1540 0
 1936 0048 104B     		ldr	r3, .L118+4
 1937 004a FA79     		ldrb	r2, [r7, #7]
 1938 004c 1A70     		strb	r2, [r3]
1541:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1939              		.loc 1 1541 0
 1940 004e 0E4B     		ldr	r3, .L118
 1941 0050 0D4A     		ldr	r2, .L118
 1942 0052 1278     		ldrb	r2, [r2]
 1943 0054 D2B2     		uxtb	r2, r2
 1944 0056 42F00102 		orr	r2, r2, #1
 1945 005a D2B2     		uxtb	r2, r2
 1946 005c 1A70     		strb	r2, [r3]
 1947 005e 10E0     		b	.L113
 1948              	.L114:
1542:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1543:.\Generated_Source\PSoC5/cyPm.c ****     }
1544:.\Generated_Source\PSoC5/cyPm.c ****     else
1545:.\Generated_Source\PSoC5/cyPm.c ****     {
1546:.\Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1547:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1949              		.loc 1 1547 0
 1950 0060 0A4B     		ldr	r3, .L118+4
 1951 0062 1B78     		ldrb	r3, [r3]
 1952 0064 DBB2     		uxtb	r3, r3
 1953 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1954 0068 9A42     		cmp	r2, r3
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 63


 1955 006a 02D0     		beq	.L117
1548:.\Generated_Source\PSoC5/cyPm.c ****         {
1549:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1550:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1956              		.loc 1 1550 0
 1957 006c 074B     		ldr	r3, .L118+4
 1958 006e FA79     		ldrb	r2, [r7, #7]
 1959 0070 1A70     		strb	r2, [r3]
 1960              	.L117:
1551:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1552:.\Generated_Source\PSoC5/cyPm.c **** 
1553:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1554:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1961              		.loc 1 1554 0
 1962 0072 054B     		ldr	r3, .L118
 1963 0074 044A     		ldr	r2, .L118
 1964 0076 1278     		ldrb	r2, [r2]
 1965 0078 D2B2     		uxtb	r2, r2
 1966 007a 42F00102 		orr	r2, r2, #1
 1967 007e D2B2     		uxtb	r2, r2
 1968 0080 1A70     		strb	r2, [r3]
 1969              	.L113:
1555:.\Generated_Source\PSoC5/cyPm.c ****     }
1556:.\Generated_Source\PSoC5/cyPm.c **** }
 1970              		.loc 1 1556 0
 1971 0082 0837     		adds	r7, r7, #8
 1972 0084 BD46     		mov	sp, r7
 1973              		@ sp needed
 1974 0086 80BD     		pop	{r7, pc}
 1975              	.L119:
 1976              		.align	2
 1977              	.L118:
 1978 0088 82430040 		.word	1073759106
 1979 008c 80430040 		.word	1073759104
 1980              		.cfi_endproc
 1981              	.LFE10:
 1982              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 1983              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 1984              		.align	2
 1985              		.thumb
 1986              		.thumb_func
 1987              		.type	CyPmHibSlpSaveSet, %function
 1988              	CyPmHibSlpSaveSet:
 1989              	.LFB11:
1557:.\Generated_Source\PSoC5/cyPm.c **** 
1558:.\Generated_Source\PSoC5/cyPm.c **** 
1559:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1560:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1561:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1562:.\Generated_Source\PSoC5/cyPm.c **** *
1563:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1564:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low power
1565:.\Generated_Source\PSoC5/cyPm.c **** *  modes entry:
1566:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1567:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1568:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1569:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 64


1570:.\Generated_Source\PSoC5/cyPm.c **** *
1571:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1572:.\Generated_Source\PSoC5/cyPm.c **** *  None
1573:.\Generated_Source\PSoC5/cyPm.c **** *
1574:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1575:.\Generated_Source\PSoC5/cyPm.c **** *  None
1576:.\Generated_Source\PSoC5/cyPm.c **** *
1577:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1578:.\Generated_Source\PSoC5/cyPm.c **** *  No
1579:.\Generated_Source\PSoC5/cyPm.c **** *
1580:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1581:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1582:.\Generated_Source\PSoC5/cyPm.c **** {
 1990              		.loc 1 1582 0
 1991              		.cfi_startproc
 1992              		@ args = 0, pretend = 0, frame = 0
 1993              		@ frame_needed = 1, uses_anonymous_args = 0
 1994              		@ link register save eliminated.
 1995 0000 80B4     		push	{r7}
 1996              		.cfi_def_cfa_offset 4
 1997              		.cfi_offset 7, -4
 1998 0002 00AF     		add	r7, sp, #0
 1999              		.cfi_def_cfa_register 7
1583:.\Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1584:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2000              		.loc 1 1584 0
 2001 0004 804B     		ldr	r3, .L123
 2002 0006 1B78     		ldrb	r3, [r3]
 2003 0008 DAB2     		uxtb	r2, r3
 2004 000a 804B     		ldr	r3, .L123+4
 2005 000c 5A72     		strb	r2, [r3, #9]
1585:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2006              		.loc 1 1585 0
 2007 000e 804B     		ldr	r3, .L123+8
 2008 0010 1B78     		ldrb	r3, [r3]
 2009 0012 DAB2     		uxtb	r2, r3
 2010 0014 7D4B     		ldr	r3, .L123+4
 2011 0016 9A72     		strb	r2, [r3, #10]
1586:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2012              		.loc 1 1586 0
 2013 0018 7E4B     		ldr	r3, .L123+12
 2014 001a 1B78     		ldrb	r3, [r3]
 2015 001c DAB2     		uxtb	r2, r3
 2016 001e 7B4B     		ldr	r3, .L123+4
 2017 0020 DA72     		strb	r2, [r3, #11]
1587:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2018              		.loc 1 1587 0
 2019 0022 7D4B     		ldr	r3, .L123+16
 2020 0024 1B78     		ldrb	r3, [r3]
 2021 0026 DAB2     		uxtb	r2, r3
 2022 0028 784B     		ldr	r3, .L123+4
 2023 002a 1A73     		strb	r2, [r3, #12]
1588:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2024              		.loc 1 1588 0
 2025 002c 7B4B     		ldr	r3, .L123+20
 2026 002e 1B78     		ldrb	r3, [r3]
 2027 0030 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 65


 2028 0032 764B     		ldr	r3, .L123+4
 2029 0034 5A73     		strb	r2, [r3, #13]
1589:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2030              		.loc 1 1589 0
 2031 0036 7A4B     		ldr	r3, .L123+24
 2032 0038 1B78     		ldrb	r3, [r3]
 2033 003a DAB2     		uxtb	r2, r3
 2034 003c 734B     		ldr	r3, .L123+4
 2035 003e 9A73     		strb	r2, [r3, #14]
1590:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2036              		.loc 1 1590 0
 2037 0040 784B     		ldr	r3, .L123+28
 2038 0042 1B78     		ldrb	r3, [r3]
 2039 0044 DAB2     		uxtb	r2, r3
 2040 0046 714B     		ldr	r3, .L123+4
 2041 0048 DA73     		strb	r2, [r3, #15]
1591:.\Generated_Source\PSoC5/cyPm.c **** 
1592:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2042              		.loc 1 1592 0
 2043 004a 774B     		ldr	r3, .L123+32
 2044 004c 1B78     		ldrb	r3, [r3]
 2045 004e DAB2     		uxtb	r2, r3
 2046 0050 6E4B     		ldr	r3, .L123+4
 2047 0052 1A74     		strb	r2, [r3, #16]
1593:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2048              		.loc 1 1593 0
 2049 0054 754B     		ldr	r3, .L123+36
 2050 0056 1B78     		ldrb	r3, [r3]
 2051 0058 DAB2     		uxtb	r2, r3
 2052 005a 6C4B     		ldr	r3, .L123+4
 2053 005c 5A74     		strb	r2, [r3, #17]
1594:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2054              		.loc 1 1594 0
 2055 005e 744B     		ldr	r3, .L123+40
 2056 0060 1B78     		ldrb	r3, [r3]
 2057 0062 DAB2     		uxtb	r2, r3
 2058 0064 694B     		ldr	r3, .L123+4
 2059 0066 9A74     		strb	r2, [r3, #18]
1595:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2060              		.loc 1 1595 0
 2061 0068 724B     		ldr	r3, .L123+44
 2062 006a 1B78     		ldrb	r3, [r3]
 2063 006c DAB2     		uxtb	r2, r3
 2064 006e 674B     		ldr	r3, .L123+4
 2065 0070 DA74     		strb	r2, [r3, #19]
1596:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2066              		.loc 1 1596 0
 2067 0072 714B     		ldr	r3, .L123+48
 2068 0074 1B78     		ldrb	r3, [r3]
 2069 0076 DAB2     		uxtb	r2, r3
 2070 0078 644B     		ldr	r3, .L123+4
 2071 007a 1A75     		strb	r2, [r3, #20]
1597:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2072              		.loc 1 1597 0
 2073 007c 6F4B     		ldr	r3, .L123+52
 2074 007e 1B78     		ldrb	r3, [r3]
 2075 0080 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 66


 2076 0082 624B     		ldr	r3, .L123+4
 2077 0084 5A75     		strb	r2, [r3, #21]
1598:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2078              		.loc 1 1598 0
 2079 0086 6E4B     		ldr	r3, .L123+56
 2080 0088 1B78     		ldrb	r3, [r3]
 2081 008a DAB2     		uxtb	r2, r3
 2082 008c 5F4B     		ldr	r3, .L123+4
 2083 008e 9A75     		strb	r2, [r3, #22]
1599:.\Generated_Source\PSoC5/cyPm.c **** 
1600:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2084              		.loc 1 1600 0
 2085 0090 6C4B     		ldr	r3, .L123+60
 2086 0092 1B78     		ldrb	r3, [r3]
 2087 0094 DAB2     		uxtb	r2, r3
 2088 0096 5D4B     		ldr	r3, .L123+4
 2089 0098 DA75     		strb	r2, [r3, #23]
1601:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2090              		.loc 1 1601 0
 2091 009a 6B4B     		ldr	r3, .L123+64
 2092 009c 1B78     		ldrb	r3, [r3]
 2093 009e DAB2     		uxtb	r2, r3
 2094 00a0 5A4B     		ldr	r3, .L123+4
 2095 00a2 1A76     		strb	r2, [r3, #24]
1602:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2096              		.loc 1 1602 0
 2097 00a4 694B     		ldr	r3, .L123+68
 2098 00a6 1B78     		ldrb	r3, [r3]
 2099 00a8 DAB2     		uxtb	r2, r3
 2100 00aa 584B     		ldr	r3, .L123+4
 2101 00ac 5A76     		strb	r2, [r3, #25]
1603:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2102              		.loc 1 1603 0
 2103 00ae 684B     		ldr	r3, .L123+72
 2104 00b0 1B78     		ldrb	r3, [r3]
 2105 00b2 DAB2     		uxtb	r2, r3
 2106 00b4 554B     		ldr	r3, .L123+4
 2107 00b6 9A76     		strb	r2, [r3, #26]
1604:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2108              		.loc 1 1604 0
 2109 00b8 664B     		ldr	r3, .L123+76
 2110 00ba 1B78     		ldrb	r3, [r3]
 2111 00bc DAB2     		uxtb	r2, r3
 2112 00be 534B     		ldr	r3, .L123+4
 2113 00c0 DA76     		strb	r2, [r3, #27]
1605:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2114              		.loc 1 1605 0
 2115 00c2 654B     		ldr	r3, .L123+80
 2116 00c4 1B78     		ldrb	r3, [r3]
 2117 00c6 DAB2     		uxtb	r2, r3
 2118 00c8 504B     		ldr	r3, .L123+4
 2119 00ca 1A77     		strb	r2, [r3, #28]
1606:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2120              		.loc 1 1606 0
 2121 00cc 634B     		ldr	r3, .L123+84
 2122 00ce 1B78     		ldrb	r3, [r3]
 2123 00d0 DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 67


 2124 00d2 4E4B     		ldr	r3, .L123+4
 2125 00d4 5A77     		strb	r2, [r3, #29]
1607:.\Generated_Source\PSoC5/cyPm.c **** 
1608:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2126              		.loc 1 1608 0
 2127 00d6 624B     		ldr	r3, .L123+88
 2128 00d8 1B78     		ldrb	r3, [r3]
 2129 00da DAB2     		uxtb	r2, r3
 2130 00dc 4B4B     		ldr	r3, .L123+4
 2131 00de 9A77     		strb	r2, [r3, #30]
1609:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2132              		.loc 1 1609 0
 2133 00e0 604B     		ldr	r3, .L123+92
 2134 00e2 1B78     		ldrb	r3, [r3]
 2135 00e4 DAB2     		uxtb	r2, r3
 2136 00e6 494B     		ldr	r3, .L123+4
 2137 00e8 DA77     		strb	r2, [r3, #31]
1610:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2138              		.loc 1 1610 0
 2139 00ea 5F4B     		ldr	r3, .L123+96
 2140 00ec 1B78     		ldrb	r3, [r3]
 2141 00ee DAB2     		uxtb	r2, r3
 2142 00f0 464B     		ldr	r3, .L123+4
 2143 00f2 83F82020 		strb	r2, [r3, #32]
1611:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2144              		.loc 1 1611 0
 2145 00f6 5D4B     		ldr	r3, .L123+100
 2146 00f8 1B78     		ldrb	r3, [r3]
 2147 00fa DAB2     		uxtb	r2, r3
 2148 00fc 434B     		ldr	r3, .L123+4
 2149 00fe 83F82120 		strb	r2, [r3, #33]
1612:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2150              		.loc 1 1612 0
 2151 0102 5B4B     		ldr	r3, .L123+104
 2152 0104 1B78     		ldrb	r3, [r3]
 2153 0106 DAB2     		uxtb	r2, r3
 2154 0108 404B     		ldr	r3, .L123+4
 2155 010a 83F82220 		strb	r2, [r3, #34]
1613:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2156              		.loc 1 1613 0
 2157 010e 594B     		ldr	r3, .L123+108
 2158 0110 1B78     		ldrb	r3, [r3]
 2159 0112 DAB2     		uxtb	r2, r3
 2160 0114 3D4B     		ldr	r3, .L123+4
 2161 0116 83F82320 		strb	r2, [r3, #35]
1614:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2162              		.loc 1 1614 0
 2163 011a 574B     		ldr	r3, .L123+112
 2164 011c 1B78     		ldrb	r3, [r3]
 2165 011e DAB2     		uxtb	r2, r3
 2166 0120 3A4B     		ldr	r3, .L123+4
 2167 0122 83F82420 		strb	r2, [r3, #36]
1615:.\Generated_Source\PSoC5/cyPm.c **** 
1616:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2168              		.loc 1 1616 0
 2169 0126 384B     		ldr	r3, .L123
 2170 0128 0022     		movs	r2, #0
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 68


 2171 012a 1A70     		strb	r2, [r3]
1617:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2172              		.loc 1 1617 0
 2173 012c 384B     		ldr	r3, .L123+8
 2174 012e 0022     		movs	r2, #0
 2175 0130 1A70     		strb	r2, [r3]
1618:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2176              		.loc 1 1618 0
 2177 0132 384B     		ldr	r3, .L123+12
 2178 0134 0022     		movs	r2, #0
 2179 0136 1A70     		strb	r2, [r3]
1619:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2180              		.loc 1 1619 0
 2181 0138 374B     		ldr	r3, .L123+16
 2182 013a 0022     		movs	r2, #0
 2183 013c 1A70     		strb	r2, [r3]
1620:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2184              		.loc 1 1620 0
 2185 013e 374B     		ldr	r3, .L123+20
 2186 0140 0022     		movs	r2, #0
 2187 0142 1A70     		strb	r2, [r3]
1621:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2188              		.loc 1 1621 0
 2189 0144 364B     		ldr	r3, .L123+24
 2190 0146 0022     		movs	r2, #0
 2191 0148 1A70     		strb	r2, [r3]
1622:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2192              		.loc 1 1622 0
 2193 014a 364B     		ldr	r3, .L123+28
 2194 014c 0022     		movs	r2, #0
 2195 014e 1A70     		strb	r2, [r3]
1623:.\Generated_Source\PSoC5/cyPm.c **** 
1624:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2196              		.loc 1 1624 0
 2197 0150 354B     		ldr	r3, .L123+32
 2198 0152 0022     		movs	r2, #0
 2199 0154 1A70     		strb	r2, [r3]
1625:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2200              		.loc 1 1625 0
 2201 0156 354B     		ldr	r3, .L123+36
 2202 0158 0022     		movs	r2, #0
 2203 015a 1A70     		strb	r2, [r3]
1626:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2204              		.loc 1 1626 0
 2205 015c 344B     		ldr	r3, .L123+40
 2206 015e 0022     		movs	r2, #0
 2207 0160 1A70     		strb	r2, [r3]
1627:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2208              		.loc 1 1627 0
 2209 0162 344B     		ldr	r3, .L123+44
 2210 0164 0022     		movs	r2, #0
 2211 0166 1A70     		strb	r2, [r3]
1628:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2212              		.loc 1 1628 0
 2213 0168 334B     		ldr	r3, .L123+48
 2214 016a 0022     		movs	r2, #0
 2215 016c 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 69


1629:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2216              		.loc 1 1629 0
 2217 016e 334B     		ldr	r3, .L123+52
 2218 0170 0022     		movs	r2, #0
 2219 0172 1A70     		strb	r2, [r3]
1630:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2220              		.loc 1 1630 0
 2221 0174 324B     		ldr	r3, .L123+56
 2222 0176 0022     		movs	r2, #0
 2223 0178 1A70     		strb	r2, [r3]
1631:.\Generated_Source\PSoC5/cyPm.c **** 
1632:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2224              		.loc 1 1632 0
 2225 017a 324B     		ldr	r3, .L123+60
 2226 017c 0022     		movs	r2, #0
 2227 017e 1A70     		strb	r2, [r3]
1633:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2228              		.loc 1 1633 0
 2229 0180 314B     		ldr	r3, .L123+64
 2230 0182 0022     		movs	r2, #0
 2231 0184 1A70     		strb	r2, [r3]
1634:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2232              		.loc 1 1634 0
 2233 0186 314B     		ldr	r3, .L123+68
 2234 0188 0022     		movs	r2, #0
 2235 018a 1A70     		strb	r2, [r3]
1635:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2236              		.loc 1 1635 0
 2237 018c 304B     		ldr	r3, .L123+72
 2238 018e 0022     		movs	r2, #0
 2239 0190 1A70     		strb	r2, [r3]
1636:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2240              		.loc 1 1636 0
 2241 0192 304B     		ldr	r3, .L123+76
 2242 0194 0022     		movs	r2, #0
 2243 0196 1A70     		strb	r2, [r3]
1637:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2244              		.loc 1 1637 0
 2245 0198 2F4B     		ldr	r3, .L123+80
 2246 019a 0022     		movs	r2, #0
 2247 019c 1A70     		strb	r2, [r3]
1638:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2248              		.loc 1 1638 0
 2249 019e 2F4B     		ldr	r3, .L123+84
 2250 01a0 0022     		movs	r2, #0
 2251 01a2 1A70     		strb	r2, [r3]
1639:.\Generated_Source\PSoC5/cyPm.c **** 
1640:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2252              		.loc 1 1640 0
 2253 01a4 2E4B     		ldr	r3, .L123+88
 2254 01a6 0022     		movs	r2, #0
 2255 01a8 1A70     		strb	r2, [r3]
1641:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2256              		.loc 1 1641 0
 2257 01aa 2E4B     		ldr	r3, .L123+92
 2258 01ac 0022     		movs	r2, #0
 2259 01ae 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 70


1642:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2260              		.loc 1 1642 0
 2261 01b0 2D4B     		ldr	r3, .L123+96
 2262 01b2 0022     		movs	r2, #0
 2263 01b4 1A70     		strb	r2, [r3]
1643:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2264              		.loc 1 1643 0
 2265 01b6 2D4B     		ldr	r3, .L123+100
 2266 01b8 0022     		movs	r2, #0
 2267 01ba 1A70     		strb	r2, [r3]
1644:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2268              		.loc 1 1644 0
 2269 01bc 2C4B     		ldr	r3, .L123+104
 2270 01be 0022     		movs	r2, #0
 2271 01c0 1A70     		strb	r2, [r3]
1645:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2272              		.loc 1 1645 0
 2273 01c2 2C4B     		ldr	r3, .L123+108
 2274 01c4 0022     		movs	r2, #0
 2275 01c6 1A70     		strb	r2, [r3]
1646:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2276              		.loc 1 1646 0
 2277 01c8 2B4B     		ldr	r3, .L123+112
 2278 01ca 0022     		movs	r2, #0
 2279 01cc 1A70     		strb	r2, [r3]
1647:.\Generated_Source\PSoC5/cyPm.c **** 
1648:.\Generated_Source\PSoC5/cyPm.c **** 
1649:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1650:.\Generated_Source\PSoC5/cyPm.c **** 
1651:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1652:.\Generated_Source\PSoC5/cyPm.c **** 
1653:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1654:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1655:.\Generated_Source\PSoC5/cyPm.c ****         {
1656:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1657:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1658:.\Generated_Source\PSoC5/cyPm.c **** 
1659:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1660:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1661:.\Generated_Source\PSoC5/cyPm.c **** 
1662:.\Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1663:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1664:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1665:.\Generated_Source\PSoC5/cyPm.c **** 
1666:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1667:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1668:.\Generated_Source\PSoC5/cyPm.c ****         }
1669:.\Generated_Source\PSoC5/cyPm.c ****         else
1670:.\Generated_Source\PSoC5/cyPm.c ****         {
1671:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1672:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1673:.\Generated_Source\PSoC5/cyPm.c ****         }
1674:.\Generated_Source\PSoC5/cyPm.c **** 
1675:.\Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1676:.\Generated_Source\PSoC5/cyPm.c **** 
1677:.\Generated_Source\PSoC5/cyPm.c **** 
1678:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 71


1679:.\Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1680:.\Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1681:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1682:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2280              		.loc 1 1682 0
 2281 01ce 2B4B     		ldr	r3, .L123+116
 2282 01d0 1B78     		ldrb	r3, [r3]
 2283 01d2 DBB2     		uxtb	r3, r3
 2284 01d4 03F00803 		and	r3, r3, #8
 2285 01d8 002B     		cmp	r3, #0
 2286 01da 0CD0     		beq	.L121
1683:.\Generated_Source\PSoC5/cyPm.c ****     {
1684:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2287              		.loc 1 1684 0
 2288 01dc 0B4B     		ldr	r3, .L123+4
 2289 01de 0122     		movs	r2, #1
 2290 01e0 83F82E20 		strb	r2, [r3, #46]
1685:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2291              		.loc 1 1685 0
 2292 01e4 254B     		ldr	r3, .L123+116
 2293 01e6 254A     		ldr	r2, .L123+116
 2294 01e8 1278     		ldrb	r2, [r2]
 2295 01ea D2B2     		uxtb	r2, r2
 2296 01ec 22F00802 		bic	r2, r2, #8
 2297 01f0 D2B2     		uxtb	r2, r2
 2298 01f2 1A70     		strb	r2, [r3]
 2299 01f4 03E0     		b	.L120
 2300              	.L121:
1686:.\Generated_Source\PSoC5/cyPm.c ****     }
1687:.\Generated_Source\PSoC5/cyPm.c ****     else
1688:.\Generated_Source\PSoC5/cyPm.c ****     {
1689:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 2301              		.loc 1 1689 0
 2302 01f6 054B     		ldr	r3, .L123+4
 2303 01f8 0022     		movs	r2, #0
 2304 01fa 83F82E20 		strb	r2, [r3, #46]
 2305              	.L120:
1690:.\Generated_Source\PSoC5/cyPm.c ****     }
1691:.\Generated_Source\PSoC5/cyPm.c **** }
 2306              		.loc 1 1691 0
 2307 01fe BD46     		mov	sp, r7
 2308              		@ sp needed
 2309 0200 5DF8047B 		ldr	r7, [sp], #4
 2310 0204 7047     		bx	lr
 2311              	.L124:
 2312 0206 00BF     		.align	2
 2313              	.L123:
 2314 0208 005A0040 		.word	1073764864
 2315 020c 00000000 		.word	cyPmBackup
 2316 0210 025A0040 		.word	1073764866
 2317 0214 035A0040 		.word	1073764867
 2318 0218 045A0040 		.word	1073764868
 2319 021c 065A0040 		.word	1073764870
 2320 0220 085A0040 		.word	1073764872
 2321 0224 0A5A0040 		.word	1073764874
 2322 0228 105A0040 		.word	1073764880
 2323 022c 125A0040 		.word	1073764882
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 72


 2324 0230 135A0040 		.word	1073764883
 2325 0234 145A0040 		.word	1073764884
 2326 0238 165A0040 		.word	1073764886
 2327 023c 185A0040 		.word	1073764888
 2328 0240 1A5A0040 		.word	1073764890
 2329 0244 205A0040 		.word	1073764896
 2330 0248 225A0040 		.word	1073764898
 2331 024c 235A0040 		.word	1073764899
 2332 0250 245A0040 		.word	1073764900
 2333 0254 265A0040 		.word	1073764902
 2334 0258 285A0040 		.word	1073764904
 2335 025c 2A5A0040 		.word	1073764906
 2336 0260 305A0040 		.word	1073764912
 2337 0264 325A0040 		.word	1073764914
 2338 0268 335A0040 		.word	1073764915
 2339 026c 345A0040 		.word	1073764916
 2340 0270 365A0040 		.word	1073764918
 2341 0274 385A0040 		.word	1073764920
 2342 0278 3A5A0040 		.word	1073764922
 2343 027c 22430040 		.word	1073759010
 2344              		.cfi_endproc
 2345              	.LFE11:
 2346              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2347              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2348              		.align	2
 2349              		.thumb
 2350              		.thumb_func
 2351              		.type	CyPmHibSlpRestore, %function
 2352              	CyPmHibSlpRestore:
 2353              	.LFB12:
1692:.\Generated_Source\PSoC5/cyPm.c **** 
1693:.\Generated_Source\PSoC5/cyPm.c **** 
1694:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1695:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1696:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1697:.\Generated_Source\PSoC5/cyPm.c **** *
1698:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1699:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from the Sleep
1700:.\Generated_Source\PSoC5/cyPm.c **** *  and Hibernate low power modes:
1701:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1702:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1703:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1704:.\Generated_Source\PSoC5/cyPm.c **** *
1705:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1706:.\Generated_Source\PSoC5/cyPm.c **** *  None
1707:.\Generated_Source\PSoC5/cyPm.c **** *
1708:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1709:.\Generated_Source\PSoC5/cyPm.c **** *  None
1710:.\Generated_Source\PSoC5/cyPm.c **** *
1711:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1712:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1713:.\Generated_Source\PSoC5/cyPm.c **** {
 2354              		.loc 1 1713 0
 2355              		.cfi_startproc
 2356              		@ args = 0, pretend = 0, frame = 0
 2357              		@ frame_needed = 1, uses_anonymous_args = 0
 2358              		@ link register save eliminated.
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 73


 2359 0000 80B4     		push	{r7}
 2360              		.cfi_def_cfa_offset 4
 2361              		.cfi_offset 7, -4
 2362 0002 00AF     		add	r7, sp, #0
 2363              		.cfi_def_cfa_register 7
1714:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1715:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2364              		.loc 1 1715 0
 2365 0004 424B     		ldr	r3, .L127
 2366 0006 434A     		ldr	r2, .L127+4
 2367 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2368 000a 1A70     		strb	r2, [r3]
1716:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2369              		.loc 1 1716 0
 2370 000c 424B     		ldr	r3, .L127+8
 2371 000e 414A     		ldr	r2, .L127+4
 2372 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2373 0012 1A70     		strb	r2, [r3]
1717:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2374              		.loc 1 1717 0
 2375 0014 414B     		ldr	r3, .L127+12
 2376 0016 3F4A     		ldr	r2, .L127+4
 2377 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2378 001a 1A70     		strb	r2, [r3]
1718:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2379              		.loc 1 1718 0
 2380 001c 404B     		ldr	r3, .L127+16
 2381 001e 3D4A     		ldr	r2, .L127+4
 2382 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2383 0022 1A70     		strb	r2, [r3]
1719:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2384              		.loc 1 1719 0
 2385 0024 3F4B     		ldr	r3, .L127+20
 2386 0026 3B4A     		ldr	r2, .L127+4
 2387 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2388 002a 1A70     		strb	r2, [r3]
1720:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2389              		.loc 1 1720 0
 2390 002c 3E4B     		ldr	r3, .L127+24
 2391 002e 394A     		ldr	r2, .L127+4
 2392 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2393 0032 1A70     		strb	r2, [r3]
1721:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2394              		.loc 1 1721 0
 2395 0034 3D4B     		ldr	r3, .L127+28
 2396 0036 374A     		ldr	r2, .L127+4
 2397 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2398 003a 1A70     		strb	r2, [r3]
1722:.\Generated_Source\PSoC5/cyPm.c **** 
1723:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2399              		.loc 1 1723 0
 2400 003c 3C4B     		ldr	r3, .L127+32
 2401 003e 354A     		ldr	r2, .L127+4
 2402 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2403 0042 1A70     		strb	r2, [r3]
1724:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2404              		.loc 1 1724 0
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 74


 2405 0044 3B4B     		ldr	r3, .L127+36
 2406 0046 334A     		ldr	r2, .L127+4
 2407 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2408 004a 1A70     		strb	r2, [r3]
1725:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2409              		.loc 1 1725 0
 2410 004c 3A4B     		ldr	r3, .L127+40
 2411 004e 314A     		ldr	r2, .L127+4
 2412 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2413 0052 1A70     		strb	r2, [r3]
1726:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2414              		.loc 1 1726 0
 2415 0054 394B     		ldr	r3, .L127+44
 2416 0056 2F4A     		ldr	r2, .L127+4
 2417 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2418 005a 1A70     		strb	r2, [r3]
1727:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2419              		.loc 1 1727 0
 2420 005c 384B     		ldr	r3, .L127+48
 2421 005e 2D4A     		ldr	r2, .L127+4
 2422 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2423 0062 1A70     		strb	r2, [r3]
1728:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2424              		.loc 1 1728 0
 2425 0064 374B     		ldr	r3, .L127+52
 2426 0066 2B4A     		ldr	r2, .L127+4
 2427 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2428 006a 1A70     		strb	r2, [r3]
1729:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2429              		.loc 1 1729 0
 2430 006c 364B     		ldr	r3, .L127+56
 2431 006e 294A     		ldr	r2, .L127+4
 2432 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2433 0072 1A70     		strb	r2, [r3]
1730:.\Generated_Source\PSoC5/cyPm.c **** 
1731:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2434              		.loc 1 1731 0
 2435 0074 354B     		ldr	r3, .L127+60
 2436 0076 274A     		ldr	r2, .L127+4
 2437 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2438 007a 1A70     		strb	r2, [r3]
1732:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2439              		.loc 1 1732 0
 2440 007c 344B     		ldr	r3, .L127+64
 2441 007e 254A     		ldr	r2, .L127+4
 2442 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2443 0082 1A70     		strb	r2, [r3]
1733:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2444              		.loc 1 1733 0
 2445 0084 334B     		ldr	r3, .L127+68
 2446 0086 234A     		ldr	r2, .L127+4
 2447 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2448 008a 1A70     		strb	r2, [r3]
1734:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2449              		.loc 1 1734 0
 2450 008c 324B     		ldr	r3, .L127+72
 2451 008e 214A     		ldr	r2, .L127+4
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 75


 2452 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2453 0092 1A70     		strb	r2, [r3]
1735:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2454              		.loc 1 1735 0
 2455 0094 314B     		ldr	r3, .L127+76
 2456 0096 1F4A     		ldr	r2, .L127+4
 2457 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2458 009a 1A70     		strb	r2, [r3]
1736:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2459              		.loc 1 1736 0
 2460 009c 304B     		ldr	r3, .L127+80
 2461 009e 1D4A     		ldr	r2, .L127+4
 2462 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2463 00a2 1A70     		strb	r2, [r3]
1737:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2464              		.loc 1 1737 0
 2465 00a4 2F4B     		ldr	r3, .L127+84
 2466 00a6 1B4A     		ldr	r2, .L127+4
 2467 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2468 00aa 1A70     		strb	r2, [r3]
1738:.\Generated_Source\PSoC5/cyPm.c **** 
1739:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2469              		.loc 1 1739 0
 2470 00ac 2E4B     		ldr	r3, .L127+88
 2471 00ae 194A     		ldr	r2, .L127+4
 2472 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2473 00b2 1A70     		strb	r2, [r3]
1740:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2474              		.loc 1 1740 0
 2475 00b4 2D4B     		ldr	r3, .L127+92
 2476 00b6 174A     		ldr	r2, .L127+4
 2477 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2478 00ba 1A70     		strb	r2, [r3]
1741:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2479              		.loc 1 1741 0
 2480 00bc 2C4B     		ldr	r3, .L127+96
 2481 00be 154A     		ldr	r2, .L127+4
 2482 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2483 00c4 1A70     		strb	r2, [r3]
1742:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2484              		.loc 1 1742 0
 2485 00c6 2B4B     		ldr	r3, .L127+100
 2486 00c8 124A     		ldr	r2, .L127+4
 2487 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2488 00ce 1A70     		strb	r2, [r3]
1743:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2489              		.loc 1 1743 0
 2490 00d0 294B     		ldr	r3, .L127+104
 2491 00d2 104A     		ldr	r2, .L127+4
 2492 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2493 00d8 1A70     		strb	r2, [r3]
1744:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2494              		.loc 1 1744 0
 2495 00da 284B     		ldr	r3, .L127+108
 2496 00dc 0D4A     		ldr	r2, .L127+4
 2497 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2498 00e2 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 76


1745:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2499              		.loc 1 1745 0
 2500 00e4 264B     		ldr	r3, .L127+112
 2501 00e6 0B4A     		ldr	r2, .L127+4
 2502 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2503 00ec 1A70     		strb	r2, [r3]
1746:.\Generated_Source\PSoC5/cyPm.c **** 
1747:.\Generated_Source\PSoC5/cyPm.c **** 
1748:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1749:.\Generated_Source\PSoC5/cyPm.c **** 
1750:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1751:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1752:.\Generated_Source\PSoC5/cyPm.c ****         {
1753:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1754:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1755:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1756:.\Generated_Source\PSoC5/cyPm.c **** 
1757:.\Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1758:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1759:.\Generated_Source\PSoC5/cyPm.c ****         }
1760:.\Generated_Source\PSoC5/cyPm.c **** 
1761:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1762:.\Generated_Source\PSoC5/cyPm.c **** 
1763:.\Generated_Source\PSoC5/cyPm.c **** 
1764:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1765:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2504              		.loc 1 1765 0
 2505 00ee 094B     		ldr	r3, .L127+4
 2506 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2507 00f4 012B     		cmp	r3, #1
 2508 00f6 07D1     		bne	.L125
1766:.\Generated_Source\PSoC5/cyPm.c ****     {
1767:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2509              		.loc 1 1767 0
 2510 00f8 224B     		ldr	r3, .L127+116
 2511 00fa 224A     		ldr	r2, .L127+116
 2512 00fc 1278     		ldrb	r2, [r2]
 2513 00fe D2B2     		uxtb	r2, r2
 2514 0100 42F00802 		orr	r2, r2, #8
 2515 0104 D2B2     		uxtb	r2, r2
 2516 0106 1A70     		strb	r2, [r3]
 2517              	.L125:
1768:.\Generated_Source\PSoC5/cyPm.c ****     }
1769:.\Generated_Source\PSoC5/cyPm.c **** }
 2518              		.loc 1 1769 0
 2519 0108 BD46     		mov	sp, r7
 2520              		@ sp needed
 2521 010a 5DF8047B 		ldr	r7, [sp], #4
 2522 010e 7047     		bx	lr
 2523              	.L128:
 2524              		.align	2
 2525              	.L127:
 2526 0110 005A0040 		.word	1073764864
 2527 0114 00000000 		.word	cyPmBackup
 2528 0118 025A0040 		.word	1073764866
 2529 011c 035A0040 		.word	1073764867
 2530 0120 045A0040 		.word	1073764868
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 77


 2531 0124 065A0040 		.word	1073764870
 2532 0128 085A0040 		.word	1073764872
 2533 012c 0A5A0040 		.word	1073764874
 2534 0130 105A0040 		.word	1073764880
 2535 0134 125A0040 		.word	1073764882
 2536 0138 135A0040 		.word	1073764883
 2537 013c 145A0040 		.word	1073764884
 2538 0140 165A0040 		.word	1073764886
 2539 0144 185A0040 		.word	1073764888
 2540 0148 1A5A0040 		.word	1073764890
 2541 014c 205A0040 		.word	1073764896
 2542 0150 225A0040 		.word	1073764898
 2543 0154 235A0040 		.word	1073764899
 2544 0158 245A0040 		.word	1073764900
 2545 015c 265A0040 		.word	1073764902
 2546 0160 285A0040 		.word	1073764904
 2547 0164 2A5A0040 		.word	1073764906
 2548 0168 305A0040 		.word	1073764912
 2549 016c 325A0040 		.word	1073764914
 2550 0170 335A0040 		.word	1073764915
 2551 0174 345A0040 		.word	1073764916
 2552 0178 365A0040 		.word	1073764918
 2553 017c 385A0040 		.word	1073764920
 2554 0180 3A5A0040 		.word	1073764922
 2555 0184 22430040 		.word	1073759010
 2556              		.cfi_endproc
 2557              	.LFE12:
 2558              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2559              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2560              		.align	2
 2561              		.thumb
 2562              		.thumb_func
 2563              		.type	CyPmHviLviSaveDisable, %function
 2564              	CyPmHviLviSaveDisable:
 2565              	.LFB13:
1770:.\Generated_Source\PSoC5/cyPm.c **** 
1771:.\Generated_Source\PSoC5/cyPm.c **** 
1772:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1773:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1774:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1775:.\Generated_Source\PSoC5/cyPm.c **** *
1776:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1777:.\Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1778:.\Generated_Source\PSoC5/cyPm.c **** *
1779:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1780:.\Generated_Source\PSoC5/cyPm.c **** *  None
1781:.\Generated_Source\PSoC5/cyPm.c **** *
1782:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1783:.\Generated_Source\PSoC5/cyPm.c **** *  None
1784:.\Generated_Source\PSoC5/cyPm.c **** *
1785:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1786:.\Generated_Source\PSoC5/cyPm.c **** *  No
1787:.\Generated_Source\PSoC5/cyPm.c **** *
1788:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1789:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1790:.\Generated_Source\PSoC5/cyPm.c **** {
 2566              		.loc 1 1790 0
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 78


 2567              		.cfi_startproc
 2568              		@ args = 0, pretend = 0, frame = 0
 2569              		@ frame_needed = 1, uses_anonymous_args = 0
 2570 0000 80B5     		push	{r7, lr}
 2571              		.cfi_def_cfa_offset 8
 2572              		.cfi_offset 7, -8
 2573              		.cfi_offset 14, -4
 2574 0002 00AF     		add	r7, sp, #0
 2575              		.cfi_def_cfa_register 7
1791:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2576              		.loc 1 1791 0
 2577 0004 2F4B     		ldr	r3, .L136
 2578 0006 1B78     		ldrb	r3, [r3]
 2579 0008 DBB2     		uxtb	r3, r3
 2580 000a 03F00103 		and	r3, r3, #1
 2581 000e 002B     		cmp	r3, #0
 2582 0010 1DD0     		beq	.L130
1792:.\Generated_Source\PSoC5/cyPm.c ****     {
1793:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2583              		.loc 1 1793 0
 2584 0012 2D4B     		ldr	r3, .L136+4
 2585 0014 0122     		movs	r2, #1
 2586 0016 83F82520 		strb	r2, [r3, #37]
1794:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2587              		.loc 1 1794 0
 2588 001a 2C4B     		ldr	r3, .L136+8
 2589 001c 1B78     		ldrb	r3, [r3]
 2590 001e DBB2     		uxtb	r3, r3
 2591 0020 03F00F03 		and	r3, r3, #15
 2592 0024 DAB2     		uxtb	r2, r3
 2593 0026 284B     		ldr	r3, .L136+4
 2594 0028 83F82620 		strb	r2, [r3, #38]
1795:.\Generated_Source\PSoC5/cyPm.c **** 
1796:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1797:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2595              		.loc 1 1797 0
 2596 002c 284B     		ldr	r3, .L136+12
 2597 002e 1B78     		ldrb	r3, [r3]
 2598 0030 DBB2     		uxtb	r3, r3
 2599 0032 03F04003 		and	r3, r3, #64
1798:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2600              		.loc 1 1798 0
 2601 0036 002B     		cmp	r3, #0
 2602 0038 0CBF     		ite	eq
 2603 003a 0023     		moveq	r3, #0
 2604 003c 0123     		movne	r3, #1
 2605 003e DBB2     		uxtb	r3, r3
 2606 0040 1A46     		mov	r2, r3
1797:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2607              		.loc 1 1797 0
 2608 0042 214B     		ldr	r3, .L136+4
 2609 0044 83F82A20 		strb	r2, [r3, #42]
1799:.\Generated_Source\PSoC5/cyPm.c **** 
1800:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2610              		.loc 1 1800 0
 2611 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2612 004c 03E0     		b	.L131
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 79


 2613              	.L130:
1801:.\Generated_Source\PSoC5/cyPm.c ****     }
1802:.\Generated_Source\PSoC5/cyPm.c ****     else
1803:.\Generated_Source\PSoC5/cyPm.c ****     {
1804:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2614              		.loc 1 1804 0
 2615 004e 1E4B     		ldr	r3, .L136+4
 2616 0050 0022     		movs	r2, #0
 2617 0052 83F82520 		strb	r2, [r3, #37]
 2618              	.L131:
1805:.\Generated_Source\PSoC5/cyPm.c ****     }
1806:.\Generated_Source\PSoC5/cyPm.c **** 
1807:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2619              		.loc 1 1807 0
 2620 0056 1B4B     		ldr	r3, .L136
 2621 0058 1B78     		ldrb	r3, [r3]
 2622 005a DBB2     		uxtb	r3, r3
 2623 005c 03F00203 		and	r3, r3, #2
 2624 0060 002B     		cmp	r3, #0
 2625 0062 18D0     		beq	.L132
1808:.\Generated_Source\PSoC5/cyPm.c ****     {
1809:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2626              		.loc 1 1809 0
 2627 0064 184B     		ldr	r3, .L136+4
 2628 0066 0122     		movs	r2, #1
 2629 0068 83F82720 		strb	r2, [r3, #39]
1810:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2630              		.loc 1 1810 0
 2631 006c 174B     		ldr	r3, .L136+8
 2632 006e 1B78     		ldrb	r3, [r3]
 2633 0070 DBB2     		uxtb	r3, r3
 2634 0072 1B09     		lsrs	r3, r3, #4
 2635 0074 DAB2     		uxtb	r2, r3
 2636 0076 144B     		ldr	r3, .L136+4
 2637 0078 83F82820 		strb	r2, [r3, #40]
1811:.\Generated_Source\PSoC5/cyPm.c **** 
1812:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1813:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2638              		.loc 1 1813 0
 2639 007c 144B     		ldr	r3, .L136+12
 2640 007e 1B78     		ldrb	r3, [r3]
 2641 0080 DBB2     		uxtb	r3, r3
 2642 0082 DBB2     		uxtb	r3, r3
1814:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2643              		.loc 1 1814 0
 2644 0084 DB09     		lsrs	r3, r3, #7
 2645 0086 DBB2     		uxtb	r3, r3
 2646 0088 1A46     		mov	r2, r3
1813:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2647              		.loc 1 1813 0
 2648 008a 0F4B     		ldr	r3, .L136+4
 2649 008c 83F82B20 		strb	r2, [r3, #43]
1815:.\Generated_Source\PSoC5/cyPm.c **** 
1816:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2650              		.loc 1 1816 0
 2651 0090 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2652 0094 03E0     		b	.L133
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 80


 2653              	.L132:
1817:.\Generated_Source\PSoC5/cyPm.c ****     }
1818:.\Generated_Source\PSoC5/cyPm.c ****     else
1819:.\Generated_Source\PSoC5/cyPm.c ****     {
1820:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2654              		.loc 1 1820 0
 2655 0096 0C4B     		ldr	r3, .L136+4
 2656 0098 0022     		movs	r2, #0
 2657 009a 83F82720 		strb	r2, [r3, #39]
 2658              	.L133:
1821:.\Generated_Source\PSoC5/cyPm.c ****     }
1822:.\Generated_Source\PSoC5/cyPm.c **** 
1823:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2659              		.loc 1 1823 0
 2660 009e 094B     		ldr	r3, .L136
 2661 00a0 1B78     		ldrb	r3, [r3]
 2662 00a2 DBB2     		uxtb	r3, r3
 2663 00a4 03F00403 		and	r3, r3, #4
 2664 00a8 002B     		cmp	r3, #0
 2665 00aa 06D0     		beq	.L134
1824:.\Generated_Source\PSoC5/cyPm.c ****     {
1825:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2666              		.loc 1 1825 0
 2667 00ac 064B     		ldr	r3, .L136+4
 2668 00ae 0122     		movs	r2, #1
 2669 00b0 83F82920 		strb	r2, [r3, #41]
1826:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2670              		.loc 1 1826 0
 2671 00b4 FFF7FEFF 		bl	CyVdHvAnalogDisable
 2672 00b8 03E0     		b	.L129
 2673              	.L134:
1827:.\Generated_Source\PSoC5/cyPm.c ****     }
1828:.\Generated_Source\PSoC5/cyPm.c ****     else
1829:.\Generated_Source\PSoC5/cyPm.c ****     {
1830:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 2674              		.loc 1 1830 0
 2675 00ba 034B     		ldr	r3, .L136+4
 2676 00bc 0022     		movs	r2, #0
 2677 00be 83F82920 		strb	r2, [r3, #41]
 2678              	.L129:
1831:.\Generated_Source\PSoC5/cyPm.c ****     }
1832:.\Generated_Source\PSoC5/cyPm.c **** }
 2679              		.loc 1 1832 0
 2680 00c2 80BD     		pop	{r7, pc}
 2681              	.L137:
 2682              		.align	2
 2683              	.L136:
 2684 00c4 F5460040 		.word	1073759989
 2685 00c8 00000000 		.word	cyPmBackup
 2686 00cc F4460040 		.word	1073759988
 2687 00d0 F7460040 		.word	1073759991
 2688              		.cfi_endproc
 2689              	.LFE13:
 2690              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2691              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2692              		.align	2
 2693              		.thumb
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 81


 2694              		.thumb_func
 2695              		.type	CyPmHviLviRestore, %function
 2696              	CyPmHviLviRestore:
 2697              	.LFB14:
1833:.\Generated_Source\PSoC5/cyPm.c **** 
1834:.\Generated_Source\PSoC5/cyPm.c **** 
1835:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1836:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1837:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1838:.\Generated_Source\PSoC5/cyPm.c **** *
1839:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1840:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1841:.\Generated_Source\PSoC5/cyPm.c **** *
1842:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1843:.\Generated_Source\PSoC5/cyPm.c **** *  None
1844:.\Generated_Source\PSoC5/cyPm.c **** *
1845:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1846:.\Generated_Source\PSoC5/cyPm.c **** *  None
1847:.\Generated_Source\PSoC5/cyPm.c **** *
1848:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1849:.\Generated_Source\PSoC5/cyPm.c **** *  No
1850:.\Generated_Source\PSoC5/cyPm.c **** *
1851:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1852:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1853:.\Generated_Source\PSoC5/cyPm.c **** {
 2698              		.loc 1 1853 0
 2699              		.cfi_startproc
 2700              		@ args = 0, pretend = 0, frame = 0
 2701              		@ frame_needed = 1, uses_anonymous_args = 0
 2702 0000 80B5     		push	{r7, lr}
 2703              		.cfi_def_cfa_offset 8
 2704              		.cfi_offset 7, -8
 2705              		.cfi_offset 14, -4
 2706 0002 00AF     		add	r7, sp, #0
 2707              		.cfi_def_cfa_register 7
1854:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1855:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2708              		.loc 1 1855 0
 2709 0004 124B     		ldr	r3, .L142
 2710 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2711 000a 012B     		cmp	r3, #1
 2712 000c 09D1     		bne	.L139
1856:.\Generated_Source\PSoC5/cyPm.c ****     {
1857:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2713              		.loc 1 1857 0
 2714 000e 104B     		ldr	r3, .L142
 2715 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
 2716 0014 0E4B     		ldr	r3, .L142
 2717 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2718 001a 1046     		mov	r0, r2
 2719 001c 1946     		mov	r1, r3
 2720 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2721              	.L139:
1858:.\Generated_Source\PSoC5/cyPm.c ****     }
1859:.\Generated_Source\PSoC5/cyPm.c **** 
1860:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2722              		.loc 1 1860 0
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 82


 2723 0022 0B4B     		ldr	r3, .L142
 2724 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2725 0028 012B     		cmp	r3, #1
 2726 002a 09D1     		bne	.L140
1861:.\Generated_Source\PSoC5/cyPm.c ****     {
1862:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2727              		.loc 1 1862 0
 2728 002c 084B     		ldr	r3, .L142
 2729 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2730 0032 074B     		ldr	r3, .L142
 2731 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2732 0038 1046     		mov	r0, r2
 2733 003a 1946     		mov	r1, r3
 2734 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2735              	.L140:
1863:.\Generated_Source\PSoC5/cyPm.c ****     }
1864:.\Generated_Source\PSoC5/cyPm.c **** 
1865:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2736              		.loc 1 1865 0
 2737 0040 034B     		ldr	r3, .L142
 2738 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2739 0046 012B     		cmp	r3, #1
 2740 0048 01D1     		bne	.L138
1866:.\Generated_Source\PSoC5/cyPm.c ****     {
1867:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2741              		.loc 1 1867 0
 2742 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2743              	.L138:
1868:.\Generated_Source\PSoC5/cyPm.c ****     }
1869:.\Generated_Source\PSoC5/cyPm.c **** }
 2744              		.loc 1 1869 0
 2745 004e 80BD     		pop	{r7, pc}
 2746              	.L143:
 2747              		.align	2
 2748              	.L142:
 2749 0050 00000000 		.word	cyPmBackup
 2750              		.cfi_endproc
 2751              	.LFE14:
 2752              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2753              		.bss
 2754              	interruptStatus.4808:
 2755 0042 00       		.space	1
 2756 0043 00       		.text
 2757              	.Letext0:
 2758              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2759              		.file 3 ".\\Generated_Source\\PSoC5\\cyPm.h"
 2760              		.section	.debug_info,"",%progbits
 2761              	.Ldebug_info0:
 2762 0000 30050000 		.4byte	0x530
 2763 0004 0400     		.2byte	0x4
 2764 0006 00000000 		.4byte	.Ldebug_abbrev0
 2765 000a 04       		.byte	0x4
 2766 000b 01       		.uleb128 0x1
 2767 000c E2020000 		.4byte	.LASF85
 2768 0010 01       		.byte	0x1
 2769 0011 41010000 		.4byte	.LASF86
 2770 0015 8C010000 		.4byte	.LASF87
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 83


 2771 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2772 001d 00000000 		.4byte	0
 2773 0021 00000000 		.4byte	.Ldebug_line0
 2774 0025 02       		.uleb128 0x2
 2775 0026 01       		.byte	0x1
 2776 0027 06       		.byte	0x6
 2777 0028 EE000000 		.4byte	.LASF0
 2778 002c 02       		.uleb128 0x2
 2779 002d 01       		.byte	0x1
 2780 002e 08       		.byte	0x8
 2781 002f A9030000 		.4byte	.LASF1
 2782 0033 02       		.uleb128 0x2
 2783 0034 02       		.byte	0x2
 2784 0035 05       		.byte	0x5
 2785 0036 E2030000 		.4byte	.LASF2
 2786 003a 02       		.uleb128 0x2
 2787 003b 02       		.byte	0x2
 2788 003c 07       		.byte	0x7
 2789 003d 3A020000 		.4byte	.LASF3
 2790 0041 02       		.uleb128 0x2
 2791 0042 04       		.byte	0x4
 2792 0043 05       		.byte	0x5
 2793 0044 19010000 		.4byte	.LASF4
 2794 0048 02       		.uleb128 0x2
 2795 0049 04       		.byte	0x4
 2796 004a 07       		.byte	0x7
 2797 004b E0010000 		.4byte	.LASF5
 2798 004f 02       		.uleb128 0x2
 2799 0050 08       		.byte	0x8
 2800 0051 05       		.byte	0x5
 2801 0052 E0000000 		.4byte	.LASF6
 2802 0056 02       		.uleb128 0x2
 2803 0057 08       		.byte	0x8
 2804 0058 07       		.byte	0x7
 2805 0059 6F000000 		.4byte	.LASF7
 2806 005d 03       		.uleb128 0x3
 2807 005e 04       		.byte	0x4
 2808 005f 05       		.byte	0x5
 2809 0060 696E7400 		.ascii	"int\000"
 2810 0064 02       		.uleb128 0x2
 2811 0065 04       		.byte	0x4
 2812 0066 07       		.byte	0x7
 2813 0067 C2010000 		.4byte	.LASF8
 2814 006b 04       		.uleb128 0x4
 2815 006c 34010000 		.4byte	.LASF9
 2816 0070 02       		.byte	0x2
 2817 0071 5B       		.byte	0x5b
 2818 0072 2C000000 		.4byte	0x2c
 2819 0076 04       		.uleb128 0x4
 2820 0077 00000000 		.4byte	.LASF10
 2821 007b 02       		.byte	0x2
 2822 007c 5C       		.byte	0x5c
 2823 007d 3A000000 		.4byte	0x3a
 2824 0081 04       		.uleb128 0x4
 2825 0082 61010000 		.4byte	.LASF11
 2826 0086 02       		.byte	0x2
 2827 0087 5D       		.byte	0x5d
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 84


 2828 0088 48000000 		.4byte	0x48
 2829 008c 02       		.uleb128 0x2
 2830 008d 04       		.byte	0x4
 2831 008e 04       		.byte	0x4
 2832 008f 75030000 		.4byte	.LASF12
 2833 0093 02       		.uleb128 0x2
 2834 0094 08       		.byte	0x8
 2835 0095 04       		.byte	0x4
 2836 0096 3A010000 		.4byte	.LASF13
 2837 009a 02       		.uleb128 0x2
 2838 009b 01       		.byte	0x1
 2839 009c 08       		.byte	0x8
 2840 009d 0C040000 		.4byte	.LASF14
 2841 00a1 04       		.uleb128 0x4
 2842 00a2 A5040000 		.4byte	.LASF15
 2843 00a6 02       		.byte	0x2
 2844 00a7 E8       		.byte	0xe8
 2845 00a8 48000000 		.4byte	0x48
 2846 00ac 04       		.uleb128 0x4
 2847 00ad 98030000 		.4byte	.LASF16
 2848 00b1 02       		.byte	0x2
 2849 00b2 F0       		.byte	0xf0
 2850 00b3 B7000000 		.4byte	0xb7
 2851 00b7 05       		.uleb128 0x5
 2852 00b8 6B000000 		.4byte	0x6b
 2853 00bc 02       		.uleb128 0x2
 2854 00bd 04       		.byte	0x4
 2855 00be 07       		.byte	0x7
 2856 00bf B8020000 		.4byte	.LASF17
 2857 00c3 06       		.uleb128 0x6
 2858 00c4 F9010000 		.4byte	.LASF34
 2859 00c8 12       		.byte	0x12
 2860 00c9 03       		.byte	0x3
 2861 00ca F1       		.byte	0xf1
 2862 00cb 87010000 		.4byte	0x187
 2863 00cf 07       		.uleb128 0x7
 2864 00d0 D4020000 		.4byte	.LASF18
 2865 00d4 03       		.byte	0x3
 2866 00d5 F4       		.byte	0xf4
 2867 00d6 6B000000 		.4byte	0x6b
 2868 00da 00       		.byte	0
 2869 00db 07       		.uleb128 0x7
 2870 00dc DB020000 		.4byte	.LASF19
 2871 00e0 03       		.byte	0x3
 2872 00e1 F5       		.byte	0xf5
 2873 00e2 6B000000 		.4byte	0x6b
 2874 00e6 01       		.byte	0x1
 2875 00e7 07       		.uleb128 0x7
 2876 00e8 31000000 		.4byte	.LASF20
 2877 00ec 03       		.byte	0x3
 2878 00ed F6       		.byte	0xf6
 2879 00ee 6B000000 		.4byte	0x6b
 2880 00f2 02       		.byte	0x2
 2881 00f3 07       		.uleb128 0x7
 2882 00f4 D8010000 		.4byte	.LASF21
 2883 00f8 03       		.byte	0x3
 2884 00f9 F7       		.byte	0xf7
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 85


 2885 00fa 6B000000 		.4byte	0x6b
 2886 00fe 03       		.byte	0x3
 2887 00ff 07       		.uleb128 0x7
 2888 0100 AF000000 		.4byte	.LASF22
 2889 0104 03       		.byte	0x3
 2890 0105 F8       		.byte	0xf8
 2891 0106 6B000000 		.4byte	0x6b
 2892 010a 04       		.byte	0x4
 2893 010b 07       		.uleb128 0x7
 2894 010c AE040000 		.4byte	.LASF23
 2895 0110 03       		.byte	0x3
 2896 0111 F9       		.byte	0xf9
 2897 0112 6B000000 		.4byte	0x6b
 2898 0116 05       		.byte	0x5
 2899 0117 07       		.uleb128 0x7
 2900 0118 DA040000 		.4byte	.LASF24
 2901 011c 03       		.byte	0x3
 2902 011d FA       		.byte	0xfa
 2903 011e 6B000000 		.4byte	0x6b
 2904 0122 06       		.byte	0x6
 2905 0123 07       		.uleb128 0x7
 2906 0124 6B030000 		.4byte	.LASF25
 2907 0128 03       		.byte	0x3
 2908 0129 FB       		.byte	0xfb
 2909 012a 6B000000 		.4byte	0x6b
 2910 012e 07       		.byte	0x7
 2911 012f 07       		.uleb128 0x7
 2912 0130 93020000 		.4byte	.LASF26
 2913 0134 03       		.byte	0x3
 2914 0135 FC       		.byte	0xfc
 2915 0136 6B000000 		.4byte	0x6b
 2916 013a 08       		.byte	0x8
 2917 013b 07       		.uleb128 0x7
 2918 013c 13010000 		.4byte	.LASF27
 2919 0140 03       		.byte	0x3
 2920 0141 FD       		.byte	0xfd
 2921 0142 6B000000 		.4byte	0x6b
 2922 0146 09       		.byte	0x9
 2923 0147 07       		.uleb128 0x7
 2924 0148 52000000 		.4byte	.LASF28
 2925 014c 03       		.byte	0x3
 2926 014d FE       		.byte	0xfe
 2927 014e 6B000000 		.4byte	0x6b
 2928 0152 0A       		.byte	0xa
 2929 0153 07       		.uleb128 0x7
 2930 0154 FA000000 		.4byte	.LASF29
 2931 0158 03       		.byte	0x3
 2932 0159 FF       		.byte	0xff
 2933 015a 76000000 		.4byte	0x76
 2934 015e 0C       		.byte	0xc
 2935 015f 08       		.uleb128 0x8
 2936 0160 C7030000 		.4byte	.LASF30
 2937 0164 03       		.byte	0x3
 2938 0165 0001     		.2byte	0x100
 2939 0167 6B000000 		.4byte	0x6b
 2940 016b 0E       		.byte	0xe
 2941 016c 08       		.uleb128 0x8
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 86


 2942 016d 68010000 		.4byte	.LASF31
 2943 0171 03       		.byte	0x3
 2944 0172 0101     		.2byte	0x101
 2945 0174 6B000000 		.4byte	0x6b
 2946 0178 0F       		.byte	0xf
 2947 0179 08       		.uleb128 0x8
 2948 017a 5D040000 		.4byte	.LASF32
 2949 017e 03       		.byte	0x3
 2950 017f 0201     		.2byte	0x102
 2951 0181 6B000000 		.4byte	0x6b
 2952 0185 10       		.byte	0x10
 2953 0186 00       		.byte	0
 2954 0187 09       		.uleb128 0x9
 2955 0188 20020000 		.4byte	.LASF33
 2956 018c 03       		.byte	0x3
 2957 018d 0401     		.2byte	0x104
 2958 018f C3000000 		.4byte	0xc3
 2959 0193 0A       		.uleb128 0xa
 2960 0194 0F020000 		.4byte	.LASF35
 2961 0198 2F       		.byte	0x2f
 2962 0199 03       		.byte	0x3
 2963 019a 0701     		.2byte	0x107
 2964 019c A5020000 		.4byte	0x2a5
 2965 01a0 08       		.uleb128 0x8
 2966 01a1 D3000000 		.4byte	.LASF36
 2967 01a5 03       		.byte	0x3
 2968 01a6 0901     		.2byte	0x109
 2969 01a8 6B000000 		.4byte	0x6b
 2970 01ac 00       		.byte	0
 2971 01ad 08       		.uleb128 0x8
 2972 01ae D6030000 		.4byte	.LASF37
 2973 01b2 03       		.byte	0x3
 2974 01b3 0A01     		.2byte	0x10a
 2975 01b5 6B000000 		.4byte	0x6b
 2976 01b9 01       		.byte	0x1
 2977 01ba 08       		.uleb128 0x8
 2978 01bb FE030000 		.4byte	.LASF38
 2979 01bf 03       		.byte	0x3
 2980 01c0 0B01     		.2byte	0x10b
 2981 01c2 6B000000 		.4byte	0x6b
 2982 01c6 02       		.byte	0x2
 2983 01c7 08       		.uleb128 0x8
 2984 01c8 AC020000 		.4byte	.LASF39
 2985 01cc 03       		.byte	0x3
 2986 01cd 0D01     		.2byte	0x10d
 2987 01cf 6B000000 		.4byte	0x6b
 2988 01d3 03       		.byte	0x3
 2989 01d4 08       		.uleb128 0x8
 2990 01d5 59020000 		.4byte	.LASF40
 2991 01d9 03       		.byte	0x3
 2992 01da 1701     		.2byte	0x117
 2993 01dc 6B000000 		.4byte	0x6b
 2994 01e0 04       		.byte	0x4
 2995 01e1 08       		.uleb128 0x8
 2996 01e2 64020000 		.4byte	.LASF41
 2997 01e6 03       		.byte	0x3
 2998 01e7 1801     		.2byte	0x118
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 87


 2999 01e9 6B000000 		.4byte	0x6b
 3000 01ed 05       		.byte	0x5
 3001 01ee 08       		.uleb128 0x8
 3002 01ef 6F020000 		.4byte	.LASF42
 3003 01f3 03       		.byte	0x3
 3004 01f4 1901     		.2byte	0x119
 3005 01f6 6B000000 		.4byte	0x6b
 3006 01fa 06       		.byte	0x6
 3007 01fb 08       		.uleb128 0x8
 3008 01fc 19000000 		.4byte	.LASF43
 3009 0200 03       		.byte	0x3
 3010 0201 1B01     		.2byte	0x11b
 3011 0203 6B000000 		.4byte	0x6b
 3012 0207 07       		.byte	0x7
 3013 0208 08       		.uleb128 0x8
 3014 0209 25000000 		.4byte	.LASF44
 3015 020d 03       		.byte	0x3
 3016 020e 1C01     		.2byte	0x11c
 3017 0210 6B000000 		.4byte	0x6b
 3018 0214 08       		.byte	0x8
 3019 0215 08       		.uleb128 0x8
 3020 0216 CF010000 		.4byte	.LASF45
 3021 021a 03       		.byte	0x3
 3022 021b 1E01     		.2byte	0x11e
 3023 021d A5020000 		.4byte	0x2a5
 3024 0221 09       		.byte	0x9
 3025 0222 08       		.uleb128 0x8
 3026 0223 F2010000 		.4byte	.LASF46
 3027 0227 03       		.byte	0x3
 3028 0228 2101     		.2byte	0x121
 3029 022a 6B000000 		.4byte	0x6b
 3030 022e 25       		.byte	0x25
 3031 022f 08       		.uleb128 0x8
 3032 0230 D1040000 		.4byte	.LASF47
 3033 0234 03       		.byte	0x3
 3034 0235 2201     		.2byte	0x122
 3035 0237 6B000000 		.4byte	0x6b
 3036 023b 26       		.byte	0x26
 3037 023c 08       		.uleb128 0x8
 3038 023d 84040000 		.4byte	.LASF48
 3039 0241 03       		.byte	0x3
 3040 0242 2301     		.2byte	0x123
 3041 0244 6B000000 		.4byte	0x6b
 3042 0248 27       		.byte	0x27
 3043 0249 08       		.uleb128 0x8
 3044 024a A6000000 		.4byte	.LASF49
 3045 024e 03       		.byte	0x3
 3046 024f 2401     		.2byte	0x124
 3047 0251 6B000000 		.4byte	0x6b
 3048 0255 28       		.byte	0x28
 3049 0256 08       		.uleb128 0x8
 3050 0257 CC000000 		.4byte	.LASF50
 3051 025b 03       		.byte	0x3
 3052 025c 2501     		.2byte	0x125
 3053 025e 6B000000 		.4byte	0x6b
 3054 0262 29       		.byte	0x29
 3055 0263 08       		.uleb128 0x8
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 88


 3056 0264 85030000 		.4byte	.LASF51
 3057 0268 03       		.byte	0x3
 3058 0269 2601     		.2byte	0x126
 3059 026b 6B000000 		.4byte	0x6b
 3060 026f 2A       		.byte	0x2a
 3061 0270 08       		.uleb128 0x8
 3062 0271 BE040000 		.4byte	.LASF52
 3063 0275 03       		.byte	0x3
 3064 0276 2701     		.2byte	0x127
 3065 0278 6B000000 		.4byte	0x6b
 3066 027c 2B       		.byte	0x2b
 3067 027d 08       		.uleb128 0x8
 3068 027e B7010000 		.4byte	.LASF53
 3069 0282 03       		.byte	0x3
 3070 0283 2901     		.2byte	0x129
 3071 0285 6B000000 		.4byte	0x6b
 3072 0289 2C       		.byte	0x2c
 3073 028a 08       		.uleb128 0x8
 3074 028b 11040000 		.4byte	.LASF54
 3075 028f 03       		.byte	0x3
 3076 0290 2A01     		.2byte	0x12a
 3077 0292 6B000000 		.4byte	0x6b
 3078 0296 2D       		.byte	0x2d
 3079 0297 08       		.uleb128 0x8
 3080 0298 87020000 		.4byte	.LASF55
 3081 029c 03       		.byte	0x3
 3082 029d 2C01     		.2byte	0x12c
 3083 029f 6B000000 		.4byte	0x6b
 3084 02a3 2E       		.byte	0x2e
 3085 02a4 00       		.byte	0
 3086 02a5 0B       		.uleb128 0xb
 3087 02a6 6B000000 		.4byte	0x6b
 3088 02aa B5020000 		.4byte	0x2b5
 3089 02ae 0C       		.uleb128 0xc
 3090 02af BC000000 		.4byte	0xbc
 3091 02b3 1B       		.byte	0x1b
 3092 02b4 00       		.byte	0
 3093 02b5 09       		.uleb128 0x9
 3094 02b6 3E000000 		.4byte	.LASF56
 3095 02ba 03       		.byte	0x3
 3096 02bb 2E01     		.2byte	0x12e
 3097 02bd 93010000 		.4byte	0x193
 3098 02c1 0D       		.uleb128 0xd
 3099 02c2 9D020000 		.4byte	.LASF74
 3100 02c6 01       		.byte	0x1
 3101 02c7 50       		.byte	0x50
 3102 02c8 00000000 		.4byte	.LFB0
 3103 02cc 80020000 		.4byte	.LFE0-.LFB0
 3104 02d0 01       		.uleb128 0x1
 3105 02d1 9C       		.byte	0x9c
 3106 02d2 0E       		.uleb128 0xe
 3107 02d3 5D000000 		.4byte	.LASF60
 3108 02d7 01       		.byte	0x1
 3109 02d8 1A01     		.2byte	0x11a
 3110 02da 00000000 		.4byte	.LFB1
 3111 02de 00030000 		.4byte	.LFE1-.LFB1
 3112 02e2 01       		.uleb128 0x1
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 89


 3113 02e3 9C       		.byte	0x9c
 3114 02e4 23030000 		.4byte	0x323
 3115 02e8 0F       		.uleb128 0xf
 3116 02e9 7D040000 		.4byte	.LASF57
 3117 02ed 01       		.byte	0x1
 3118 02ee 1C01     		.2byte	0x11c
 3119 02f0 A1000000 		.4byte	0xa1
 3120 02f4 02       		.uleb128 0x2
 3121 02f5 91       		.byte	0x91
 3122 02f6 70       		.sleb128 -16
 3123 02f7 10       		.uleb128 0x10
 3124 02f8 6900     		.ascii	"i\000"
 3125 02fa 01       		.byte	0x1
 3126 02fb 1D01     		.2byte	0x11d
 3127 02fd 76000000 		.4byte	0x76
 3128 0301 02       		.uleb128 0x2
 3129 0302 91       		.byte	0x91
 3130 0303 76       		.sleb128 -10
 3131 0304 0F       		.uleb128 0xf
 3132 0305 7A020000 		.4byte	.LASF58
 3133 0309 01       		.byte	0x1
 3134 030a 1E01     		.2byte	0x11e
 3135 030c 76000000 		.4byte	0x76
 3136 0310 02       		.uleb128 0x2
 3137 0311 91       		.byte	0x91
 3138 0312 6E       		.sleb128 -18
 3139 0313 0F       		.uleb128 0xf
 3140 0314 C1020000 		.4byte	.LASF59
 3141 0318 01       		.byte	0x1
 3142 0319 2201     		.2byte	0x122
 3143 031b 33030000 		.4byte	0x333
 3144 031f 02       		.uleb128 0x2
 3145 0320 91       		.byte	0x91
 3146 0321 64       		.sleb128 -28
 3147 0322 00       		.byte	0
 3148 0323 0B       		.uleb128 0xb
 3149 0324 6B000000 		.4byte	0x6b
 3150 0328 33030000 		.4byte	0x333
 3151 032c 0C       		.uleb128 0xc
 3152 032d BC000000 		.4byte	0xbc
 3153 0331 06       		.byte	0x6
 3154 0332 00       		.byte	0
 3155 0333 11       		.uleb128 0x11
 3156 0334 23030000 		.4byte	0x323
 3157 0338 0E       		.uleb128 0xe
 3158 0339 8D030000 		.4byte	.LASF61
 3159 033d 01       		.byte	0x1
 3160 033e 7C02     		.2byte	0x27c
 3161 0340 00000000 		.4byte	.LFB2
 3162 0344 B8000000 		.4byte	.LFE2-.LFB2
 3163 0348 01       		.uleb128 0x1
 3164 0349 9C       		.byte	0x9c
 3165 034a 6D030000 		.4byte	0x36d
 3166 034e 12       		.uleb128 0x12
 3167 034f 9A040000 		.4byte	.LASF62
 3168 0353 01       		.byte	0x1
 3169 0354 7C02     		.2byte	0x27c
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 90


 3170 0356 76000000 		.4byte	0x76
 3171 035a 02       		.uleb128 0x2
 3172 035b 91       		.byte	0x91
 3173 035c 76       		.sleb128 -10
 3174 035d 12       		.uleb128 0x12
 3175 035e 5E030000 		.4byte	.LASF63
 3176 0362 01       		.byte	0x1
 3177 0363 7C02     		.2byte	0x27c
 3178 0365 76000000 		.4byte	0x76
 3179 0369 02       		.uleb128 0x2
 3180 036a 91       		.byte	0x91
 3181 036b 74       		.sleb128 -12
 3182 036c 00       		.byte	0
 3183 036d 0E       		.uleb128 0xe
 3184 036e 7B030000 		.4byte	.LASF64
 3185 0372 01       		.byte	0x1
 3186 0373 4803     		.2byte	0x348
 3187 0375 00000000 		.4byte	.LFB3
 3188 0379 6C010000 		.4byte	.LFE3-.LFB3
 3189 037d 01       		.uleb128 0x1
 3190 037e 9C       		.byte	0x9c
 3191 037f B1030000 		.4byte	0x3b1
 3192 0383 12       		.uleb128 0x12
 3193 0384 9A040000 		.4byte	.LASF62
 3194 0388 01       		.byte	0x1
 3195 0389 4803     		.2byte	0x348
 3196 038b 6B000000 		.4byte	0x6b
 3197 038f 02       		.uleb128 0x2
 3198 0390 91       		.byte	0x91
 3199 0391 6F       		.sleb128 -17
 3200 0392 12       		.uleb128 0x12
 3201 0393 5E030000 		.4byte	.LASF63
 3202 0397 01       		.byte	0x1
 3203 0398 4803     		.2byte	0x348
 3204 039a 76000000 		.4byte	0x76
 3205 039e 02       		.uleb128 0x2
 3206 039f 91       		.byte	0x91
 3207 03a0 6C       		.sleb128 -20
 3208 03a1 0F       		.uleb128 0xf
 3209 03a2 04010000 		.4byte	.LASF65
 3210 03a6 01       		.byte	0x1
 3211 03a7 4A03     		.2byte	0x34a
 3212 03a9 6B000000 		.4byte	0x6b
 3213 03ad 02       		.uleb128 0x2
 3214 03ae 91       		.byte	0x91
 3215 03af 77       		.sleb128 -9
 3216 03b0 00       		.byte	0
 3217 03b1 0E       		.uleb128 0xe
 3218 03b2 21040000 		.4byte	.LASF66
 3219 03b6 01       		.byte	0x1
 3220 03b7 5804     		.2byte	0x458
 3221 03b9 00000000 		.4byte	.LFB4
 3222 03bd 40010000 		.4byte	.LFE4-.LFB4
 3223 03c1 01       		.uleb128 0x1
 3224 03c2 9C       		.byte	0x9c
 3225 03c3 D7030000 		.4byte	0x3d7
 3226 03c7 0F       		.uleb128 0xf
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 91


 3227 03c8 04010000 		.4byte	.LASF65
 3228 03cc 01       		.byte	0x1
 3229 03cd 5A04     		.2byte	0x45a
 3230 03cf 6B000000 		.4byte	0x6b
 3231 03d3 02       		.uleb128 0x2
 3232 03d4 91       		.byte	0x91
 3233 03d5 77       		.sleb128 -9
 3234 03d6 00       		.byte	0
 3235 03d7 13       		.uleb128 0x13
 3236 03d8 4E040000 		.4byte	.LASF88
 3237 03dc 01       		.byte	0x1
 3238 03dd D804     		.2byte	0x4d8
 3239 03df 6B000000 		.4byte	0x6b
 3240 03e3 00000000 		.4byte	.LFB5
 3241 03e7 58000000 		.4byte	.LFE5-.LFB5
 3242 03eb 01       		.uleb128 0x1
 3243 03ec 9C       		.byte	0x9c
 3244 03ed 31040000 		.4byte	0x431
 3245 03f1 12       		.uleb128 0x12
 3246 03f2 87010000 		.4byte	.LASF67
 3247 03f6 01       		.byte	0x1
 3248 03f7 D804     		.2byte	0x4d8
 3249 03f9 6B000000 		.4byte	0x6b
 3250 03fd 02       		.uleb128 0x2
 3251 03fe 91       		.byte	0x91
 3252 03ff 6F       		.sleb128 -17
 3253 0400 0F       		.uleb128 0xf
 3254 0401 E4040000 		.4byte	.LASF68
 3255 0405 01       		.byte	0x1
 3256 0406 DA04     		.2byte	0x4da
 3257 0408 6B000000 		.4byte	0x6b
 3258 040c 05       		.uleb128 0x5
 3259 040d 03       		.byte	0x3
 3260 040e 42000000 		.4byte	interruptStatus.4808
 3261 0412 0F       		.uleb128 0xf
 3262 0413 04010000 		.4byte	.LASF65
 3263 0417 01       		.byte	0x1
 3264 0418 DB04     		.2byte	0x4db
 3265 041a 6B000000 		.4byte	0x6b
 3266 041e 02       		.uleb128 0x2
 3267 041f 91       		.byte	0x91
 3268 0420 77       		.sleb128 -9
 3269 0421 0F       		.uleb128 0xf
 3270 0422 9C000000 		.4byte	.LASF69
 3271 0426 01       		.byte	0x1
 3272 0427 DC04     		.2byte	0x4dc
 3273 0429 6B000000 		.4byte	0x6b
 3274 042d 02       		.uleb128 0x2
 3275 042e 91       		.byte	0x91
 3276 042f 76       		.sleb128 -10
 3277 0430 00       		.byte	0
 3278 0431 14       		.uleb128 0x14
 3279 0432 8B040000 		.4byte	.LASF70
 3280 0436 01       		.byte	0x1
 3281 0437 0405     		.2byte	0x504
 3282 0439 00000000 		.4byte	.LFB6
 3283 043d D4000000 		.4byte	.LFE6-.LFB6
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 92


 3284 0441 01       		.uleb128 0x1
 3285 0442 9C       		.byte	0x9c
 3286 0443 14       		.uleb128 0x14
 3287 0444 78010000 		.4byte	.LASF71
 3288 0448 01       		.byte	0x1
 3289 0449 5E05     		.2byte	0x55e
 3290 044b 00000000 		.4byte	.LFB7
 3291 044f 68000000 		.4byte	.LFE7-.LFB7
 3292 0453 01       		.uleb128 0x1
 3293 0454 9C       		.byte	0x9c
 3294 0455 0E       		.uleb128 0xe
 3295 0456 6A040000 		.4byte	.LASF72
 3296 045a 01       		.byte	0x1
 3297 045b 9B05     		.2byte	0x59b
 3298 045d 00000000 		.4byte	.LFB8
 3299 0461 90000000 		.4byte	.LFE8-.LFB8
 3300 0465 01       		.uleb128 0x1
 3301 0466 9C       		.byte	0x9c
 3302 0467 7B040000 		.4byte	0x47b
 3303 046b 12       		.uleb128 0x12
 3304 046c 4D020000 		.4byte	.LASF73
 3305 0470 01       		.byte	0x1
 3306 0471 9B05     		.2byte	0x59b
 3307 0473 6B000000 		.4byte	0x6b
 3308 0477 02       		.uleb128 0x2
 3309 0478 91       		.byte	0x91
 3310 0479 77       		.sleb128 -9
 3311 047a 00       		.byte	0
 3312 047b 15       		.uleb128 0x15
 3313 047c 9D030000 		.4byte	.LASF75
 3314 0480 01       		.byte	0x1
 3315 0481 CF05     		.2byte	0x5cf
 3316 0483 00000000 		.4byte	.LFB9
 3317 0487 40000000 		.4byte	.LFE9-.LFB9
 3318 048b 01       		.uleb128 0x1
 3319 048c 9C       		.byte	0x9c
 3320 048d 0E       		.uleb128 0xe
 3321 048e B9000000 		.4byte	.LASF76
 3322 0492 01       		.byte	0x1
 3323 0493 F405     		.2byte	0x5f4
 3324 0495 00000000 		.4byte	.LFB10
 3325 0499 90000000 		.4byte	.LFE10-.LFB10
 3326 049d 01       		.uleb128 0x1
 3327 049e 9C       		.byte	0x9c
 3328 049f B3040000 		.4byte	0x4b3
 3329 04a3 12       		.uleb128 0x12
 3330 04a4 2F040000 		.4byte	.LASF77
 3331 04a8 01       		.byte	0x1
 3332 04a9 F405     		.2byte	0x5f4
 3333 04ab 6B000000 		.4byte	0x6b
 3334 04af 02       		.uleb128 0x2
 3335 04b0 91       		.byte	0x91
 3336 04b1 77       		.sleb128 -9
 3337 04b2 00       		.byte	0
 3338 04b3 16       		.uleb128 0x16
 3339 04b4 EC030000 		.4byte	.LASF78
 3340 04b8 01       		.byte	0x1
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 93


 3341 04b9 2D06     		.2byte	0x62d
 3342 04bb 00000000 		.4byte	.LFB11
 3343 04bf 80020000 		.4byte	.LFE11-.LFB11
 3344 04c3 01       		.uleb128 0x1
 3345 04c4 9C       		.byte	0x9c
 3346 04c5 16       		.uleb128 0x16
 3347 04c6 07000000 		.4byte	.LASF79
 3348 04ca 01       		.byte	0x1
 3349 04cb B006     		.2byte	0x6b0
 3350 04cd 00000000 		.4byte	.LFB12
 3351 04d1 88010000 		.4byte	.LFE12-.LFB12
 3352 04d5 01       		.uleb128 0x1
 3353 04d6 9C       		.byte	0x9c
 3354 04d7 14       		.uleb128 0x14
 3355 04d8 86000000 		.4byte	.LASF80
 3356 04dc 01       		.byte	0x1
 3357 04dd FD06     		.2byte	0x6fd
 3358 04df 00000000 		.4byte	.LFB13
 3359 04e3 D4000000 		.4byte	.LFE13-.LFB13
 3360 04e7 01       		.uleb128 0x1
 3361 04e8 9C       		.byte	0x9c
 3362 04e9 14       		.uleb128 0x14
 3363 04ea 22010000 		.4byte	.LASF81
 3364 04ee 01       		.byte	0x1
 3365 04ef 3C07     		.2byte	0x73c
 3366 04f1 00000000 		.4byte	.LFB14
 3367 04f5 54000000 		.4byte	.LFE14-.LFB14
 3368 04f9 01       		.uleb128 0x1
 3369 04fa 9C       		.byte	0x9c
 3370 04fb 17       		.uleb128 0x17
 3371 04fc C6040000 		.4byte	.LASF82
 3372 0500 01       		.byte	0x1
 3373 0501 1F       		.byte	0x1f
 3374 0502 B5020000 		.4byte	0x2b5
 3375 0506 05       		.uleb128 0x5
 3376 0507 03       		.byte	0x3
 3377 0508 00000000 		.4byte	cyPmBackup
 3378 050c 17       		.uleb128 0x17
 3379 050d B7030000 		.4byte	.LASF83
 3380 0511 01       		.byte	0x1
 3381 0512 20       		.byte	0x20
 3382 0513 87010000 		.4byte	0x187
 3383 0517 05       		.uleb128 0x5
 3384 0518 03       		.byte	0x3
 3385 0519 30000000 		.4byte	cyPmClockBackup
 3386 051d 17       		.uleb128 0x17
 3387 051e 3B040000 		.4byte	.LASF84
 3388 0522 01       		.byte	0x1
 3389 0523 23       		.byte	0x23
 3390 0524 2E050000 		.4byte	0x52e
 3391 0528 05       		.uleb128 0x5
 3392 0529 03       		.byte	0x3
 3393 052a 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3394 052e 11       		.uleb128 0x11
 3395 052f 23030000 		.4byte	0x323
 3396 0533 00       		.byte	0
 3397              		.section	.debug_abbrev,"",%progbits
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 94


 3398              	.Ldebug_abbrev0:
 3399 0000 01       		.uleb128 0x1
 3400 0001 11       		.uleb128 0x11
 3401 0002 01       		.byte	0x1
 3402 0003 25       		.uleb128 0x25
 3403 0004 0E       		.uleb128 0xe
 3404 0005 13       		.uleb128 0x13
 3405 0006 0B       		.uleb128 0xb
 3406 0007 03       		.uleb128 0x3
 3407 0008 0E       		.uleb128 0xe
 3408 0009 1B       		.uleb128 0x1b
 3409 000a 0E       		.uleb128 0xe
 3410 000b 55       		.uleb128 0x55
 3411 000c 17       		.uleb128 0x17
 3412 000d 11       		.uleb128 0x11
 3413 000e 01       		.uleb128 0x1
 3414 000f 10       		.uleb128 0x10
 3415 0010 17       		.uleb128 0x17
 3416 0011 00       		.byte	0
 3417 0012 00       		.byte	0
 3418 0013 02       		.uleb128 0x2
 3419 0014 24       		.uleb128 0x24
 3420 0015 00       		.byte	0
 3421 0016 0B       		.uleb128 0xb
 3422 0017 0B       		.uleb128 0xb
 3423 0018 3E       		.uleb128 0x3e
 3424 0019 0B       		.uleb128 0xb
 3425 001a 03       		.uleb128 0x3
 3426 001b 0E       		.uleb128 0xe
 3427 001c 00       		.byte	0
 3428 001d 00       		.byte	0
 3429 001e 03       		.uleb128 0x3
 3430 001f 24       		.uleb128 0x24
 3431 0020 00       		.byte	0
 3432 0021 0B       		.uleb128 0xb
 3433 0022 0B       		.uleb128 0xb
 3434 0023 3E       		.uleb128 0x3e
 3435 0024 0B       		.uleb128 0xb
 3436 0025 03       		.uleb128 0x3
 3437 0026 08       		.uleb128 0x8
 3438 0027 00       		.byte	0
 3439 0028 00       		.byte	0
 3440 0029 04       		.uleb128 0x4
 3441 002a 16       		.uleb128 0x16
 3442 002b 00       		.byte	0
 3443 002c 03       		.uleb128 0x3
 3444 002d 0E       		.uleb128 0xe
 3445 002e 3A       		.uleb128 0x3a
 3446 002f 0B       		.uleb128 0xb
 3447 0030 3B       		.uleb128 0x3b
 3448 0031 0B       		.uleb128 0xb
 3449 0032 49       		.uleb128 0x49
 3450 0033 13       		.uleb128 0x13
 3451 0034 00       		.byte	0
 3452 0035 00       		.byte	0
 3453 0036 05       		.uleb128 0x5
 3454 0037 35       		.uleb128 0x35
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 95


 3455 0038 00       		.byte	0
 3456 0039 49       		.uleb128 0x49
 3457 003a 13       		.uleb128 0x13
 3458 003b 00       		.byte	0
 3459 003c 00       		.byte	0
 3460 003d 06       		.uleb128 0x6
 3461 003e 13       		.uleb128 0x13
 3462 003f 01       		.byte	0x1
 3463 0040 03       		.uleb128 0x3
 3464 0041 0E       		.uleb128 0xe
 3465 0042 0B       		.uleb128 0xb
 3466 0043 0B       		.uleb128 0xb
 3467 0044 3A       		.uleb128 0x3a
 3468 0045 0B       		.uleb128 0xb
 3469 0046 3B       		.uleb128 0x3b
 3470 0047 0B       		.uleb128 0xb
 3471 0048 01       		.uleb128 0x1
 3472 0049 13       		.uleb128 0x13
 3473 004a 00       		.byte	0
 3474 004b 00       		.byte	0
 3475 004c 07       		.uleb128 0x7
 3476 004d 0D       		.uleb128 0xd
 3477 004e 00       		.byte	0
 3478 004f 03       		.uleb128 0x3
 3479 0050 0E       		.uleb128 0xe
 3480 0051 3A       		.uleb128 0x3a
 3481 0052 0B       		.uleb128 0xb
 3482 0053 3B       		.uleb128 0x3b
 3483 0054 0B       		.uleb128 0xb
 3484 0055 49       		.uleb128 0x49
 3485 0056 13       		.uleb128 0x13
 3486 0057 38       		.uleb128 0x38
 3487 0058 0B       		.uleb128 0xb
 3488 0059 00       		.byte	0
 3489 005a 00       		.byte	0
 3490 005b 08       		.uleb128 0x8
 3491 005c 0D       		.uleb128 0xd
 3492 005d 00       		.byte	0
 3493 005e 03       		.uleb128 0x3
 3494 005f 0E       		.uleb128 0xe
 3495 0060 3A       		.uleb128 0x3a
 3496 0061 0B       		.uleb128 0xb
 3497 0062 3B       		.uleb128 0x3b
 3498 0063 05       		.uleb128 0x5
 3499 0064 49       		.uleb128 0x49
 3500 0065 13       		.uleb128 0x13
 3501 0066 38       		.uleb128 0x38
 3502 0067 0B       		.uleb128 0xb
 3503 0068 00       		.byte	0
 3504 0069 00       		.byte	0
 3505 006a 09       		.uleb128 0x9
 3506 006b 16       		.uleb128 0x16
 3507 006c 00       		.byte	0
 3508 006d 03       		.uleb128 0x3
 3509 006e 0E       		.uleb128 0xe
 3510 006f 3A       		.uleb128 0x3a
 3511 0070 0B       		.uleb128 0xb
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 96


 3512 0071 3B       		.uleb128 0x3b
 3513 0072 05       		.uleb128 0x5
 3514 0073 49       		.uleb128 0x49
 3515 0074 13       		.uleb128 0x13
 3516 0075 00       		.byte	0
 3517 0076 00       		.byte	0
 3518 0077 0A       		.uleb128 0xa
 3519 0078 13       		.uleb128 0x13
 3520 0079 01       		.byte	0x1
 3521 007a 03       		.uleb128 0x3
 3522 007b 0E       		.uleb128 0xe
 3523 007c 0B       		.uleb128 0xb
 3524 007d 0B       		.uleb128 0xb
 3525 007e 3A       		.uleb128 0x3a
 3526 007f 0B       		.uleb128 0xb
 3527 0080 3B       		.uleb128 0x3b
 3528 0081 05       		.uleb128 0x5
 3529 0082 01       		.uleb128 0x1
 3530 0083 13       		.uleb128 0x13
 3531 0084 00       		.byte	0
 3532 0085 00       		.byte	0
 3533 0086 0B       		.uleb128 0xb
 3534 0087 01       		.uleb128 0x1
 3535 0088 01       		.byte	0x1
 3536 0089 49       		.uleb128 0x49
 3537 008a 13       		.uleb128 0x13
 3538 008b 01       		.uleb128 0x1
 3539 008c 13       		.uleb128 0x13
 3540 008d 00       		.byte	0
 3541 008e 00       		.byte	0
 3542 008f 0C       		.uleb128 0xc
 3543 0090 21       		.uleb128 0x21
 3544 0091 00       		.byte	0
 3545 0092 49       		.uleb128 0x49
 3546 0093 13       		.uleb128 0x13
 3547 0094 2F       		.uleb128 0x2f
 3548 0095 0B       		.uleb128 0xb
 3549 0096 00       		.byte	0
 3550 0097 00       		.byte	0
 3551 0098 0D       		.uleb128 0xd
 3552 0099 2E       		.uleb128 0x2e
 3553 009a 00       		.byte	0
 3554 009b 3F       		.uleb128 0x3f
 3555 009c 19       		.uleb128 0x19
 3556 009d 03       		.uleb128 0x3
 3557 009e 0E       		.uleb128 0xe
 3558 009f 3A       		.uleb128 0x3a
 3559 00a0 0B       		.uleb128 0xb
 3560 00a1 3B       		.uleb128 0x3b
 3561 00a2 0B       		.uleb128 0xb
 3562 00a3 27       		.uleb128 0x27
 3563 00a4 19       		.uleb128 0x19
 3564 00a5 11       		.uleb128 0x11
 3565 00a6 01       		.uleb128 0x1
 3566 00a7 12       		.uleb128 0x12
 3567 00a8 06       		.uleb128 0x6
 3568 00a9 40       		.uleb128 0x40
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 97


 3569 00aa 18       		.uleb128 0x18
 3570 00ab 9642     		.uleb128 0x2116
 3571 00ad 19       		.uleb128 0x19
 3572 00ae 00       		.byte	0
 3573 00af 00       		.byte	0
 3574 00b0 0E       		.uleb128 0xe
 3575 00b1 2E       		.uleb128 0x2e
 3576 00b2 01       		.byte	0x1
 3577 00b3 3F       		.uleb128 0x3f
 3578 00b4 19       		.uleb128 0x19
 3579 00b5 03       		.uleb128 0x3
 3580 00b6 0E       		.uleb128 0xe
 3581 00b7 3A       		.uleb128 0x3a
 3582 00b8 0B       		.uleb128 0xb
 3583 00b9 3B       		.uleb128 0x3b
 3584 00ba 05       		.uleb128 0x5
 3585 00bb 27       		.uleb128 0x27
 3586 00bc 19       		.uleb128 0x19
 3587 00bd 11       		.uleb128 0x11
 3588 00be 01       		.uleb128 0x1
 3589 00bf 12       		.uleb128 0x12
 3590 00c0 06       		.uleb128 0x6
 3591 00c1 40       		.uleb128 0x40
 3592 00c2 18       		.uleb128 0x18
 3593 00c3 9642     		.uleb128 0x2116
 3594 00c5 19       		.uleb128 0x19
 3595 00c6 01       		.uleb128 0x1
 3596 00c7 13       		.uleb128 0x13
 3597 00c8 00       		.byte	0
 3598 00c9 00       		.byte	0
 3599 00ca 0F       		.uleb128 0xf
 3600 00cb 34       		.uleb128 0x34
 3601 00cc 00       		.byte	0
 3602 00cd 03       		.uleb128 0x3
 3603 00ce 0E       		.uleb128 0xe
 3604 00cf 3A       		.uleb128 0x3a
 3605 00d0 0B       		.uleb128 0xb
 3606 00d1 3B       		.uleb128 0x3b
 3607 00d2 05       		.uleb128 0x5
 3608 00d3 49       		.uleb128 0x49
 3609 00d4 13       		.uleb128 0x13
 3610 00d5 02       		.uleb128 0x2
 3611 00d6 18       		.uleb128 0x18
 3612 00d7 00       		.byte	0
 3613 00d8 00       		.byte	0
 3614 00d9 10       		.uleb128 0x10
 3615 00da 34       		.uleb128 0x34
 3616 00db 00       		.byte	0
 3617 00dc 03       		.uleb128 0x3
 3618 00dd 08       		.uleb128 0x8
 3619 00de 3A       		.uleb128 0x3a
 3620 00df 0B       		.uleb128 0xb
 3621 00e0 3B       		.uleb128 0x3b
 3622 00e1 05       		.uleb128 0x5
 3623 00e2 49       		.uleb128 0x49
 3624 00e3 13       		.uleb128 0x13
 3625 00e4 02       		.uleb128 0x2
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 98


 3626 00e5 18       		.uleb128 0x18
 3627 00e6 00       		.byte	0
 3628 00e7 00       		.byte	0
 3629 00e8 11       		.uleb128 0x11
 3630 00e9 26       		.uleb128 0x26
 3631 00ea 00       		.byte	0
 3632 00eb 49       		.uleb128 0x49
 3633 00ec 13       		.uleb128 0x13
 3634 00ed 00       		.byte	0
 3635 00ee 00       		.byte	0
 3636 00ef 12       		.uleb128 0x12
 3637 00f0 05       		.uleb128 0x5
 3638 00f1 00       		.byte	0
 3639 00f2 03       		.uleb128 0x3
 3640 00f3 0E       		.uleb128 0xe
 3641 00f4 3A       		.uleb128 0x3a
 3642 00f5 0B       		.uleb128 0xb
 3643 00f6 3B       		.uleb128 0x3b
 3644 00f7 05       		.uleb128 0x5
 3645 00f8 49       		.uleb128 0x49
 3646 00f9 13       		.uleb128 0x13
 3647 00fa 02       		.uleb128 0x2
 3648 00fb 18       		.uleb128 0x18
 3649 00fc 00       		.byte	0
 3650 00fd 00       		.byte	0
 3651 00fe 13       		.uleb128 0x13
 3652 00ff 2E       		.uleb128 0x2e
 3653 0100 01       		.byte	0x1
 3654 0101 3F       		.uleb128 0x3f
 3655 0102 19       		.uleb128 0x19
 3656 0103 03       		.uleb128 0x3
 3657 0104 0E       		.uleb128 0xe
 3658 0105 3A       		.uleb128 0x3a
 3659 0106 0B       		.uleb128 0xb
 3660 0107 3B       		.uleb128 0x3b
 3661 0108 05       		.uleb128 0x5
 3662 0109 27       		.uleb128 0x27
 3663 010a 19       		.uleb128 0x19
 3664 010b 49       		.uleb128 0x49
 3665 010c 13       		.uleb128 0x13
 3666 010d 11       		.uleb128 0x11
 3667 010e 01       		.uleb128 0x1
 3668 010f 12       		.uleb128 0x12
 3669 0110 06       		.uleb128 0x6
 3670 0111 40       		.uleb128 0x40
 3671 0112 18       		.uleb128 0x18
 3672 0113 9642     		.uleb128 0x2116
 3673 0115 19       		.uleb128 0x19
 3674 0116 01       		.uleb128 0x1
 3675 0117 13       		.uleb128 0x13
 3676 0118 00       		.byte	0
 3677 0119 00       		.byte	0
 3678 011a 14       		.uleb128 0x14
 3679 011b 2E       		.uleb128 0x2e
 3680 011c 00       		.byte	0
 3681 011d 03       		.uleb128 0x3
 3682 011e 0E       		.uleb128 0xe
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 99


 3683 011f 3A       		.uleb128 0x3a
 3684 0120 0B       		.uleb128 0xb
 3685 0121 3B       		.uleb128 0x3b
 3686 0122 05       		.uleb128 0x5
 3687 0123 27       		.uleb128 0x27
 3688 0124 19       		.uleb128 0x19
 3689 0125 11       		.uleb128 0x11
 3690 0126 01       		.uleb128 0x1
 3691 0127 12       		.uleb128 0x12
 3692 0128 06       		.uleb128 0x6
 3693 0129 40       		.uleb128 0x40
 3694 012a 18       		.uleb128 0x18
 3695 012b 9642     		.uleb128 0x2116
 3696 012d 19       		.uleb128 0x19
 3697 012e 00       		.byte	0
 3698 012f 00       		.byte	0
 3699 0130 15       		.uleb128 0x15
 3700 0131 2E       		.uleb128 0x2e
 3701 0132 00       		.byte	0
 3702 0133 3F       		.uleb128 0x3f
 3703 0134 19       		.uleb128 0x19
 3704 0135 03       		.uleb128 0x3
 3705 0136 0E       		.uleb128 0xe
 3706 0137 3A       		.uleb128 0x3a
 3707 0138 0B       		.uleb128 0xb
 3708 0139 3B       		.uleb128 0x3b
 3709 013a 05       		.uleb128 0x5
 3710 013b 27       		.uleb128 0x27
 3711 013c 19       		.uleb128 0x19
 3712 013d 11       		.uleb128 0x11
 3713 013e 01       		.uleb128 0x1
 3714 013f 12       		.uleb128 0x12
 3715 0140 06       		.uleb128 0x6
 3716 0141 40       		.uleb128 0x40
 3717 0142 18       		.uleb128 0x18
 3718 0143 9642     		.uleb128 0x2116
 3719 0145 19       		.uleb128 0x19
 3720 0146 00       		.byte	0
 3721 0147 00       		.byte	0
 3722 0148 16       		.uleb128 0x16
 3723 0149 2E       		.uleb128 0x2e
 3724 014a 00       		.byte	0
 3725 014b 03       		.uleb128 0x3
 3726 014c 0E       		.uleb128 0xe
 3727 014d 3A       		.uleb128 0x3a
 3728 014e 0B       		.uleb128 0xb
 3729 014f 3B       		.uleb128 0x3b
 3730 0150 05       		.uleb128 0x5
 3731 0151 27       		.uleb128 0x27
 3732 0152 19       		.uleb128 0x19
 3733 0153 11       		.uleb128 0x11
 3734 0154 01       		.uleb128 0x1
 3735 0155 12       		.uleb128 0x12
 3736 0156 06       		.uleb128 0x6
 3737 0157 40       		.uleb128 0x40
 3738 0158 18       		.uleb128 0x18
 3739 0159 9742     		.uleb128 0x2117
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 100


 3740 015b 19       		.uleb128 0x19
 3741 015c 00       		.byte	0
 3742 015d 00       		.byte	0
 3743 015e 17       		.uleb128 0x17
 3744 015f 34       		.uleb128 0x34
 3745 0160 00       		.byte	0
 3746 0161 03       		.uleb128 0x3
 3747 0162 0E       		.uleb128 0xe
 3748 0163 3A       		.uleb128 0x3a
 3749 0164 0B       		.uleb128 0xb
 3750 0165 3B       		.uleb128 0x3b
 3751 0166 0B       		.uleb128 0xb
 3752 0167 49       		.uleb128 0x49
 3753 0168 13       		.uleb128 0x13
 3754 0169 02       		.uleb128 0x2
 3755 016a 18       		.uleb128 0x18
 3756 016b 00       		.byte	0
 3757 016c 00       		.byte	0
 3758 016d 00       		.byte	0
 3759              		.section	.debug_aranges,"",%progbits
 3760 0000 8C000000 		.4byte	0x8c
 3761 0004 0200     		.2byte	0x2
 3762 0006 00000000 		.4byte	.Ldebug_info0
 3763 000a 04       		.byte	0x4
 3764 000b 00       		.byte	0
 3765 000c 0000     		.2byte	0
 3766 000e 0000     		.2byte	0
 3767 0010 00000000 		.4byte	.LFB0
 3768 0014 80020000 		.4byte	.LFE0-.LFB0
 3769 0018 00000000 		.4byte	.LFB1
 3770 001c 00030000 		.4byte	.LFE1-.LFB1
 3771 0020 00000000 		.4byte	.LFB2
 3772 0024 B8000000 		.4byte	.LFE2-.LFB2
 3773 0028 00000000 		.4byte	.LFB3
 3774 002c 6C010000 		.4byte	.LFE3-.LFB3
 3775 0030 00000000 		.4byte	.LFB4
 3776 0034 40010000 		.4byte	.LFE4-.LFB4
 3777 0038 00000000 		.4byte	.LFB5
 3778 003c 58000000 		.4byte	.LFE5-.LFB5
 3779 0040 00000000 		.4byte	.LFB6
 3780 0044 D4000000 		.4byte	.LFE6-.LFB6
 3781 0048 00000000 		.4byte	.LFB7
 3782 004c 68000000 		.4byte	.LFE7-.LFB7
 3783 0050 00000000 		.4byte	.LFB8
 3784 0054 90000000 		.4byte	.LFE8-.LFB8
 3785 0058 00000000 		.4byte	.LFB9
 3786 005c 40000000 		.4byte	.LFE9-.LFB9
 3787 0060 00000000 		.4byte	.LFB10
 3788 0064 90000000 		.4byte	.LFE10-.LFB10
 3789 0068 00000000 		.4byte	.LFB11
 3790 006c 80020000 		.4byte	.LFE11-.LFB11
 3791 0070 00000000 		.4byte	.LFB12
 3792 0074 88010000 		.4byte	.LFE12-.LFB12
 3793 0078 00000000 		.4byte	.LFB13
 3794 007c D4000000 		.4byte	.LFE13-.LFB13
 3795 0080 00000000 		.4byte	.LFB14
 3796 0084 54000000 		.4byte	.LFE14-.LFB14
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 101


 3797 0088 00000000 		.4byte	0
 3798 008c 00000000 		.4byte	0
 3799              		.section	.debug_ranges,"",%progbits
 3800              	.Ldebug_ranges0:
 3801 0000 00000000 		.4byte	.LFB0
 3802 0004 80020000 		.4byte	.LFE0
 3803 0008 00000000 		.4byte	.LFB1
 3804 000c 00030000 		.4byte	.LFE1
 3805 0010 00000000 		.4byte	.LFB2
 3806 0014 B8000000 		.4byte	.LFE2
 3807 0018 00000000 		.4byte	.LFB3
 3808 001c 6C010000 		.4byte	.LFE3
 3809 0020 00000000 		.4byte	.LFB4
 3810 0024 40010000 		.4byte	.LFE4
 3811 0028 00000000 		.4byte	.LFB5
 3812 002c 58000000 		.4byte	.LFE5
 3813 0030 00000000 		.4byte	.LFB6
 3814 0034 D4000000 		.4byte	.LFE6
 3815 0038 00000000 		.4byte	.LFB7
 3816 003c 68000000 		.4byte	.LFE7
 3817 0040 00000000 		.4byte	.LFB8
 3818 0044 90000000 		.4byte	.LFE8
 3819 0048 00000000 		.4byte	.LFB9
 3820 004c 40000000 		.4byte	.LFE9
 3821 0050 00000000 		.4byte	.LFB10
 3822 0054 90000000 		.4byte	.LFE10
 3823 0058 00000000 		.4byte	.LFB11
 3824 005c 80020000 		.4byte	.LFE11
 3825 0060 00000000 		.4byte	.LFB12
 3826 0064 88010000 		.4byte	.LFE12
 3827 0068 00000000 		.4byte	.LFB13
 3828 006c D4000000 		.4byte	.LFE13
 3829 0070 00000000 		.4byte	.LFB14
 3830 0074 54000000 		.4byte	.LFE14
 3831 0078 00000000 		.4byte	0
 3832 007c 00000000 		.4byte	0
 3833              		.section	.debug_line,"",%progbits
 3834              	.Ldebug_line0:
 3835 0000 62030000 		.section	.debug_str,"MS",%progbits,1
 3835      02004D00 
 3835      00000201 
 3835      FB0E0D00 
 3835      01010101 
 3836              	.LASF10:
 3837 0000 75696E74 		.ascii	"uint16\000"
 3837      313600
 3838              	.LASF79:
 3839 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3839      48696253 
 3839      6C705265 
 3839      73746F72 
 3839      6500
 3840              	.LASF43:
 3841 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3841      75705472 
 3841      696D3000 
 3842              	.LASF44:
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 102


 3843 0025 77616B65 		.ascii	"wakeupTrim1\000"
 3843      75705472 
 3843      696D3100 
 3844              	.LASF20:
 3845 0031 6D617374 		.ascii	"masterClkSrc\000"
 3845      6572436C 
 3845      6B537263 
 3845      00
 3846              	.LASF56:
 3847 003e 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3847      4D5F4241 
 3847      434B5550 
 3847      5F535452 
 3847      55435400 
 3848              	.LASF28:
 3849 0052 636C6B53 		.ascii	"clkSyncDiv\000"
 3849      796E6344 
 3849      697600
 3850              	.LASF60:
 3851 005d 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3851      52657374 
 3851      6F726543 
 3851      6C6F636B 
 3851      7300
 3852              	.LASF7:
 3853 006f 6C6F6E67 		.ascii	"long long unsigned int\000"
 3853      206C6F6E 
 3853      6720756E 
 3853      7369676E 
 3853      65642069 
 3854              	.LASF80:
 3855 0086 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3855      4876694C 
 3855      76695361 
 3855      76654469 
 3855      7361626C 
 3856              	.LASF69:
 3857 009c 746D7053 		.ascii	"tmpStatus\000"
 3857      74617475 
 3857      7300
 3858              	.LASF49:
 3859 00a6 6C766961 		.ascii	"lviaTrip\000"
 3859      54726970 
 3859      00
 3860              	.LASF22:
 3861 00af 696D6F55 		.ascii	"imoUsbClk\000"
 3861      7362436C 
 3861      6B00
 3862              	.LASF76:
 3863 00b9 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3863      46747753 
 3863      6574496E 
 3863      74657276 
 3863      616C00
 3864              	.LASF50:
 3865 00cc 68766961 		.ascii	"hviaEn\000"
 3865      456E00
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 103


 3866              	.LASF36:
 3867 00d3 696C6F50 		.ascii	"iloPowerMode\000"
 3867      6F776572 
 3867      4D6F6465 
 3867      00
 3868              	.LASF6:
 3869 00e0 6C6F6E67 		.ascii	"long long int\000"
 3869      206C6F6E 
 3869      6720696E 
 3869      7400
 3870              	.LASF0:
 3871 00ee 7369676E 		.ascii	"signed char\000"
 3871      65642063 
 3871      68617200 
 3872              	.LASF29:
 3873 00fa 636C6B42 		.ascii	"clkBusDiv\000"
 3873      75734469 
 3873      7600
 3874              	.LASF65:
 3875 0104 696E7465 		.ascii	"interruptState\000"
 3875      72727570 
 3875      74537461 
 3875      746500
 3876              	.LASF27:
 3877 0113 696D6F32 		.ascii	"imo2x\000"
 3877      7800
 3878              	.LASF4:
 3879 0119 6C6F6E67 		.ascii	"long int\000"
 3879      20696E74 
 3879      00
 3880              	.LASF81:
 3881 0122 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3881      4876694C 
 3881      76695265 
 3881      73746F72 
 3881      6500
 3882              	.LASF9:
 3883 0134 75696E74 		.ascii	"uint8\000"
 3883      3800
 3884              	.LASF13:
 3885 013a 646F7562 		.ascii	"double\000"
 3885      6C6500
 3886              	.LASF86:
 3887 0141 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\cyPm.c\000"
 3887      6E657261 
 3887      7465645F 
 3887      536F7572 
 3887      63655C50 
 3888              	.LASF11:
 3889 0161 75696E74 		.ascii	"uint32\000"
 3889      333200
 3890              	.LASF31:
 3891 0168 786D687A 		.ascii	"xmhzEnableState\000"
 3891      456E6162 
 3891      6C655374 
 3891      61746500 
 3892              	.LASF71:
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 104


 3893 0178 4379506D 		.ascii	"CyPmHibRestore\000"
 3893      48696252 
 3893      6573746F 
 3893      726500
 3894              	.LASF67:
 3895 0187 6D61736B 		.ascii	"mask\000"
 3895      00
 3896              	.LASF87:
 3897 018c 443A5C50 		.ascii	"D:\\PSoC\\Psoc_program\\camera01\\UART_1.cydsn\000"
 3897      536F435C 
 3897      50736F63 
 3897      5F70726F 
 3897      6772616D 
 3898              	.LASF53:
 3899 01b7 696D6F41 		.ascii	"imoActFreq\000"
 3899      63744672 
 3899      657100
 3900              	.LASF8:
 3901 01c2 756E7369 		.ascii	"unsigned int\000"
 3901      676E6564 
 3901      20696E74 
 3901      00
 3902              	.LASF45:
 3903 01cf 73636374 		.ascii	"scctData\000"
 3903      44617461 
 3903      00
 3904              	.LASF21:
 3905 01d8 696D6F46 		.ascii	"imoFreq\000"
 3905      72657100 
 3906              	.LASF5:
 3907 01e0 6C6F6E67 		.ascii	"long unsigned int\000"
 3907      20756E73 
 3907      69676E65 
 3907      6420696E 
 3907      7400
 3908              	.LASF46:
 3909 01f2 6C766964 		.ascii	"lvidEn\000"
 3909      456E00
 3910              	.LASF34:
 3911 01f9 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3911      436C6F63 
 3911      6B426163 
 3911      6B757053 
 3911      74727563 
 3912              	.LASF35:
 3913 020f 6379506D 		.ascii	"cyPmBackupStruct\000"
 3913      4261636B 
 3913      75705374 
 3913      72756374 
 3913      00
 3914              	.LASF33:
 3915 0220 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 3915      4D5F434C 
 3915      4F434B5F 
 3915      4241434B 
 3915      55505F53 
 3916              	.LASF3:
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 105


 3917 023a 73686F72 		.ascii	"short unsigned int\000"
 3917      7420756E 
 3917      7369676E 
 3917      65642069 
 3917      6E7400
 3918              	.LASF73:
 3919 024d 63747749 		.ascii	"ctwInterval\000"
 3919      6E746572 
 3919      76616C00 
 3920              	.LASF40:
 3921 0259 77616B65 		.ascii	"wakeupCfg0\000"
 3921      75704366 
 3921      673000
 3922              	.LASF41:
 3923 0264 77616B65 		.ascii	"wakeupCfg1\000"
 3923      75704366 
 3923      673100
 3924              	.LASF42:
 3925 026f 77616B65 		.ascii	"wakeupCfg2\000"
 3925      75704366 
 3925      673200
 3926              	.LASF58:
 3927 027a 636C6B42 		.ascii	"clkBusDivTmp\000"
 3927      75734469 
 3927      76546D70 
 3927      00
 3928              	.LASF55:
 3929 0287 626F6F73 		.ascii	"boostRefExt\000"
 3929      74526566 
 3929      45787400 
 3930              	.LASF26:
 3931 0293 636C6B49 		.ascii	"clkImoSrc\000"
 3931      6D6F5372 
 3931      6300
 3932              	.LASF74:
 3933 029d 4379506D 		.ascii	"CyPmSaveClocks\000"
 3933      53617665 
 3933      436C6F63 
 3933      6B7300
 3934              	.LASF39:
 3935 02ac 736C7054 		.ascii	"slpTrBypass\000"
 3935      72427970 
 3935      61737300 
 3936              	.LASF17:
 3937 02b8 73697A65 		.ascii	"sizetype\000"
 3937      74797065 
 3937      00
 3938              	.LASF59:
 3939 02c1 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 3939      496D6F46 
 3939      7265714D 
 3939      687A3252 
 3939      656700
 3940              	.LASF18:
 3941 02d4 656E436C 		.ascii	"enClkA\000"
 3941      6B4100
 3942              	.LASF19:
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 106


 3943 02db 656E436C 		.ascii	"enClkD\000"
 3943      6B4400
 3944              	.LASF85:
 3945 02e2 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 3945      4320342E 
 3945      382E3420 
 3945      32303134 
 3945      30353236 
 3946 0315 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 3946      20726576 
 3946      6973696F 
 3946      6E203231 
 3946      31333538 
 3947 0348 30202D66 		.ascii	"0 -ffunction-sections\000"
 3947      66756E63 
 3947      74696F6E 
 3947      2D736563 
 3947      74696F6E 
 3948              	.LASF63:
 3949 035e 77616B65 		.ascii	"wakeupSource\000"
 3949      7570536F 
 3949      75726365 
 3949      00
 3950              	.LASF25:
 3951 036b 696D6F43 		.ascii	"imoClkSrc\000"
 3951      6C6B5372 
 3951      6300
 3952              	.LASF12:
 3953 0375 666C6F61 		.ascii	"float\000"
 3953      7400
 3954              	.LASF64:
 3955 037b 4379506D 		.ascii	"CyPmSleep\000"
 3955      536C6565 
 3955      7000
 3956              	.LASF51:
 3957 0385 6C766964 		.ascii	"lvidRst\000"
 3957      52737400 
 3958              	.LASF61:
 3959 038d 4379506D 		.ascii	"CyPmAltAct\000"
 3959      416C7441 
 3959      637400
 3960              	.LASF16:
 3961 0398 72656738 		.ascii	"reg8\000"
 3961      00
 3962              	.LASF75:
 3963 039d 4379506D 		.ascii	"CyPmOppsSet\000"
 3963      4F707073 
 3963      53657400 
 3964              	.LASF1:
 3965 03a9 756E7369 		.ascii	"unsigned char\000"
 3965      676E6564 
 3965      20636861 
 3965      7200
 3966              	.LASF83:
 3967 03b7 6379506D 		.ascii	"cyPmClockBackup\000"
 3967      436C6F63 
 3967      6B426163 
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 107


 3967      6B757000 
 3968              	.LASF30:
 3969 03c7 706C6C45 		.ascii	"pllEnableState\000"
 3969      6E61626C 
 3969      65537461 
 3969      746500
 3970              	.LASF37:
 3971 03d6 696C6F31 		.ascii	"ilo1kEnable\000"
 3971      6B456E61 
 3971      626C6500 
 3972              	.LASF2:
 3973 03e2 73686F72 		.ascii	"short int\000"
 3973      7420696E 
 3973      7400
 3974              	.LASF78:
 3975 03ec 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 3975      48696253 
 3975      6C705361 
 3975      76655365 
 3975      7400
 3976              	.LASF38:
 3977 03fe 696C6F31 		.ascii	"ilo100kEnable\000"
 3977      30306B45 
 3977      6E61626C 
 3977      6500
 3978              	.LASF14:
 3979 040c 63686172 		.ascii	"char\000"
 3979      00
 3980              	.LASF54:
 3981 0411 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 3981      63744672 
 3981      65713132 
 3981      4D687A00 
 3982              	.LASF66:
 3983 0421 4379506D 		.ascii	"CyPmHibernate\000"
 3983      48696265 
 3983      726E6174 
 3983      6500
 3984              	.LASF77:
 3985 042f 66747749 		.ascii	"ftwInterval\000"
 3985      6E746572 
 3985      76616C00 
 3986              	.LASF84:
 3987 043b 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 3987      496D6F46 
 3987      72657152 
 3987      6567324D 
 3987      687A00
 3988              	.LASF88:
 3989 044e 4379506D 		.ascii	"CyPmReadStatus\000"
 3989      52656164 
 3989      53746174 
 3989      757300
 3990              	.LASF32:
 3991 045d 636C6B44 		.ascii	"clkDistDelay\000"
 3991      69737444 
 3991      656C6179 
ARM GAS  C:\Users\Owner\AppData\Local\Temp\ccRKLJr8.s 			page 108


 3991      00
 3992              	.LASF72:
 3993 046a 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 3993      43747753 
 3993      6574496E 
 3993      74657276 
 3993      616C00
 3994              	.LASF57:
 3995 047d 73746174 		.ascii	"status\000"
 3995      757300
 3996              	.LASF48:
 3997 0484 6C766961 		.ascii	"lviaEn\000"
 3997      456E00
 3998              	.LASF70:
 3999 048b 4379506D 		.ascii	"CyPmHibSaveSet\000"
 3999      48696253 
 3999      61766553 
 3999      657400
 4000              	.LASF62:
 4001 049a 77616B65 		.ascii	"wakeupTime\000"
 4001      75705469 
 4001      6D6500
 4002              	.LASF15:
 4003 04a5 63797374 		.ascii	"cystatus\000"
 4003      61747573 
 4003      00
 4004              	.LASF23:
 4005 04ae 666C6173 		.ascii	"flashWaitCycles\000"
 4005      68576169 
 4005      74437963 
 4005      6C657300 
 4006              	.LASF52:
 4007 04be 6C766961 		.ascii	"lviaRst\000"
 4007      52737400 
 4008              	.LASF82:
 4009 04c6 6379506D 		.ascii	"cyPmBackup\000"
 4009      4261636B 
 4009      757000
 4010              	.LASF47:
 4011 04d1 6C766964 		.ascii	"lvidTrip\000"
 4011      54726970 
 4011      00
 4012              	.LASF24:
 4013 04da 696D6F45 		.ascii	"imoEnable\000"
 4013      6E61626C 
 4013      6500
 4014              	.LASF68:
 4015 04e4 696E7465 		.ascii	"interruptStatus\000"
 4015      72727570 
 4015      74537461 
 4015      74757300 
 4016              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
