// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fast_accel_fast_accel,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.336000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=112,HLS_SYN_DSP=0,HLS_SYN_FF=36176,HLS_SYN_LUT=28257,HLS_VERSION=2021_2}" *)

module fast_accel (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] img_in;
wire   [31:0] threshold;
wire   [63:0] img_out;
wire   [31:0] rows;
wire   [31:0] cols;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state10;
reg   [63:0] img_out_read_reg_824;
reg   [31:0] threshold_read_reg_829;
reg   [63:0] img_in_read_reg_834;
reg   [63:0] gmem_addr_reg_839;
wire   [14:0] add_ln25_fu_706_p2;
reg   [14:0] add_ln25_reg_848;
wire    ap_CS_fsm_state9;
reg   [31:0] gmem_addr_read_reg_853;
wire   [29:0] add_ln27_fu_722_p2;
reg   [29:0] add_ln27_reg_887;
wire    ap_CS_fsm_state11;
wire   [14:0] next_urem_fu_772_p2;
reg   [14:0] next_urem_reg_892;
wire   [14:0] idx_urem_fu_787_p3;
reg   [14:0] idx_urem_reg_898;
wire    ap_CS_fsm_state12;
reg   [9:0] IMG_0_address0;
reg    IMG_0_ce0;
reg    IMG_0_we0;
wire   [31:0] IMG_0_q0;
reg    IMG_0_ce1;
wire   [31:0] IMG_0_q1;
reg    IMG_0_ce2;
wire   [31:0] IMG_0_q2;
reg   [9:0] IMG_1_address0;
reg    IMG_1_ce0;
reg    IMG_1_we0;
wire   [31:0] IMG_1_q0;
reg    IMG_1_ce1;
wire   [31:0] IMG_1_q1;
reg    IMG_1_ce2;
wire   [31:0] IMG_1_q2;
reg   [9:0] IMG_2_address0;
reg    IMG_2_ce0;
reg    IMG_2_we0;
wire   [31:0] IMG_2_q0;
reg    IMG_2_ce1;
wire   [31:0] IMG_2_q1;
reg    IMG_2_ce2;
wire   [31:0] IMG_2_q2;
reg   [9:0] IMG_3_address0;
reg    IMG_3_ce0;
reg    IMG_3_we0;
wire   [31:0] IMG_3_q0;
reg    IMG_3_ce1;
wire   [31:0] IMG_3_q1;
reg    IMG_3_ce2;
wire   [31:0] IMG_3_q2;
reg   [9:0] IMG_4_address0;
reg    IMG_4_ce0;
reg    IMG_4_we0;
wire   [31:0] IMG_4_q0;
reg    IMG_4_ce1;
wire   [31:0] IMG_4_q1;
reg    IMG_4_ce2;
wire   [31:0] IMG_4_q2;
reg   [9:0] IMG_5_address0;
reg    IMG_5_ce0;
reg    IMG_5_we0;
wire   [31:0] IMG_5_q0;
reg    IMG_5_ce1;
wire   [31:0] IMG_5_q1;
reg    IMG_5_ce2;
wire   [31:0] IMG_5_q2;
reg   [9:0] IMG_6_address0;
reg    IMG_6_ce0;
reg    IMG_6_we0;
wire   [31:0] IMG_6_q0;
reg    IMG_6_ce1;
wire   [31:0] IMG_6_q1;
reg    IMG_6_ce2;
wire   [31:0] IMG_6_q2;
reg   [9:0] IMG_7_address0;
reg    IMG_7_ce0;
reg    IMG_7_we0;
wire   [31:0] IMG_7_q0;
reg    IMG_7_ce1;
wire   [31:0] IMG_7_q1;
reg    IMG_7_ce2;
wire   [31:0] IMG_7_q2;
reg   [9:0] IMG_8_address0;
reg    IMG_8_ce0;
reg    IMG_8_we0;
wire   [31:0] IMG_8_q0;
reg    IMG_8_ce1;
wire   [31:0] IMG_8_q1;
reg    IMG_8_ce2;
wire   [31:0] IMG_8_q2;
reg   [9:0] IMG_9_address0;
reg    IMG_9_ce0;
reg    IMG_9_we0;
wire   [31:0] IMG_9_q0;
reg    IMG_9_ce1;
wire   [31:0] IMG_9_q1;
reg    IMG_9_ce2;
wire   [31:0] IMG_9_q2;
reg   [9:0] IMG_10_address0;
reg    IMG_10_ce0;
reg    IMG_10_we0;
wire   [31:0] IMG_10_q0;
reg    IMG_10_ce1;
wire   [31:0] IMG_10_q1;
reg    IMG_10_ce2;
wire   [31:0] IMG_10_q2;
reg   [9:0] IMG_11_address0;
reg    IMG_11_ce0;
reg    IMG_11_we0;
wire   [31:0] IMG_11_q0;
reg    IMG_11_ce1;
wire   [31:0] IMG_11_q1;
reg    IMG_11_ce2;
wire   [31:0] IMG_11_q2;
reg   [9:0] IMG_12_address0;
reg    IMG_12_ce0;
reg    IMG_12_we0;
wire   [31:0] IMG_12_q0;
reg    IMG_12_ce1;
wire   [31:0] IMG_12_q1;
reg    IMG_12_ce2;
wire   [31:0] IMG_12_q2;
reg   [9:0] IMG_13_address0;
reg    IMG_13_ce0;
reg    IMG_13_we0;
wire   [31:0] IMG_13_q0;
reg    IMG_13_ce1;
wire   [31:0] IMG_13_q1;
reg    IMG_13_ce2;
wire   [31:0] IMG_13_q2;
reg   [9:0] IMG_14_address0;
reg    IMG_14_ce0;
reg    IMG_14_we0;
wire   [31:0] IMG_14_q0;
reg    IMG_14_ce1;
wire   [31:0] IMG_14_q1;
reg    IMG_14_ce2;
wire   [31:0] IMG_14_q2;
reg   [9:0] IMG_15_address0;
reg    IMG_15_ce0;
reg    IMG_15_we0;
wire   [31:0] IMG_15_q0;
reg    IMG_15_ce1;
wire   [31:0] IMG_15_q1;
reg    IMG_15_ce2;
wire   [31:0] IMG_15_q2;
reg   [9:0] IMG_16_address0;
reg    IMG_16_ce0;
reg    IMG_16_we0;
wire   [31:0] IMG_16_q0;
reg    IMG_16_ce1;
wire   [31:0] IMG_16_q1;
reg    IMG_16_ce2;
wire   [31:0] IMG_16_q2;
reg   [9:0] IMG_17_address0;
reg    IMG_17_ce0;
reg    IMG_17_we0;
wire   [31:0] IMG_17_q0;
reg    IMG_17_ce1;
wire   [31:0] IMG_17_q1;
reg    IMG_17_ce2;
wire   [31:0] IMG_17_q2;
reg   [9:0] IMG_18_address0;
reg    IMG_18_ce0;
reg    IMG_18_we0;
wire   [31:0] IMG_18_q0;
reg    IMG_18_ce1;
wire   [31:0] IMG_18_q1;
reg    IMG_18_ce2;
wire   [31:0] IMG_18_q2;
reg   [9:0] IMG_19_address0;
reg    IMG_19_ce0;
reg    IMG_19_we0;
wire   [31:0] IMG_19_q0;
reg    IMG_19_ce1;
wire   [31:0] IMG_19_q1;
reg    IMG_19_ce2;
wire   [31:0] IMG_19_q2;
reg   [9:0] IMG_20_address0;
reg    IMG_20_ce0;
reg    IMG_20_we0;
wire   [31:0] IMG_20_q0;
reg    IMG_20_ce1;
wire   [31:0] IMG_20_q1;
reg    IMG_20_ce2;
wire   [31:0] IMG_20_q2;
reg   [9:0] IMG_21_address0;
reg    IMG_21_ce0;
reg    IMG_21_we0;
wire   [31:0] IMG_21_q0;
reg    IMG_21_ce1;
wire   [31:0] IMG_21_q1;
reg    IMG_21_ce2;
wire   [31:0] IMG_21_q2;
reg   [9:0] IMG_22_address0;
reg    IMG_22_ce0;
reg    IMG_22_we0;
wire   [31:0] IMG_22_q0;
reg    IMG_22_ce1;
wire   [31:0] IMG_22_q1;
reg    IMG_22_ce2;
wire   [31:0] IMG_22_q2;
reg   [9:0] IMG_23_address0;
reg    IMG_23_ce0;
reg    IMG_23_we0;
wire   [31:0] IMG_23_q0;
reg    IMG_23_ce1;
wire   [31:0] IMG_23_q1;
reg    IMG_23_ce2;
wire   [31:0] IMG_23_q2;
reg   [9:0] IMG_24_address0;
reg    IMG_24_ce0;
reg    IMG_24_we0;
wire   [31:0] IMG_24_q0;
reg    IMG_24_ce1;
wire   [31:0] IMG_24_q1;
reg    IMG_24_ce2;
wire   [31:0] IMG_24_q2;
reg   [9:0] IMG_25_address0;
reg    IMG_25_ce0;
reg    IMG_25_we0;
wire   [31:0] IMG_25_q0;
reg    IMG_25_ce1;
wire   [31:0] IMG_25_q1;
reg    IMG_25_ce2;
wire   [31:0] IMG_25_q2;
reg   [9:0] IMG_26_address0;
reg    IMG_26_ce0;
reg    IMG_26_we0;
wire   [31:0] IMG_26_q0;
reg    IMG_26_ce1;
wire   [31:0] IMG_26_q1;
reg    IMG_26_ce2;
wire   [31:0] IMG_26_q2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_done;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_idle;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_ready;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWVALID;
wire   [63:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWADDR;
wire   [0:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWID;
wire   [31:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWLEN;
wire   [2:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWSIZE;
wire   [1:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWBURST;
wire   [1:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWLOCK;
wire   [3:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWCACHE;
wire   [2:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWPROT;
wire   [3:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWQOS;
wire   [3:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWREGION;
wire   [0:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWUSER;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WVALID;
wire   [31:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WDATA;
wire   [3:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WSTRB;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WLAST;
wire   [0:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WID;
wire   [0:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WUSER;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARVALID;
wire   [63:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARADDR;
wire   [0:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARID;
wire   [31:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARLEN;
wire   [2:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARSIZE;
wire   [1:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARBURST;
wire   [1:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARLOCK;
wire   [3:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARCACHE;
wire   [2:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARPROT;
wire   [3:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARQOS;
wire   [3:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARREGION;
wire   [0:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARUSER;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_RREADY;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_BREADY;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce2;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address0;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce0;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address1;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce1;
wire   [9:0] grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address2;
wire    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce2;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [0:0] gmem_ARID;
reg   [31:0] gmem_ARLEN;
reg   [2:0] gmem_ARSIZE;
reg   [1:0] gmem_ARBURST;
reg   [1:0] gmem_ARLOCK;
reg   [3:0] gmem_ARCACHE;
reg   [2:0] gmem_ARPROT;
reg   [3:0] gmem_ARQOS;
reg   [3:0] gmem_ARREGION;
reg   [0:0] gmem_ARUSER;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [8:0] gmem_RFIFONUM;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg    grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln27_fu_738_p1;
wire  signed [63:0] sext_ln25_fu_672_p1;
reg   [14:0] phi_urem_fu_152;
wire    ap_CS_fsm_state13;
reg   [29:0] phi_mul_fu_156;
reg   [14:0] i_fu_160;
wire   [4:0] trunc_ln27_fu_718_p1;
wire   [61:0] trunc_ln_fu_662_p4;
wire   [9:0] tmp_fu_728_p4;
wire   [0:0] empty_25_fu_782_p2;
wire   [0:0] icmp_ln25_fu_700_p2;
reg   [14:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start_reg = 1'b0;
end

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_0_address0),
    .ce0(IMG_0_ce0),
    .we0(IMG_0_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_0_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address1),
    .ce1(IMG_0_ce1),
    .q1(IMG_0_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address2),
    .ce2(IMG_0_ce2),
    .q2(IMG_0_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_1_address0),
    .ce0(IMG_1_ce0),
    .we0(IMG_1_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_1_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address1),
    .ce1(IMG_1_ce1),
    .q1(IMG_1_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address2),
    .ce2(IMG_1_ce2),
    .q2(IMG_1_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_2_address0),
    .ce0(IMG_2_ce0),
    .we0(IMG_2_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_2_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address1),
    .ce1(IMG_2_ce1),
    .q1(IMG_2_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address2),
    .ce2(IMG_2_ce2),
    .q2(IMG_2_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_3_address0),
    .ce0(IMG_3_ce0),
    .we0(IMG_3_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_3_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address1),
    .ce1(IMG_3_ce1),
    .q1(IMG_3_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address2),
    .ce2(IMG_3_ce2),
    .q2(IMG_3_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_4_address0),
    .ce0(IMG_4_ce0),
    .we0(IMG_4_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_4_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address1),
    .ce1(IMG_4_ce1),
    .q1(IMG_4_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address2),
    .ce2(IMG_4_ce2),
    .q2(IMG_4_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_5_address0),
    .ce0(IMG_5_ce0),
    .we0(IMG_5_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_5_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address1),
    .ce1(IMG_5_ce1),
    .q1(IMG_5_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address2),
    .ce2(IMG_5_ce2),
    .q2(IMG_5_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_6_address0),
    .ce0(IMG_6_ce0),
    .we0(IMG_6_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_6_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address1),
    .ce1(IMG_6_ce1),
    .q1(IMG_6_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address2),
    .ce2(IMG_6_ce2),
    .q2(IMG_6_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_7_address0),
    .ce0(IMG_7_ce0),
    .we0(IMG_7_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_7_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address1),
    .ce1(IMG_7_ce1),
    .q1(IMG_7_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address2),
    .ce2(IMG_7_ce2),
    .q2(IMG_7_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_8_address0),
    .ce0(IMG_8_ce0),
    .we0(IMG_8_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_8_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address1),
    .ce1(IMG_8_ce1),
    .q1(IMG_8_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address2),
    .ce2(IMG_8_ce2),
    .q2(IMG_8_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_9_address0),
    .ce0(IMG_9_ce0),
    .we0(IMG_9_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_9_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address1),
    .ce1(IMG_9_ce1),
    .q1(IMG_9_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address2),
    .ce2(IMG_9_ce2),
    .q2(IMG_9_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_10_address0),
    .ce0(IMG_10_ce0),
    .we0(IMG_10_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_10_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address1),
    .ce1(IMG_10_ce1),
    .q1(IMG_10_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address2),
    .ce2(IMG_10_ce2),
    .q2(IMG_10_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_11_address0),
    .ce0(IMG_11_ce0),
    .we0(IMG_11_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_11_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address1),
    .ce1(IMG_11_ce1),
    .q1(IMG_11_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address2),
    .ce2(IMG_11_ce2),
    .q2(IMG_11_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_12_address0),
    .ce0(IMG_12_ce0),
    .we0(IMG_12_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_12_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address1),
    .ce1(IMG_12_ce1),
    .q1(IMG_12_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address2),
    .ce2(IMG_12_ce2),
    .q2(IMG_12_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_13_address0),
    .ce0(IMG_13_ce0),
    .we0(IMG_13_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_13_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address1),
    .ce1(IMG_13_ce1),
    .q1(IMG_13_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address2),
    .ce2(IMG_13_ce2),
    .q2(IMG_13_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_14_address0),
    .ce0(IMG_14_ce0),
    .we0(IMG_14_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_14_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address1),
    .ce1(IMG_14_ce1),
    .q1(IMG_14_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address2),
    .ce2(IMG_14_ce2),
    .q2(IMG_14_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_15_address0),
    .ce0(IMG_15_ce0),
    .we0(IMG_15_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_15_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address1),
    .ce1(IMG_15_ce1),
    .q1(IMG_15_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address2),
    .ce2(IMG_15_ce2),
    .q2(IMG_15_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_16_address0),
    .ce0(IMG_16_ce0),
    .we0(IMG_16_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_16_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address1),
    .ce1(IMG_16_ce1),
    .q1(IMG_16_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address2),
    .ce2(IMG_16_ce2),
    .q2(IMG_16_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_17_address0),
    .ce0(IMG_17_ce0),
    .we0(IMG_17_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_17_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address1),
    .ce1(IMG_17_ce1),
    .q1(IMG_17_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address2),
    .ce2(IMG_17_ce2),
    .q2(IMG_17_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_18_address0),
    .ce0(IMG_18_ce0),
    .we0(IMG_18_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_18_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address1),
    .ce1(IMG_18_ce1),
    .q1(IMG_18_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address2),
    .ce2(IMG_18_ce2),
    .q2(IMG_18_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_19_address0),
    .ce0(IMG_19_ce0),
    .we0(IMG_19_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_19_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address1),
    .ce1(IMG_19_ce1),
    .q1(IMG_19_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address2),
    .ce2(IMG_19_ce2),
    .q2(IMG_19_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_20_address0),
    .ce0(IMG_20_ce0),
    .we0(IMG_20_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_20_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address1),
    .ce1(IMG_20_ce1),
    .q1(IMG_20_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address2),
    .ce2(IMG_20_ce2),
    .q2(IMG_20_q2)
);

fast_accel_IMG_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 607 ),
    .AddressWidth( 10 ))
IMG_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_21_address0),
    .ce0(IMG_21_ce0),
    .we0(IMG_21_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_21_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address1),
    .ce1(IMG_21_ce1),
    .q1(IMG_21_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address2),
    .ce2(IMG_21_ce2),
    .q2(IMG_21_q2)
);

fast_accel_IMG_22_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 606 ),
    .AddressWidth( 10 ))
IMG_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_22_address0),
    .ce0(IMG_22_ce0),
    .we0(IMG_22_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_22_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address1),
    .ce1(IMG_22_ce1),
    .q1(IMG_22_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address2),
    .ce2(IMG_22_ce2),
    .q2(IMG_22_q2)
);

fast_accel_IMG_22_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 606 ),
    .AddressWidth( 10 ))
IMG_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_23_address0),
    .ce0(IMG_23_ce0),
    .we0(IMG_23_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_23_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address1),
    .ce1(IMG_23_ce1),
    .q1(IMG_23_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address2),
    .ce2(IMG_23_ce2),
    .q2(IMG_23_q2)
);

fast_accel_IMG_22_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 606 ),
    .AddressWidth( 10 ))
IMG_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_24_address0),
    .ce0(IMG_24_ce0),
    .we0(IMG_24_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_24_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address1),
    .ce1(IMG_24_ce1),
    .q1(IMG_24_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address2),
    .ce2(IMG_24_ce2),
    .q2(IMG_24_q2)
);

fast_accel_IMG_22_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 606 ),
    .AddressWidth( 10 ))
IMG_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_25_address0),
    .ce0(IMG_25_ce0),
    .we0(IMG_25_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_25_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address1),
    .ce1(IMG_25_ce1),
    .q1(IMG_25_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address2),
    .ce2(IMG_25_ce2),
    .q2(IMG_25_q2)
);

fast_accel_IMG_22_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 606 ),
    .AddressWidth( 10 ))
IMG_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(IMG_26_address0),
    .ce0(IMG_26_ce0),
    .we0(IMG_26_we0),
    .d0(gmem_addr_read_reg_853),
    .q0(IMG_26_q0),
    .address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address1),
    .ce1(IMG_26_ce1),
    .q1(IMG_26_q1),
    .address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address2),
    .ce2(IMG_26_ce2),
    .q2(IMG_26_q2)
);

fast_accel_fast_accel_Pipeline_VITIS_LOOP_30_2 grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start),
    .ap_done(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_done),
    .ap_idle(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_idle),
    .ap_ready(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_ready),
    .m_axi_gmem_AWVALID(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .threshold(threshold_read_reg_829),
    .img_out(img_out_read_reg_824),
    .IMG_0_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address0),
    .IMG_0_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce0),
    .IMG_0_q0(IMG_0_q0),
    .IMG_0_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address1),
    .IMG_0_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce1),
    .IMG_0_q1(IMG_0_q1),
    .IMG_0_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address2),
    .IMG_0_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce2),
    .IMG_0_q2(IMG_0_q2),
    .IMG_1_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address0),
    .IMG_1_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce0),
    .IMG_1_q0(IMG_1_q0),
    .IMG_1_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address1),
    .IMG_1_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce1),
    .IMG_1_q1(IMG_1_q1),
    .IMG_1_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address2),
    .IMG_1_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce2),
    .IMG_1_q2(IMG_1_q2),
    .IMG_2_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address0),
    .IMG_2_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce0),
    .IMG_2_q0(IMG_2_q0),
    .IMG_2_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address1),
    .IMG_2_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce1),
    .IMG_2_q1(IMG_2_q1),
    .IMG_2_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address2),
    .IMG_2_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce2),
    .IMG_2_q2(IMG_2_q2),
    .IMG_3_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address0),
    .IMG_3_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce0),
    .IMG_3_q0(IMG_3_q0),
    .IMG_3_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address1),
    .IMG_3_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce1),
    .IMG_3_q1(IMG_3_q1),
    .IMG_3_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address2),
    .IMG_3_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce2),
    .IMG_3_q2(IMG_3_q2),
    .IMG_4_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address0),
    .IMG_4_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce0),
    .IMG_4_q0(IMG_4_q0),
    .IMG_4_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address1),
    .IMG_4_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce1),
    .IMG_4_q1(IMG_4_q1),
    .IMG_4_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address2),
    .IMG_4_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce2),
    .IMG_4_q2(IMG_4_q2),
    .IMG_5_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address0),
    .IMG_5_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce0),
    .IMG_5_q0(IMG_5_q0),
    .IMG_5_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address1),
    .IMG_5_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce1),
    .IMG_5_q1(IMG_5_q1),
    .IMG_5_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address2),
    .IMG_5_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce2),
    .IMG_5_q2(IMG_5_q2),
    .IMG_6_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address0),
    .IMG_6_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce0),
    .IMG_6_q0(IMG_6_q0),
    .IMG_6_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address1),
    .IMG_6_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce1),
    .IMG_6_q1(IMG_6_q1),
    .IMG_6_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address2),
    .IMG_6_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce2),
    .IMG_6_q2(IMG_6_q2),
    .IMG_7_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address0),
    .IMG_7_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce0),
    .IMG_7_q0(IMG_7_q0),
    .IMG_7_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address1),
    .IMG_7_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce1),
    .IMG_7_q1(IMG_7_q1),
    .IMG_7_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address2),
    .IMG_7_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce2),
    .IMG_7_q2(IMG_7_q2),
    .IMG_8_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address0),
    .IMG_8_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce0),
    .IMG_8_q0(IMG_8_q0),
    .IMG_8_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address1),
    .IMG_8_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce1),
    .IMG_8_q1(IMG_8_q1),
    .IMG_8_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address2),
    .IMG_8_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce2),
    .IMG_8_q2(IMG_8_q2),
    .IMG_9_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address0),
    .IMG_9_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce0),
    .IMG_9_q0(IMG_9_q0),
    .IMG_9_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address1),
    .IMG_9_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce1),
    .IMG_9_q1(IMG_9_q1),
    .IMG_9_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address2),
    .IMG_9_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce2),
    .IMG_9_q2(IMG_9_q2),
    .IMG_10_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address0),
    .IMG_10_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce0),
    .IMG_10_q0(IMG_10_q0),
    .IMG_10_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address1),
    .IMG_10_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce1),
    .IMG_10_q1(IMG_10_q1),
    .IMG_10_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address2),
    .IMG_10_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce2),
    .IMG_10_q2(IMG_10_q2),
    .IMG_11_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address0),
    .IMG_11_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce0),
    .IMG_11_q0(IMG_11_q0),
    .IMG_11_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address1),
    .IMG_11_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce1),
    .IMG_11_q1(IMG_11_q1),
    .IMG_11_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address2),
    .IMG_11_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce2),
    .IMG_11_q2(IMG_11_q2),
    .IMG_12_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address0),
    .IMG_12_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce0),
    .IMG_12_q0(IMG_12_q0),
    .IMG_12_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address1),
    .IMG_12_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce1),
    .IMG_12_q1(IMG_12_q1),
    .IMG_12_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address2),
    .IMG_12_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce2),
    .IMG_12_q2(IMG_12_q2),
    .IMG_13_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address0),
    .IMG_13_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce0),
    .IMG_13_q0(IMG_13_q0),
    .IMG_13_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address1),
    .IMG_13_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce1),
    .IMG_13_q1(IMG_13_q1),
    .IMG_13_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address2),
    .IMG_13_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce2),
    .IMG_13_q2(IMG_13_q2),
    .IMG_14_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address0),
    .IMG_14_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce0),
    .IMG_14_q0(IMG_14_q0),
    .IMG_14_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address1),
    .IMG_14_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce1),
    .IMG_14_q1(IMG_14_q1),
    .IMG_14_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address2),
    .IMG_14_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce2),
    .IMG_14_q2(IMG_14_q2),
    .IMG_15_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address0),
    .IMG_15_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce0),
    .IMG_15_q0(IMG_15_q0),
    .IMG_15_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address1),
    .IMG_15_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce1),
    .IMG_15_q1(IMG_15_q1),
    .IMG_15_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address2),
    .IMG_15_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce2),
    .IMG_15_q2(IMG_15_q2),
    .IMG_16_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address0),
    .IMG_16_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce0),
    .IMG_16_q0(IMG_16_q0),
    .IMG_16_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address1),
    .IMG_16_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce1),
    .IMG_16_q1(IMG_16_q1),
    .IMG_16_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address2),
    .IMG_16_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce2),
    .IMG_16_q2(IMG_16_q2),
    .IMG_17_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address0),
    .IMG_17_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce0),
    .IMG_17_q0(IMG_17_q0),
    .IMG_17_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address1),
    .IMG_17_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce1),
    .IMG_17_q1(IMG_17_q1),
    .IMG_17_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address2),
    .IMG_17_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce2),
    .IMG_17_q2(IMG_17_q2),
    .IMG_18_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address0),
    .IMG_18_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce0),
    .IMG_18_q0(IMG_18_q0),
    .IMG_18_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address1),
    .IMG_18_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce1),
    .IMG_18_q1(IMG_18_q1),
    .IMG_18_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address2),
    .IMG_18_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce2),
    .IMG_18_q2(IMG_18_q2),
    .IMG_19_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address0),
    .IMG_19_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce0),
    .IMG_19_q0(IMG_19_q0),
    .IMG_19_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address1),
    .IMG_19_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce1),
    .IMG_19_q1(IMG_19_q1),
    .IMG_19_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address2),
    .IMG_19_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce2),
    .IMG_19_q2(IMG_19_q2),
    .IMG_20_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address0),
    .IMG_20_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce0),
    .IMG_20_q0(IMG_20_q0),
    .IMG_20_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address1),
    .IMG_20_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce1),
    .IMG_20_q1(IMG_20_q1),
    .IMG_20_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address2),
    .IMG_20_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce2),
    .IMG_20_q2(IMG_20_q2),
    .IMG_21_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address0),
    .IMG_21_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce0),
    .IMG_21_q0(IMG_21_q0),
    .IMG_21_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address1),
    .IMG_21_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce1),
    .IMG_21_q1(IMG_21_q1),
    .IMG_21_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address2),
    .IMG_21_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce2),
    .IMG_21_q2(IMG_21_q2),
    .IMG_22_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address0),
    .IMG_22_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce0),
    .IMG_22_q0(IMG_22_q0),
    .IMG_22_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address1),
    .IMG_22_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce1),
    .IMG_22_q1(IMG_22_q1),
    .IMG_22_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address2),
    .IMG_22_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce2),
    .IMG_22_q2(IMG_22_q2),
    .IMG_23_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address0),
    .IMG_23_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce0),
    .IMG_23_q0(IMG_23_q0),
    .IMG_23_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address1),
    .IMG_23_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce1),
    .IMG_23_q1(IMG_23_q1),
    .IMG_23_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address2),
    .IMG_23_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce2),
    .IMG_23_q2(IMG_23_q2),
    .IMG_24_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address0),
    .IMG_24_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce0),
    .IMG_24_q0(IMG_24_q0),
    .IMG_24_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address1),
    .IMG_24_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce1),
    .IMG_24_q1(IMG_24_q1),
    .IMG_24_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address2),
    .IMG_24_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce2),
    .IMG_24_q2(IMG_24_q2),
    .IMG_25_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address0),
    .IMG_25_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce0),
    .IMG_25_q0(IMG_25_q0),
    .IMG_25_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address1),
    .IMG_25_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce1),
    .IMG_25_q1(IMG_25_q1),
    .IMG_25_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address2),
    .IMG_25_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce2),
    .IMG_25_q2(IMG_25_q2),
    .IMG_26_address0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address0),
    .IMG_26_ce0(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce0),
    .IMG_26_q0(IMG_26_q0),
    .IMG_26_address1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address1),
    .IMG_26_ce1(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce1),
    .IMG_26_q1(IMG_26_q1),
    .IMG_26_address2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address2),
    .IMG_26_ce2(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce2),
    .IMG_26_q2(IMG_26_q2),
    .img_in(img_in_read_reg_834)
);

fast_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .img_in(img_in),
    .threshold(threshold),
    .img_out(img_out),
    .rows(rows),
    .cols(cols),
    .ap_local_deadlock(ap_local_deadlock)
);

fast_accel_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(gmem_ARID),
    .I_ARLEN(gmem_ARLEN),
    .I_ARSIZE(gmem_ARSIZE),
    .I_ARLOCK(gmem_ARLOCK),
    .I_ARCACHE(gmem_ARCACHE),
    .I_ARQOS(gmem_ARQOS),
    .I_ARPROT(gmem_ARPROT),
    .I_ARUSER(gmem_ARUSER),
    .I_ARBURST(gmem_ARBURST),
    .I_ARREGION(gmem_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWADDR),
    .I_AWID(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWID),
    .I_AWLEN(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWLEN),
    .I_AWSIZE(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWSIZE),
    .I_AWLOCK(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWLOCK),
    .I_AWCACHE(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWCACHE),
    .I_AWQOS(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWQOS),
    .I_AWPROT(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWPROT),
    .I_AWUSER(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWUSER),
    .I_AWBURST(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWBURST),
    .I_AWREGION(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWREGION),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WDATA),
    .I_WID(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WID),
    .I_WUSER(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WUSER),
    .I_WLAST(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WLAST),
    .I_WSTRB(grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start_reg <= 1'b1;
        end else if ((grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_ready == 1'b1)) begin
            grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_160 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        i_fu_160 <= add_ln25_reg_848;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_fu_156 <= 30'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        phi_mul_fu_156 <= add_ln27_reg_887;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_urem_fu_152 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        phi_urem_fu_152 <= idx_urem_reg_898;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln25_reg_848 <= add_ln25_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln27_reg_887 <= add_ln27_fu_722_p2;
        next_urem_reg_892 <= next_urem_fu_772_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        gmem_addr_read_reg_853 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        gmem_addr_reg_839 <= sext_ln25_fu_672_p1;
        img_in_read_reg_834 <= img_in;
        img_out_read_reg_824 <= img_out;
        threshold_read_reg_829 <= threshold;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        idx_urem_reg_898 <= idx_urem_fu_787_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_0_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_0_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_address0;
    end else begin
        IMG_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_0_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce0;
    end else begin
        IMG_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_0_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce1;
    end else begin
        IMG_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_0_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_0_ce2;
    end else begin
        IMG_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd0))) begin
        IMG_0_we0 = 1'b1;
    end else begin
        IMG_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_10_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_10_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_address0;
    end else begin
        IMG_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_10_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce0;
    end else begin
        IMG_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_10_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce1;
    end else begin
        IMG_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_10_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_10_ce2;
    end else begin
        IMG_10_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd10))) begin
        IMG_10_we0 = 1'b1;
    end else begin
        IMG_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_11_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_11_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_address0;
    end else begin
        IMG_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_11_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce0;
    end else begin
        IMG_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_11_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce1;
    end else begin
        IMG_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_11_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_11_ce2;
    end else begin
        IMG_11_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd11))) begin
        IMG_11_we0 = 1'b1;
    end else begin
        IMG_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_12_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_12_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_address0;
    end else begin
        IMG_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_12_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce0;
    end else begin
        IMG_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_12_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce1;
    end else begin
        IMG_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_12_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_12_ce2;
    end else begin
        IMG_12_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd12))) begin
        IMG_12_we0 = 1'b1;
    end else begin
        IMG_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_13_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_13_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_address0;
    end else begin
        IMG_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_13_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce0;
    end else begin
        IMG_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_13_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce1;
    end else begin
        IMG_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_13_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_13_ce2;
    end else begin
        IMG_13_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd13))) begin
        IMG_13_we0 = 1'b1;
    end else begin
        IMG_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_14_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_14_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_address0;
    end else begin
        IMG_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_14_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce0;
    end else begin
        IMG_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_14_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce1;
    end else begin
        IMG_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_14_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_14_ce2;
    end else begin
        IMG_14_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd14))) begin
        IMG_14_we0 = 1'b1;
    end else begin
        IMG_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_15_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_15_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_address0;
    end else begin
        IMG_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_15_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce0;
    end else begin
        IMG_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_15_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce1;
    end else begin
        IMG_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_15_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_15_ce2;
    end else begin
        IMG_15_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd15))) begin
        IMG_15_we0 = 1'b1;
    end else begin
        IMG_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_16_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_16_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_address0;
    end else begin
        IMG_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_16_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce0;
    end else begin
        IMG_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_16_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce1;
    end else begin
        IMG_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_16_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_16_ce2;
    end else begin
        IMG_16_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd16))) begin
        IMG_16_we0 = 1'b1;
    end else begin
        IMG_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_17_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_17_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_address0;
    end else begin
        IMG_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_17_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce0;
    end else begin
        IMG_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_17_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce1;
    end else begin
        IMG_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_17_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_17_ce2;
    end else begin
        IMG_17_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd17))) begin
        IMG_17_we0 = 1'b1;
    end else begin
        IMG_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_18_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_18_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_address0;
    end else begin
        IMG_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_18_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce0;
    end else begin
        IMG_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_18_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce1;
    end else begin
        IMG_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_18_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_18_ce2;
    end else begin
        IMG_18_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd18))) begin
        IMG_18_we0 = 1'b1;
    end else begin
        IMG_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_19_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_19_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_address0;
    end else begin
        IMG_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_19_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce0;
    end else begin
        IMG_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_19_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce1;
    end else begin
        IMG_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_19_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_19_ce2;
    end else begin
        IMG_19_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd19))) begin
        IMG_19_we0 = 1'b1;
    end else begin
        IMG_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_1_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_1_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_address0;
    end else begin
        IMG_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_1_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce0;
    end else begin
        IMG_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_1_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce1;
    end else begin
        IMG_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_1_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_1_ce2;
    end else begin
        IMG_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd1))) begin
        IMG_1_we0 = 1'b1;
    end else begin
        IMG_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_20_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_20_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_address0;
    end else begin
        IMG_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_20_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce0;
    end else begin
        IMG_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_20_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce1;
    end else begin
        IMG_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_20_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_20_ce2;
    end else begin
        IMG_20_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd20))) begin
        IMG_20_we0 = 1'b1;
    end else begin
        IMG_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_21_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_21_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_address0;
    end else begin
        IMG_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_21_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce0;
    end else begin
        IMG_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_21_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce1;
    end else begin
        IMG_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_21_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_21_ce2;
    end else begin
        IMG_21_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd21))) begin
        IMG_21_we0 = 1'b1;
    end else begin
        IMG_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_22_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_22_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_address0;
    end else begin
        IMG_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_22_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce0;
    end else begin
        IMG_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_22_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce1;
    end else begin
        IMG_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_22_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_22_ce2;
    end else begin
        IMG_22_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd22))) begin
        IMG_22_we0 = 1'b1;
    end else begin
        IMG_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_23_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_23_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_address0;
    end else begin
        IMG_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_23_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce0;
    end else begin
        IMG_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_23_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce1;
    end else begin
        IMG_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_23_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_23_ce2;
    end else begin
        IMG_23_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd23))) begin
        IMG_23_we0 = 1'b1;
    end else begin
        IMG_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_24_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_24_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_address0;
    end else begin
        IMG_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_24_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce0;
    end else begin
        IMG_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_24_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce1;
    end else begin
        IMG_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_24_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_24_ce2;
    end else begin
        IMG_24_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd24))) begin
        IMG_24_we0 = 1'b1;
    end else begin
        IMG_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_25_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_25_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_address0;
    end else begin
        IMG_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_25_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce0;
    end else begin
        IMG_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_25_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce1;
    end else begin
        IMG_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_25_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_25_ce2;
    end else begin
        IMG_25_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd25))) begin
        IMG_25_we0 = 1'b1;
    end else begin
        IMG_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_26_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_26_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_address0;
    end else begin
        IMG_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_26_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce0;
    end else begin
        IMG_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_26_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce1;
    end else begin
        IMG_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_26_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_26_ce2;
    end else begin
        IMG_26_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((trunc_ln27_fu_718_p1 == 5'd26) | ((trunc_ln27_fu_718_p1 == 5'd27) | ((trunc_ln27_fu_718_p1 == 5'd28) | ((trunc_ln27_fu_718_p1 == 5'd29) | ((trunc_ln27_fu_718_p1 == 5'd30) | (trunc_ln27_fu_718_p1 == 5'd31)))))))) begin
        IMG_26_we0 = 1'b1;
    end else begin
        IMG_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_2_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_2_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_address0;
    end else begin
        IMG_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_2_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce0;
    end else begin
        IMG_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_2_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce1;
    end else begin
        IMG_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_2_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_2_ce2;
    end else begin
        IMG_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd2))) begin
        IMG_2_we0 = 1'b1;
    end else begin
        IMG_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_3_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_3_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_address0;
    end else begin
        IMG_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_3_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce0;
    end else begin
        IMG_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_3_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce1;
    end else begin
        IMG_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_3_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_3_ce2;
    end else begin
        IMG_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd3))) begin
        IMG_3_we0 = 1'b1;
    end else begin
        IMG_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_4_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_4_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_address0;
    end else begin
        IMG_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_4_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce0;
    end else begin
        IMG_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_4_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce1;
    end else begin
        IMG_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_4_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_4_ce2;
    end else begin
        IMG_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd4))) begin
        IMG_4_we0 = 1'b1;
    end else begin
        IMG_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_5_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_5_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_address0;
    end else begin
        IMG_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_5_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce0;
    end else begin
        IMG_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_5_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce1;
    end else begin
        IMG_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_5_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_5_ce2;
    end else begin
        IMG_5_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd5))) begin
        IMG_5_we0 = 1'b1;
    end else begin
        IMG_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_6_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_6_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_address0;
    end else begin
        IMG_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_6_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce0;
    end else begin
        IMG_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_6_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce1;
    end else begin
        IMG_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_6_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_6_ce2;
    end else begin
        IMG_6_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd6))) begin
        IMG_6_we0 = 1'b1;
    end else begin
        IMG_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_7_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_7_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_address0;
    end else begin
        IMG_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_7_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce0;
    end else begin
        IMG_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_7_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce1;
    end else begin
        IMG_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_7_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_7_ce2;
    end else begin
        IMG_7_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd7))) begin
        IMG_7_we0 = 1'b1;
    end else begin
        IMG_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_8_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_8_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_address0;
    end else begin
        IMG_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_8_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce0;
    end else begin
        IMG_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_8_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce1;
    end else begin
        IMG_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_8_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_8_ce2;
    end else begin
        IMG_8_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd8))) begin
        IMG_8_we0 = 1'b1;
    end else begin
        IMG_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_9_address0 = zext_ln27_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_9_address0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_address0;
    end else begin
        IMG_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        IMG_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_9_ce0 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce0;
    end else begin
        IMG_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_9_ce1 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce1;
    end else begin
        IMG_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        IMG_9_ce2 = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_IMG_9_ce2;
    end else begin
        IMG_9_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (trunc_ln27_fu_718_p1 == 5'd9))) begin
        IMG_9_we0 = 1'b1;
    end else begin
        IMG_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARADDR = gmem_addr_reg_839;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARADDR = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARBURST = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARBURST;
    end else begin
        gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARCACHE = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARCACHE;
    end else begin
        gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARID = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARID;
    end else begin
        gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARLEN = 32'd16384;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARLEN = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARLOCK = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARLOCK;
    end else begin
        gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARPROT = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARPROT;
    end else begin
        gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARQOS = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARQOS;
    end else begin
        gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARREGION = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARREGION;
    end else begin
        gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARSIZE = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARSIZE;
    end else begin
        gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARUSER = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARUSER;
    end else begin
        gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_ARVALID = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_AWVALID = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_BREADY = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (gmem_RVALID == 1'b1))) begin
        gmem_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_RREADY = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem_WVALID = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln25_fu_700_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_fu_706_p2 = (i_fu_160 + 15'd1);

assign add_ln27_fu_722_p2 = (phi_mul_fu_156 + 30'd38837);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_25_fu_782_p2 = ((next_urem_reg_892 < 15'd27) ? 1'b1 : 1'b0);

assign grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start = grp_fast_accel_Pipeline_VITIS_LOOP_30_2_fu_626_ap_start_reg;

assign icmp_ln25_fu_700_p2 = ((i_fu_160 == 15'd16384) ? 1'b1 : 1'b0);

assign idx_urem_fu_787_p3 = ((empty_25_fu_782_p2[0:0] == 1'b1) ? next_urem_reg_892 : 15'd0);

assign next_urem_fu_772_p2 = (phi_urem_fu_152 + 15'd1);

assign sext_ln25_fu_672_p1 = $signed(trunc_ln_fu_662_p4);

assign tmp_fu_728_p4 = {{phi_mul_fu_156[29:20]}};

assign trunc_ln27_fu_718_p1 = phi_urem_fu_152[4:0];

assign trunc_ln_fu_662_p4 = {{img_in[63:2]}};

assign zext_ln27_fu_738_p1 = tmp_fu_728_p4;

endmodule //fast_accel
