<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab5_TopLevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab5_TopLevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab5_TopLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_TopLevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab5_TopLevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab5_TopLevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab5_TopLevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab5_TopLevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab5_TopLevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab5_TopLevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab5_TopLevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab5_TopLevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab5_TopLevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab5_TopLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab5_TopLevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab5_TopLevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab5_TopLevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab5_TopLevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab5_TopLevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab5_TopLevel.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_TopLevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab5_TopLevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab5_TopLevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_TopLevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab5_TopLevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_TopLevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_TopLevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab5_TopLevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab5_TopLevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_TopLevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab5_TopLevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab5_TopLevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab5_TopLevel_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_TopLevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab5_toplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab5_toplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab5_toplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regFile_testBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regFile_testBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="regFile_testBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regFile_testBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476837236" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476837235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476838752" xil_pn:in_ck="-4483259082897571342" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476838752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decoder_3to8.v"/>
      <outfile xil_pn:name="DisplayController.v"/>
      <outfile xil_pn:name="Lab5_TopLevel.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="clk_500HZ.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="hex_to_seven_seg.v"/>
      <outfile xil_pn:name="led_clock.v"/>
      <outfile xil_pn:name="led_controller.v"/>
      <outfile xil_pn:name="mux_4_to_1.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="regFile_testBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1476837433" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1344683921366498252" xil_pn:start_ts="1476837433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476837433" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6773248536125815822" xil_pn:start_ts="1476837433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476837433" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-507442278504946799" xil_pn:start_ts="1476837433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476838752" xil_pn:in_ck="-4483259082897571342" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476838752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decoder_3to8.v"/>
      <outfile xil_pn:name="DisplayController.v"/>
      <outfile xil_pn:name="Lab5_TopLevel.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="clk_500HZ.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="hex_to_seven_seg.v"/>
      <outfile xil_pn:name="led_clock.v"/>
      <outfile xil_pn:name="led_controller.v"/>
      <outfile xil_pn:name="mux_4_to_1.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="regFile_testBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1476838758" xil_pn:in_ck="-4483259082897571342" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="182096768977685031" xil_pn:start_ts="1476838752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="regFile_testBench_beh.prj"/>
      <outfile xil_pn:name="regFile_testBench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476838759" xil_pn:in_ck="-1853764222207647156" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4793355580807654186" xil_pn:start_ts="1476838758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="regFile_testBench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1476641759" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1476641759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476641759" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9191931780601611875" xil_pn:start_ts="1476641759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476641759" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-507442278504946799" xil_pn:start_ts="1476641759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476641759" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1476641759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476641759" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3460820911233595813" xil_pn:start_ts="1476641759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476641759" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1476641759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476641759" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1652301248220788443" xil_pn:start_ts="1476641759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476641794" xil_pn:in_ck="9162906063366127825" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3348511035921593664" xil_pn:start_ts="1476641759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab5_TopLevel.lso"/>
      <outfile xil_pn:name="Lab5_TopLevel.ngc"/>
      <outfile xil_pn:name="Lab5_TopLevel.ngr"/>
      <outfile xil_pn:name="Lab5_TopLevel.prj"/>
      <outfile xil_pn:name="Lab5_TopLevel.stx"/>
      <outfile xil_pn:name="Lab5_TopLevel.syr"/>
      <outfile xil_pn:name="Lab5_TopLevel.xst"/>
      <outfile xil_pn:name="Lab5_TopLevel_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1476641879" xil_pn:in_ck="3994388919184416492" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5676019357320720176" xil_pn:start_ts="1476641879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1476641895" xil_pn:in_ck="-1708766559592366976" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5792323634058495506" xil_pn:start_ts="1476641879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Lab5_TopLevel.bld"/>
      <outfile xil_pn:name="Lab5_TopLevel.ngd"/>
      <outfile xil_pn:name="Lab5_TopLevel_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1476641925" xil_pn:in_ck="-1708766559592366975" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1476641895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab5_TopLevel.pcf"/>
      <outfile xil_pn:name="Lab5_TopLevel_map.map"/>
      <outfile xil_pn:name="Lab5_TopLevel_map.mrp"/>
      <outfile xil_pn:name="Lab5_TopLevel_map.ncd"/>
      <outfile xil_pn:name="Lab5_TopLevel_map.ngm"/>
      <outfile xil_pn:name="Lab5_TopLevel_map.xrpt"/>
      <outfile xil_pn:name="Lab5_TopLevel_summary.xml"/>
      <outfile xil_pn:name="Lab5_TopLevel_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1476641959" xil_pn:in_ck="4923101110150849562" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1476641925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Lab5_TopLevel.ncd"/>
      <outfile xil_pn:name="Lab5_TopLevel.pad"/>
      <outfile xil_pn:name="Lab5_TopLevel.par"/>
      <outfile xil_pn:name="Lab5_TopLevel.ptwx"/>
      <outfile xil_pn:name="Lab5_TopLevel.unroutes"/>
      <outfile xil_pn:name="Lab5_TopLevel.xpi"/>
      <outfile xil_pn:name="Lab5_TopLevel_pad.csv"/>
      <outfile xil_pn:name="Lab5_TopLevel_pad.txt"/>
      <outfile xil_pn:name="Lab5_TopLevel_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1476641990" xil_pn:in_ck="7719748466615822225" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1476641959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab5_TopLevel.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab5_toplevel.bgn"/>
      <outfile xil_pn:name="lab5_toplevel.bit"/>
      <outfile xil_pn:name="lab5_toplevel.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1476641959" xil_pn:in_ck="-1708766559592367107" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1476641946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Lab5_TopLevel.twr"/>
      <outfile xil_pn:name="Lab5_TopLevel.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
