

================================================================
== Vitis HLS Report for 'read_seq'
================================================================
* Date:           Fri Jun  7 14:53:01 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.857 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      104|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       10|      104|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_phi_mux_agg_result_0_phi_fu_303_p32  |  81|         17|    8|        136|
    |ap_return                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 104|         22|   17|        155|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_return_preg  |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 10|   0|   10|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|      read_seq|  return value|
|ap_return         |  out|    8|  ap_ctrl_hs|      read_seq|  return value|
|i                 |   in|   17|     ap_none|             i|        scalar|
|offset            |   in|    4|     ap_none|        offset|        scalar|
|x_x0_V_address0   |  out|   17|   ap_memory|        x_x0_V|         array|
|x_x0_V_ce0        |  out|    1|   ap_memory|        x_x0_V|         array|
|x_x0_V_q0         |   in|    8|   ap_memory|        x_x0_V|         array|
|x_x1_V_address0   |  out|   17|   ap_memory|        x_x1_V|         array|
|x_x1_V_ce0        |  out|    1|   ap_memory|        x_x1_V|         array|
|x_x1_V_q0         |   in|    8|   ap_memory|        x_x1_V|         array|
|x_x2_V_address0   |  out|   17|   ap_memory|        x_x2_V|         array|
|x_x2_V_ce0        |  out|    1|   ap_memory|        x_x2_V|         array|
|x_x2_V_q0         |   in|    8|   ap_memory|        x_x2_V|         array|
|x_x3_V_address0   |  out|   17|   ap_memory|        x_x3_V|         array|
|x_x3_V_ce0        |  out|    1|   ap_memory|        x_x3_V|         array|
|x_x3_V_q0         |   in|    8|   ap_memory|        x_x3_V|         array|
|x_x4_V_address0   |  out|   17|   ap_memory|        x_x4_V|         array|
|x_x4_V_ce0        |  out|    1|   ap_memory|        x_x4_V|         array|
|x_x4_V_q0         |   in|    8|   ap_memory|        x_x4_V|         array|
|x_x5_V_address0   |  out|   17|   ap_memory|        x_x5_V|         array|
|x_x5_V_ce0        |  out|    1|   ap_memory|        x_x5_V|         array|
|x_x5_V_q0         |   in|    8|   ap_memory|        x_x5_V|         array|
|x_x6_V_address0   |  out|   17|   ap_memory|        x_x6_V|         array|
|x_x6_V_ce0        |  out|    1|   ap_memory|        x_x6_V|         array|
|x_x6_V_q0         |   in|    8|   ap_memory|        x_x6_V|         array|
|x_x7_V_address0   |  out|   17|   ap_memory|        x_x7_V|         array|
|x_x7_V_ce0        |  out|    1|   ap_memory|        x_x7_V|         array|
|x_x7_V_q0         |   in|    8|   ap_memory|        x_x7_V|         array|
|x_x8_V_address0   |  out|   17|   ap_memory|        x_x8_V|         array|
|x_x8_V_ce0        |  out|    1|   ap_memory|        x_x8_V|         array|
|x_x8_V_q0         |   in|    8|   ap_memory|        x_x8_V|         array|
|x_x9_V_address0   |  out|   17|   ap_memory|        x_x9_V|         array|
|x_x9_V_ce0        |  out|    1|   ap_memory|        x_x9_V|         array|
|x_x9_V_q0         |   in|    8|   ap_memory|        x_x9_V|         array|
|x_x10_V_address0  |  out|   17|   ap_memory|       x_x10_V|         array|
|x_x10_V_ce0       |  out|    1|   ap_memory|       x_x10_V|         array|
|x_x10_V_q0        |   in|    8|   ap_memory|       x_x10_V|         array|
|x_x11_V_address0  |  out|   17|   ap_memory|       x_x11_V|         array|
|x_x11_V_ce0       |  out|    1|   ap_memory|       x_x11_V|         array|
|x_x11_V_q0        |   in|    8|   ap_memory|       x_x11_V|         array|
|x_x12_V_address0  |  out|   17|   ap_memory|       x_x12_V|         array|
|x_x12_V_ce0       |  out|    1|   ap_memory|       x_x12_V|         array|
|x_x12_V_q0        |   in|    8|   ap_memory|       x_x12_V|         array|
|x_x13_V_address0  |  out|   17|   ap_memory|       x_x13_V|         array|
|x_x13_V_ce0       |  out|    1|   ap_memory|       x_x13_V|         array|
|x_x13_V_q0        |   in|    8|   ap_memory|       x_x13_V|         array|
|x_x14_V_address0  |  out|   17|   ap_memory|       x_x14_V|         array|
|x_x14_V_ce0       |  out|    1|   ap_memory|       x_x14_V|         array|
|x_x14_V_q0        |   in|    8|   ap_memory|       x_x14_V|         array|
|x_x15_V_address0  |  out|   17|   ap_memory|       x_x15_V|         array|
|x_x15_V_ce0       |  out|    1|   ap_memory|       x_x15_V|         array|
|x_x15_V_q0        |   in|    8|   ap_memory|       x_x15_V|         array|
+------------------+-----+-----+------------+--------------+--------------+

