#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001103e30 .scope module, "CPUTestBench" "CPUTestBench" 2 36;
 .timescale -9 -11;
v0000000001186760_0 .net "addressBus", 0 16, L_0000000001101610;  1 drivers
v00000000011869e0_0 .net "clock", 0 0, v000000000112d6d0_0;  1 drivers
o0000000001130068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000011875c0_0 .net "data_c2r", 0 31, o0000000001130068;  0 drivers
v0000000001187d40_0 .net "data_r2c", 0 31, v0000000001186d00_0;  1 drivers
v0000000001186800_0 .var "reset", 0 0;
v0000000001187480_0 .var "sim_end", 0 0;
o00000000011318c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001186940_0 .net "writeEnBus", 0 0, o00000000011318c8;  0 drivers
S_000000000111e600 .scope module, "cg0" "Clock" 2 55, 3 8 0, S_0000000001103e30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clock";
v000000000112d6d0_0 .var "clock", 0 0;
S_000000000111e790 .scope module, "cpu" "CPU" 2 58, 4 9 0, S_0000000001103e30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "memory_data_in";
    .port_info 3 /OUTPUT 17 "memory_address";
L_0000000001101610 .functor BUFZ 17, v0000000001187c00_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_00000000011018b0 .functor BUFZ 32, v0000000001186d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011877a0_0 .var "a", 0 31;
v00000000011863a0_0 .var "b", 0 31;
v0000000001186300_0 .var "c", 0 31;
v00000000011873e0_0 .net "c_in", 0 31, L_00000000011018b0;  1 drivers
v0000000001186080_0 .net "clock", 0 0, v000000000112d6d0_0;  alias, 1 drivers
v0000000001187a20_0 .var "d", 0 31;
v0000000001186e40_0 .var "e", 0 7;
v0000000001187c00_0 .var "lb", 15 31;
v0000000001186260_0 .net "memory_address", 15 31, L_0000000001101610;  alias, 1 drivers
v0000000001187160_0 .net "memory_data_in", 0 31, v0000000001186d00_0;  alias, 1 drivers
v0000000001187700_0 .var "o", 1 7;
v0000000001186120_0 .net "op_rom_address", 0 6, v0000000001187700_0;  1 drivers
v0000000001186da0_0 .net "op_rom_data", 0 11, L_0000000001101680;  1 drivers
v0000000001186ee0_0 .var "p", 15 33;
v00000000011872a0_0 .var "pipeline", 0 31;
v0000000001187200_0 .var "q", 15 31;
v0000000001187840_0 .var "r", 28 31;
v0000000001186f80_0 .net "reset", 0 0, v0000000001186800_0;  1 drivers
v0000000001186580_0 .var "uc_din", 0 11;
v0000000001186440_0 .var "uc_op", 0 1;
v00000000011868a0_0 .net "uc_rom_address", 0 11, v000000000112d4f0_0;  1 drivers
v0000000001187ca0_0 .net "uc_rom_data", 0 31, L_0000000001100f80;  1 drivers
E_0000000001102160 .event edge, v00000000011872a0_0, v000000000112dd10_0;
S_000000000111e920 .scope module, "op_rom" "MapROM" 4 30, 5 6 0, S_000000000111e790;
 .timescale -9 -11;
    .port_info 0 /INPUT 7 "address";
    .port_info 1 /OUTPUT 12 "data_out";
L_0000000001101680 .functor BUFZ 12, L_0000000001187de0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000000000112d810_0 .net *"_ivl_0", 11 0, L_0000000001187de0;  1 drivers
v000000000112d130_0 .net *"_ivl_2", 8 0, L_00000000011878e0;  1 drivers
L_00000000011c00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000112d270_0 .net *"_ivl_5", 1 0, L_00000000011c00d0;  1 drivers
v000000000112d450_0 .net "address", 6 0, v0000000001187700_0;  alias, 1 drivers
v000000000112dd10_0 .net "data_out", 11 0, L_0000000001101680;  alias, 1 drivers
v000000000112d090 .array "memory", 127 0, 11 0;
L_0000000001187de0 .array/port v000000000112d090, L_00000000011878e0;
L_00000000011878e0 .concat [ 7 2 0 0], v0000000001187700_0, L_00000000011c00d0;
S_000000000110cff0 .scope module, "seq" "Sequencer" 4 15, 6 13 0, S_000000000111e790;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /INPUT 12 "din";
    .port_info 4 /OUTPUT 12 "yout";
v000000000112df90_0 .net "clock", 0 0, v000000000112d6d0_0;  alias, 1 drivers
v000000000112ddb0_0 .net "din", 11 0, v0000000001186580_0;  1 drivers
v000000000112de50_0 .var/i "i", 31 0;
v000000000112def0_0 .var "mux", 11 0;
v000000000112d8b0_0 .net "op", 1 0, v0000000001186440_0;  1 drivers
v000000000112d9f0_0 .var "pc", 11 0;
v000000000112d1d0_0 .net "reset", 0 0, v0000000001186800_0;  alias, 1 drivers
v000000000112d310_0 .var "sp", 1 0;
v000000000112d3b0 .array "stack", 3 0, 11 0;
v000000000112da90_0 .var "stackAddr", 1 0;
v000000000112d950_0 .var "stackWr", 0 0;
v000000000112d4f0_0 .var "yout", 11 0;
E_0000000001101f20 .event posedge, v000000000112d1d0_0, v000000000112d6d0_0;
E_0000000001102360/0 .event edge, v000000000112d310_0, v000000000112d8b0_0, v000000000112d9f0_0, v000000000112ddb0_0;
v000000000112d3b0_0 .array/port v000000000112d3b0, 0;
v000000000112d3b0_1 .array/port v000000000112d3b0, 1;
v000000000112d3b0_2 .array/port v000000000112d3b0, 2;
E_0000000001102360/1 .event edge, v000000000112da90_0, v000000000112d3b0_0, v000000000112d3b0_1, v000000000112d3b0_2;
v000000000112d3b0_3 .array/port v000000000112d3b0, 3;
E_0000000001102360/2 .event edge, v000000000112d3b0_3, v000000000112def0_0;
E_0000000001102360 .event/or E_0000000001102360/0, E_0000000001102360/1, E_0000000001102360/2;
S_000000000110d180 .scope module, "uc_rom" "CodeROM" 4 19, 7 6 0, S_000000000111e790;
 .timescale -9 -11;
    .port_info 0 /INPUT 12 "address";
    .port_info 1 /OUTPUT 32 "data";
L_0000000001100f80 .functor BUFZ 32, L_00000000011861c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000112d590_0 .net *"_ivl_0", 31 0, L_00000000011861c0;  1 drivers
v000000000112db30_0 .net *"_ivl_2", 13 0, L_0000000001186a80;  1 drivers
L_00000000011c0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000112dbd0_0 .net *"_ivl_5", 1 0, L_00000000011c0088;  1 drivers
v000000000112dc70_0 .net "address", 11 0, v000000000112d4f0_0;  alias, 1 drivers
v000000000112d630_0 .net "data", 31 0, L_0000000001100f80;  alias, 1 drivers
v000000000112d770 .array "memory", 4095 0, 31 0;
L_00000000011861c0 .array/port v000000000112d770, L_0000000001186a80;
L_0000000001186a80 .concat [ 12 2 0 0], v000000000112d4f0_0, L_00000000011c0088;
S_000000000110d310 .scope module, "ram" "Memory" 2 56, 2 9 0, S_0000000001103e30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 17 "address";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0000000001102760 .param/l "ADDRESS_MASK" 0 2 12, C4<00000000111111111>;
v00000000011864e0_0 .net "address", 15 31, L_0000000001101610;  alias, 1 drivers
v0000000001187ac0_0 .net "clock", 0 0, v000000000112d6d0_0;  alias, 1 drivers
v0000000001186620_0 .net "data_in", 0 31, o0000000001130068;  alias, 0 drivers
v0000000001186d00_0 .var "data_out", 0 31;
v00000000011866c0_0 .var/i "i", 31 0;
v0000000001187340 .array "ram_cells", 127 0, 0 31;
v0000000001187020_0 .net "write_en", 0 0, o00000000011318c8;  alias, 0 drivers
E_00000000011022a0 .event posedge, v000000000112d6d0_0;
v0000000001187340_0 .array/port v0000000001187340, 0;
v0000000001187340_1 .array/port v0000000001187340, 1;
v0000000001187340_2 .array/port v0000000001187340, 2;
E_0000000001102660/0 .event edge, v0000000001186260_0, v0000000001187340_0, v0000000001187340_1, v0000000001187340_2;
v0000000001187340_3 .array/port v0000000001187340, 3;
v0000000001187340_4 .array/port v0000000001187340, 4;
v0000000001187340_5 .array/port v0000000001187340, 5;
v0000000001187340_6 .array/port v0000000001187340, 6;
E_0000000001102660/1 .event edge, v0000000001187340_3, v0000000001187340_4, v0000000001187340_5, v0000000001187340_6;
v0000000001187340_7 .array/port v0000000001187340, 7;
v0000000001187340_8 .array/port v0000000001187340, 8;
v0000000001187340_9 .array/port v0000000001187340, 9;
v0000000001187340_10 .array/port v0000000001187340, 10;
E_0000000001102660/2 .event edge, v0000000001187340_7, v0000000001187340_8, v0000000001187340_9, v0000000001187340_10;
v0000000001187340_11 .array/port v0000000001187340, 11;
v0000000001187340_12 .array/port v0000000001187340, 12;
v0000000001187340_13 .array/port v0000000001187340, 13;
v0000000001187340_14 .array/port v0000000001187340, 14;
E_0000000001102660/3 .event edge, v0000000001187340_11, v0000000001187340_12, v0000000001187340_13, v0000000001187340_14;
v0000000001187340_15 .array/port v0000000001187340, 15;
v0000000001187340_16 .array/port v0000000001187340, 16;
v0000000001187340_17 .array/port v0000000001187340, 17;
v0000000001187340_18 .array/port v0000000001187340, 18;
E_0000000001102660/4 .event edge, v0000000001187340_15, v0000000001187340_16, v0000000001187340_17, v0000000001187340_18;
v0000000001187340_19 .array/port v0000000001187340, 19;
v0000000001187340_20 .array/port v0000000001187340, 20;
v0000000001187340_21 .array/port v0000000001187340, 21;
v0000000001187340_22 .array/port v0000000001187340, 22;
E_0000000001102660/5 .event edge, v0000000001187340_19, v0000000001187340_20, v0000000001187340_21, v0000000001187340_22;
v0000000001187340_23 .array/port v0000000001187340, 23;
v0000000001187340_24 .array/port v0000000001187340, 24;
v0000000001187340_25 .array/port v0000000001187340, 25;
v0000000001187340_26 .array/port v0000000001187340, 26;
E_0000000001102660/6 .event edge, v0000000001187340_23, v0000000001187340_24, v0000000001187340_25, v0000000001187340_26;
v0000000001187340_27 .array/port v0000000001187340, 27;
v0000000001187340_28 .array/port v0000000001187340, 28;
v0000000001187340_29 .array/port v0000000001187340, 29;
v0000000001187340_30 .array/port v0000000001187340, 30;
E_0000000001102660/7 .event edge, v0000000001187340_27, v0000000001187340_28, v0000000001187340_29, v0000000001187340_30;
v0000000001187340_31 .array/port v0000000001187340, 31;
v0000000001187340_32 .array/port v0000000001187340, 32;
v0000000001187340_33 .array/port v0000000001187340, 33;
v0000000001187340_34 .array/port v0000000001187340, 34;
E_0000000001102660/8 .event edge, v0000000001187340_31, v0000000001187340_32, v0000000001187340_33, v0000000001187340_34;
v0000000001187340_35 .array/port v0000000001187340, 35;
v0000000001187340_36 .array/port v0000000001187340, 36;
v0000000001187340_37 .array/port v0000000001187340, 37;
v0000000001187340_38 .array/port v0000000001187340, 38;
E_0000000001102660/9 .event edge, v0000000001187340_35, v0000000001187340_36, v0000000001187340_37, v0000000001187340_38;
v0000000001187340_39 .array/port v0000000001187340, 39;
v0000000001187340_40 .array/port v0000000001187340, 40;
v0000000001187340_41 .array/port v0000000001187340, 41;
v0000000001187340_42 .array/port v0000000001187340, 42;
E_0000000001102660/10 .event edge, v0000000001187340_39, v0000000001187340_40, v0000000001187340_41, v0000000001187340_42;
v0000000001187340_43 .array/port v0000000001187340, 43;
v0000000001187340_44 .array/port v0000000001187340, 44;
v0000000001187340_45 .array/port v0000000001187340, 45;
v0000000001187340_46 .array/port v0000000001187340, 46;
E_0000000001102660/11 .event edge, v0000000001187340_43, v0000000001187340_44, v0000000001187340_45, v0000000001187340_46;
v0000000001187340_47 .array/port v0000000001187340, 47;
v0000000001187340_48 .array/port v0000000001187340, 48;
v0000000001187340_49 .array/port v0000000001187340, 49;
v0000000001187340_50 .array/port v0000000001187340, 50;
E_0000000001102660/12 .event edge, v0000000001187340_47, v0000000001187340_48, v0000000001187340_49, v0000000001187340_50;
v0000000001187340_51 .array/port v0000000001187340, 51;
v0000000001187340_52 .array/port v0000000001187340, 52;
v0000000001187340_53 .array/port v0000000001187340, 53;
v0000000001187340_54 .array/port v0000000001187340, 54;
E_0000000001102660/13 .event edge, v0000000001187340_51, v0000000001187340_52, v0000000001187340_53, v0000000001187340_54;
v0000000001187340_55 .array/port v0000000001187340, 55;
v0000000001187340_56 .array/port v0000000001187340, 56;
v0000000001187340_57 .array/port v0000000001187340, 57;
v0000000001187340_58 .array/port v0000000001187340, 58;
E_0000000001102660/14 .event edge, v0000000001187340_55, v0000000001187340_56, v0000000001187340_57, v0000000001187340_58;
v0000000001187340_59 .array/port v0000000001187340, 59;
v0000000001187340_60 .array/port v0000000001187340, 60;
v0000000001187340_61 .array/port v0000000001187340, 61;
v0000000001187340_62 .array/port v0000000001187340, 62;
E_0000000001102660/15 .event edge, v0000000001187340_59, v0000000001187340_60, v0000000001187340_61, v0000000001187340_62;
v0000000001187340_63 .array/port v0000000001187340, 63;
v0000000001187340_64 .array/port v0000000001187340, 64;
v0000000001187340_65 .array/port v0000000001187340, 65;
v0000000001187340_66 .array/port v0000000001187340, 66;
E_0000000001102660/16 .event edge, v0000000001187340_63, v0000000001187340_64, v0000000001187340_65, v0000000001187340_66;
v0000000001187340_67 .array/port v0000000001187340, 67;
v0000000001187340_68 .array/port v0000000001187340, 68;
v0000000001187340_69 .array/port v0000000001187340, 69;
v0000000001187340_70 .array/port v0000000001187340, 70;
E_0000000001102660/17 .event edge, v0000000001187340_67, v0000000001187340_68, v0000000001187340_69, v0000000001187340_70;
v0000000001187340_71 .array/port v0000000001187340, 71;
v0000000001187340_72 .array/port v0000000001187340, 72;
v0000000001187340_73 .array/port v0000000001187340, 73;
v0000000001187340_74 .array/port v0000000001187340, 74;
E_0000000001102660/18 .event edge, v0000000001187340_71, v0000000001187340_72, v0000000001187340_73, v0000000001187340_74;
v0000000001187340_75 .array/port v0000000001187340, 75;
v0000000001187340_76 .array/port v0000000001187340, 76;
v0000000001187340_77 .array/port v0000000001187340, 77;
v0000000001187340_78 .array/port v0000000001187340, 78;
E_0000000001102660/19 .event edge, v0000000001187340_75, v0000000001187340_76, v0000000001187340_77, v0000000001187340_78;
v0000000001187340_79 .array/port v0000000001187340, 79;
v0000000001187340_80 .array/port v0000000001187340, 80;
v0000000001187340_81 .array/port v0000000001187340, 81;
v0000000001187340_82 .array/port v0000000001187340, 82;
E_0000000001102660/20 .event edge, v0000000001187340_79, v0000000001187340_80, v0000000001187340_81, v0000000001187340_82;
v0000000001187340_83 .array/port v0000000001187340, 83;
v0000000001187340_84 .array/port v0000000001187340, 84;
v0000000001187340_85 .array/port v0000000001187340, 85;
v0000000001187340_86 .array/port v0000000001187340, 86;
E_0000000001102660/21 .event edge, v0000000001187340_83, v0000000001187340_84, v0000000001187340_85, v0000000001187340_86;
v0000000001187340_87 .array/port v0000000001187340, 87;
v0000000001187340_88 .array/port v0000000001187340, 88;
v0000000001187340_89 .array/port v0000000001187340, 89;
v0000000001187340_90 .array/port v0000000001187340, 90;
E_0000000001102660/22 .event edge, v0000000001187340_87, v0000000001187340_88, v0000000001187340_89, v0000000001187340_90;
v0000000001187340_91 .array/port v0000000001187340, 91;
v0000000001187340_92 .array/port v0000000001187340, 92;
v0000000001187340_93 .array/port v0000000001187340, 93;
v0000000001187340_94 .array/port v0000000001187340, 94;
E_0000000001102660/23 .event edge, v0000000001187340_91, v0000000001187340_92, v0000000001187340_93, v0000000001187340_94;
v0000000001187340_95 .array/port v0000000001187340, 95;
v0000000001187340_96 .array/port v0000000001187340, 96;
v0000000001187340_97 .array/port v0000000001187340, 97;
v0000000001187340_98 .array/port v0000000001187340, 98;
E_0000000001102660/24 .event edge, v0000000001187340_95, v0000000001187340_96, v0000000001187340_97, v0000000001187340_98;
v0000000001187340_99 .array/port v0000000001187340, 99;
v0000000001187340_100 .array/port v0000000001187340, 100;
v0000000001187340_101 .array/port v0000000001187340, 101;
v0000000001187340_102 .array/port v0000000001187340, 102;
E_0000000001102660/25 .event edge, v0000000001187340_99, v0000000001187340_100, v0000000001187340_101, v0000000001187340_102;
v0000000001187340_103 .array/port v0000000001187340, 103;
v0000000001187340_104 .array/port v0000000001187340, 104;
v0000000001187340_105 .array/port v0000000001187340, 105;
v0000000001187340_106 .array/port v0000000001187340, 106;
E_0000000001102660/26 .event edge, v0000000001187340_103, v0000000001187340_104, v0000000001187340_105, v0000000001187340_106;
v0000000001187340_107 .array/port v0000000001187340, 107;
v0000000001187340_108 .array/port v0000000001187340, 108;
v0000000001187340_109 .array/port v0000000001187340, 109;
v0000000001187340_110 .array/port v0000000001187340, 110;
E_0000000001102660/27 .event edge, v0000000001187340_107, v0000000001187340_108, v0000000001187340_109, v0000000001187340_110;
v0000000001187340_111 .array/port v0000000001187340, 111;
v0000000001187340_112 .array/port v0000000001187340, 112;
v0000000001187340_113 .array/port v0000000001187340, 113;
v0000000001187340_114 .array/port v0000000001187340, 114;
E_0000000001102660/28 .event edge, v0000000001187340_111, v0000000001187340_112, v0000000001187340_113, v0000000001187340_114;
v0000000001187340_115 .array/port v0000000001187340, 115;
v0000000001187340_116 .array/port v0000000001187340, 116;
v0000000001187340_117 .array/port v0000000001187340, 117;
v0000000001187340_118 .array/port v0000000001187340, 118;
E_0000000001102660/29 .event edge, v0000000001187340_115, v0000000001187340_116, v0000000001187340_117, v0000000001187340_118;
v0000000001187340_119 .array/port v0000000001187340, 119;
v0000000001187340_120 .array/port v0000000001187340, 120;
v0000000001187340_121 .array/port v0000000001187340, 121;
v0000000001187340_122 .array/port v0000000001187340, 122;
E_0000000001102660/30 .event edge, v0000000001187340_119, v0000000001187340_120, v0000000001187340_121, v0000000001187340_122;
v0000000001187340_123 .array/port v0000000001187340, 123;
v0000000001187340_124 .array/port v0000000001187340, 124;
v0000000001187340_125 .array/port v0000000001187340, 125;
v0000000001187340_126 .array/port v0000000001187340, 126;
E_0000000001102660/31 .event edge, v0000000001187340_123, v0000000001187340_124, v0000000001187340_125, v0000000001187340_126;
v0000000001187340_127 .array/port v0000000001187340, 127;
E_0000000001102660/32 .event edge, v0000000001187340_127;
E_0000000001102660 .event/or E_0000000001102660/0, E_0000000001102660/1, E_0000000001102660/2, E_0000000001102660/3, E_0000000001102660/4, E_0000000001102660/5, E_0000000001102660/6, E_0000000001102660/7, E_0000000001102660/8, E_0000000001102660/9, E_0000000001102660/10, E_0000000001102660/11, E_0000000001102660/12, E_0000000001102660/13, E_0000000001102660/14, E_0000000001102660/15, E_0000000001102660/16, E_0000000001102660/17, E_0000000001102660/18, E_0000000001102660/19, E_0000000001102660/20, E_0000000001102660/21, E_0000000001102660/22, E_0000000001102660/23, E_0000000001102660/24, E_0000000001102660/25, E_0000000001102660/26, E_0000000001102660/27, E_0000000001102660/28, E_0000000001102660/29, E_0000000001102660/30, E_0000000001102660/31, E_0000000001102660/32;
    .scope S_000000000111e600;
T_0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000112d6d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000111e600;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000000000112d6d0_0;
    %inv;
    %assign/vec4 v000000000112d6d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000110d310;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011866c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000011866c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000011866c0_0;
    %store/vec4a v0000000001187340, 4, 0;
    %load/vec4 v00000000011866c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011866c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000000000110d310;
T_3 ;
    %wait E_0000000001102660;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001186d00_0, 0, 32;
    %load/vec4 v00000000011864e0_0;
    %load/vec4 v00000000011864e0_0;
    %pushi/vec4 511, 0, 17;
    %and;
    %ix/vec4 4;
    %load/vec4a v0000000001187340, 4;
    %store/vec4 v0000000001186d00_0, 0, 32;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000110d310;
T_4 ;
    %wait E_00000000011022a0;
    %load/vec4 v0000000001187020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000001186620_0;
    %load/vec4 v00000000011864e0_0;
    %pushi/vec4 511, 0, 17;
    %and;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001187340, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000110cff0;
T_5 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000000000112d9f0_0, 0, 12;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000112d310_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000000000112d4f0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000000000112def0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000112d950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000112de50_0, 0, 32;
T_5.0 ;
    %load/vec4 v000000000112de50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v000000000112de50_0;
    %store/vec4a v000000000112d3b0, 4, 0;
    %load/vec4 v000000000112de50_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000112de50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000000000110cff0;
T_6 ;
    %wait E_0000000001102360;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000112d950_0, 0, 1;
    %load/vec4 v000000000112d310_0;
    %store/vec4 v000000000112da90_0, 0, 2;
    %load/vec4 v000000000112d8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000000000112d9f0_0;
    %store/vec4 v000000000112def0_0, 0, 12;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000000000112ddb0_0;
    %store/vec4 v000000000112def0_0, 0, 12;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000000000112ddb0_0;
    %store/vec4 v000000000112def0_0, 0, 12;
    %load/vec4 v000000000112d310_0;
    %addi 1, 0, 2;
    %store/vec4 v000000000112da90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000112d950_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v000000000112da90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000000000112d3b0, 4;
    %store/vec4 v000000000112def0_0, 0, 12;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %load/vec4 v000000000112def0_0;
    %store/vec4 v000000000112d4f0_0, 0, 12;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000110cff0;
T_7 ;
    %wait E_0000000001101f20;
    %load/vec4 v000000000112d1d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000000000112d9f0_0, 0, 12;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000112d310_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000112d950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000000000112d9f0_0;
    %load/vec4 v000000000112da90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000112d3b0, 0, 4;
T_7.2 ;
    %load/vec4 v000000000112d8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %jmp T_7.8;
T_7.5 ;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000000000112d310_0;
    %addi 1, 0, 2;
    %assign/vec4 v000000000112d310_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v000000000112d310_0;
    %subi 1, 0, 2;
    %assign/vec4 v000000000112d310_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v000000000112d4f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000000000112d9f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000110d180;
T_8 ;
    %vpi_call 7 9 "$readmemh", "roms/microcode.txt", v000000000112d770 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000000000111e920;
T_9 ;
    %vpi_call 5 9 "$readmemh", "roms/instruction_map.txt", v000000000112d090 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000000000111e790;
T_10 ;
    %wait E_0000000001102160;
    %load/vec4 v00000000011872a0_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v00000000011872a0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000001186580_0, 0, 12;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000000001186da0_0;
    %store/vec4 v0000000001186580_0, 0, 12;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000001186580_0, 0, 12;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000001186580_0, 0, 12;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v00000000011872a0_0;
    %parti/s 2, 28, 6;
    %store/vec4 v0000000001186440_0, 0, 2;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000111e790;
T_11 ;
    %wait E_0000000001101f20;
    %load/vec4 v0000000001186f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011877a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011863a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001186300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001187a20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001187700_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000000001186ee0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000000001187200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001187840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001186e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011872a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000001187ca0_0;
    %assign/vec4 v00000000011872a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001103e30;
T_12 ;
    %vpi_call 2 38 "$dumpfile", "vcd/CPUTestBench.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001103e30 {0 0 0};
    %vpi_call 2 41 "$write", "fetch: " {0 0 0};
    %vpi_call 2 42 "$readmemh", "programs/init.txt", v0000000001187340 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001187480_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001186800_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001186800_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001186800_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %vpi_call 2 47 "$display", "All done!" {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000000001103e30;
T_13 ;
    %wait E_00000000011022a0;
    %load/vec4 v0000000001186940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000000001186760_0;
    %pushi/vec4 256, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011875c0_0;
    %pushi/vec4 65537, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001187480_0, 0;
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "CPUTestBench.v";
    "./Clock.v";
    "./CPU.v";
    "./MapROM.v";
    "./Sequencer.v";
    "./CodeROM.v";
