[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortArrayBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 156
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv
n<> u<155> t<Top_level_rule> c<1> l<2:1> el<30:1>
  n<> u<1> t<Null_rule> p<155> s<154> l<2:1> el<1:2>
  n<> u<154> t<Source_text> p<155> c<35> l<2:1> el<29:10>
    n<> u<35> t<Description> p<154> c<34> s<153> l<2:1> el<10:25>
      n<> u<34> t<Interface_declaration> p<35> c<7> l<2:1> el<10:25>
        n<> u<7> t<Interface_nonansi_header> p<34> c<2> s<20> l<2:1> el<2:25>
          n<> u<2> t<INTERFACE> p<7> s<4> l<2:1> el<2:10>
          n<> u<4> t<Interface_identifier> p<7> c<3> s<6> l<2:11> el<2:21>
            n<r5p_bus_if> u<3> t<StringConst> p<4> l<2:11> el<2:21>
          n<> u<6> t<List_of_ports> p<7> c<5> l<2:22> el<2:24>
            n<> u<5> t<Port> p<6> l<2:23> el<2:23>
        n<> u<20> t<Interface_item> p<34> c<19> s<30> l<4:2> el<4:21>
          n<> u<19> t<Non_port_interface_item> p<20> c<18> l<4:2> el<4:21>
            n<> u<18> t<Interface_or_generate_item> p<19> c<17> l<4:2> el<4:21>
              n<> u<17> t<Module_common_item> p<18> c<16> l<4:2> el<4:21>
                n<> u<16> t<Module_or_generate_item_declaration> p<17> c<15> l<4:2> el<4:21>
                  n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<4:2> el<4:21>
                    n<> u<14> t<Data_declaration> p<15> c<13> l<4:2> el<4:21>
                      n<> u<13> t<Variable_declaration> p<14> c<9> l<4:2> el<4:21>
                        n<> u<9> t<Data_type> p<13> c<8> s<12> l<4:2> el<4:7>
                          n<> u<8> t<IntVec_TypeLogic> p<9> l<4:2> el<4:7>
                        n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<4:17> el<4:20>
                          n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<4:17> el<4:20>
                            n<vld> u<10> t<StringConst> p<11> l<4:17> el<4:20>
        n<> u<30> t<Interface_item> p<34> c<29> s<33> l<6:2> el<8:4>
          n<> u<29> t<Non_port_interface_item> p<30> c<28> l<6:2> el<8:4>
            n<> u<28> t<Interface_or_generate_item> p<29> c<27> l<6:2> el<8:4>
              n<> u<27> t<Modport_item> p<28> c<21> l<6:11> el<8:3>
                n<man> u<21> t<StringConst> p<27> s<26> l<6:11> el<6:14>
                n<> u<26> t<Modport_ports_declaration> p<27> c<25> l<7:4> el<7:14>
                  n<> u<25> t<Modport_simple_ports_declaration> p<26> c<22> l<7:4> el<7:14>
                    n<> u<22> t<PortDir_Out> p<25> s<24> l<7:4> el<7:10>
                    n<> u<24> t<Modport_simple_port> p<25> c<23> l<7:11> el<7:14>
                      n<vld> u<23> t<StringConst> p<24> l<7:11> el<7:14>
        n<> u<33> t<ENDINTERFACE> p<34> s<32> l<10:1> el<10:13>
        n<> u<32> t<Interface_identifier> p<34> c<31> l<10:15> el<10:25>
          n<r5p_bus_if> u<31> t<StringConst> p<32> l<10:15> el<10:25>
    n<> u<153> t<Description> p<154> c<152> l<12:1> el<29:10>
      n<> u<152> t<Module_declaration> p<153> c<75> l<12:1> el<29:10>
        n<> u<75> t<Module_ansi_header> p<152> c<36> s<82> l<12:1> el<16:3>
          n<module> u<36> t<Module_keyword> p<75> s<37> l<12:1> el<12:7>
          n<r5p_bus_dec> u<37> t<StringConst> p<75> s<51> l<12:8> el<12:19>
          n<> u<51> t<Parameter_port_list> p<75> c<50> s<74> l<12:20> el<14:2>
            n<> u<50> t<Parameter_port_declaration> p<51> c<40> l<13:3> el<13:22>
              n<> u<40> t<Data_type> p<50> c<38> s<49> l<13:3> el<13:15>
                n<> u<38> t<IntegerAtomType_Int> p<40> s<39> l<13:3> el<13:6>
                n<> u<39> t<Signing_Unsigned> p<40> l<13:7> el<13:15>
              n<> u<49> t<List_of_param_assignments> p<50> c<48> l<13:16> el<13:22>
                n<> u<48> t<Param_assignment> p<49> c<41> l<13:16> el<13:22>
                  n<BN> u<41> t<StringConst> p<48> s<47> l<13:16> el<13:18>
                  n<> u<47> t<Constant_param_expression> p<48> c<46> l<13:21> el<13:22>
                    n<> u<46> t<Constant_mintypmax_expression> p<47> c<45> l<13:21> el<13:22>
                      n<> u<45> t<Constant_expression> p<46> c<44> l<13:21> el<13:22>
                        n<> u<44> t<Constant_primary> p<45> c<43> l<13:21> el<13:22>
                          n<> u<43> t<Primary_literal> p<44> c<42> l<13:21> el<13:22>
                            n<2> u<42> t<IntConst> p<43> l<13:21> el<13:22>
          n<> u<74> t<List_of_port_declarations> p<75> c<73> l<14:2> el<16:2>
            n<> u<73> t<Ansi_port_declaration> p<74> c<55> l<15:3> el<15:27>
              n<> u<55> t<Interface_port_header> p<73> c<54> s<56> l<15:3> el<15:17>
                n<> u<54> t<Interface_identifier> p<55> c<52> l<15:3> el<15:17>
                  n<r5p_bus_if> u<52> t<StringConst> p<54> s<53> l<15:3> el<15:13>
                  n<man> u<53> t<StringConst> p<54> l<15:14> el<15:17>
              n<m> u<56> t<StringConst> p<73> s<72> l<15:18> el<15:19>
              n<> u<72> t<Unpacked_dimension> p<73> c<71> l<15:19> el<15:27>
                n<> u<71> t<Constant_range> p<72> c<66> l<15:20> el<15:26>
                  n<> u<66> t<Constant_expression> p<71> c<60> s<70> l<15:20> el<15:24>
                    n<> u<60> t<Constant_expression> p<66> c<59> s<65> l<15:20> el<15:22>
                      n<> u<59> t<Constant_primary> p<60> c<58> l<15:20> el<15:22>
                        n<> u<58> t<Primary_literal> p<59> c<57> l<15:20> el<15:22>
                          n<BN> u<57> t<StringConst> p<58> l<15:20> el<15:22>
                    n<> u<65> t<BinOp_Minus> p<66> s<64> l<15:22> el<15:23>
                    n<> u<64> t<Constant_expression> p<66> c<63> l<15:23> el<15:24>
                      n<> u<63> t<Constant_primary> p<64> c<62> l<15:23> el<15:24>
                        n<> u<62> t<Primary_literal> p<63> c<61> l<15:23> el<15:24>
                          n<1> u<61> t<IntConst> p<62> l<15:23> el<15:24>
                  n<> u<70> t<Constant_expression> p<71> c<69> l<15:25> el<15:26>
                    n<> u<69> t<Constant_primary> p<70> c<68> l<15:25> el<15:26>
                      n<> u<68> t<Primary_literal> p<69> c<67> l<15:25> el<15:26>
                        n<0> u<67> t<IntConst> p<68> l<15:25> el<15:26>
        n<> u<82> t<Non_port_module_item> p<152> c<81> s<150> l<18:1> el<18:10>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<18:1> el<18:10>
            n<> u<80> t<Module_common_item> p<81> c<79> l<18:1> el<18:10>
              n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<18:1> el<18:10>
                n<> u<78> t<Genvar_declaration> p<79> c<77> l<18:1> el<18:10>
                  n<> u<77> t<Identifier_list> p<78> c<76> l<18:8> el<18:9>
                    n<i> u<76> t<StringConst> p<77> l<18:8> el<18:9>
        n<> u<150> t<Non_port_module_item> p<152> c<149> s<151> l<20:1> el<26:12>
          n<> u<149> t<Generate_region> p<150> c<147> l<20:1> el<26:12>
            n<> u<147> t<Generate_item> p<149> c<146> s<148> l<21:1> el<25:14>
              n<> u<146> t<Module_or_generate_item> p<147> c<145> l<21:1> el<25:14>
                n<> u<145> t<Module_common_item> p<146> c<144> l<21:1> el<25:14>
                  n<> u<144> t<Loop_generate_construct> p<145> c<88> l<21:1> el<25:14>
                    n<> u<88> t<Genvar_initialization> p<144> c<83> s<98> l<21:6> el<21:9>
                      n<i> u<83> t<StringConst> p<88> s<87> l<21:6> el<21:7>
                      n<> u<87> t<Constant_expression> p<88> c<86> l<21:8> el<21:9>
                        n<> u<86> t<Constant_primary> p<87> c<85> l<21:8> el<21:9>
                          n<> u<85> t<Primary_literal> p<86> c<84> l<21:8> el<21:9>
                            n<0> u<84> t<IntConst> p<85> l<21:8> el<21:9>
                    n<> u<98> t<Constant_expression> p<144> c<92> s<101> l<21:11> el<21:15>
                      n<> u<92> t<Constant_expression> p<98> c<91> s<97> l<21:11> el<21:12>
                        n<> u<91> t<Constant_primary> p<92> c<90> l<21:11> el<21:12>
                          n<> u<90> t<Primary_literal> p<91> c<89> l<21:11> el<21:12>
                            n<i> u<89> t<StringConst> p<90> l<21:11> el<21:12>
                      n<> u<97> t<BinOp_Less> p<98> s<96> l<21:12> el<21:13>
                      n<> u<96> t<Constant_expression> p<98> c<95> l<21:13> el<21:15>
                        n<> u<95> t<Constant_primary> p<96> c<94> l<21:13> el<21:15>
                          n<> u<94> t<Primary_literal> p<95> c<93> l<21:13> el<21:15>
                            n<BN> u<93> t<StringConst> p<94> l<21:13> el<21:15>
                    n<> u<101> t<Genvar_iteration> p<144> c<99> s<143> l<21:17> el<21:20>
                      n<i> u<99> t<StringConst> p<101> s<100> l<21:17> el<21:18>
                      n<> u<100> t<IncDec_PlusPlus> p<101> l<21:18> el<21:20>
                    n<> u<143> t<Generate_item> p<144> c<142> l<21:22> el<25:14>
                      n<> u<142> t<Generate_begin_end_block> p<143> c<102> l<21:22> el<25:14>
                        n<gen_loop> u<102> t<StringConst> p<142> s<139> l<21:29> el<21:37>
                        n<> u<139> t<Generate_item> p<142> c<138> s<141> l<23:3> el<23:39>
                          n<> u<138> t<Module_or_generate_item> p<139> c<137> l<23:3> el<23:39>
                            n<> u<137> t<Module_common_item> p<138> c<136> l<23:3> el<23:39>
                              n<> u<136> t<Continuous_assign> p<137> c<135> l<23:3> el<23:39>
                                n<> u<135> t<List_of_net_assignments> p<136> c<134> l<23:10> el<23:38>
                                  n<> u<134> t<Net_assignment> p<135> c<113> l<23:10> el<23:38>
                                    n<> u<113> t<Net_lvalue> p<134> c<110> s<133> l<23:10> el<23:18>
                                      n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<23:10> el<23:18>
                                        n<> u<109> t<Hierarchical_identifier> p<110> c<103> l<23:10> el<23:18>
                                          n<m> u<103> t<StringConst> p<109> s<107> l<23:10> el<23:11>
                                          n<> u<107> t<Constant_expression> p<109> c<106> s<108> l<23:12> el<23:13>
                                            n<> u<106> t<Constant_primary> p<107> c<105> l<23:12> el<23:13>
                                              n<> u<105> t<Primary_literal> p<106> c<104> l<23:12> el<23:13>
                                                n<i> u<104> t<StringConst> p<105> l<23:12> el<23:13>
                                          n<vld> u<108> t<StringConst> p<109> l<23:15> el<23:18>
                                      n<> u<112> t<Constant_select> p<113> c<111> l<23:19> el<23:19>
                                        n<> u<111> t<Constant_bit_select> p<112> l<23:19> el<23:19>
                                    n<> u<133> t<Expression> p<134> c<123> l<23:21> el<23:38>
                                      n<> u<123> t<Expression> p<133> c<122> s<132> l<23:21> el<23:29>
                                        n<> u<122> t<Primary> p<123> c<121> l<23:21> el<23:29>
                                          n<> u<121> t<Complex_func_call> p<122> c<114> l<23:21> el<23:29>
                                            n<s_dec> u<114> t<StringConst> p<121> s<120> l<23:21> el<23:26>
                                            n<> u<120> t<Select> p<121> c<119> l<23:26> el<23:29>
                                              n<> u<119> t<Bit_select> p<120> c<118> l<23:26> el<23:29>
                                                n<> u<118> t<Expression> p<119> c<117> l<23:27> el<23:28>
                                                  n<> u<117> t<Primary> p<118> c<116> l<23:27> el<23:28>
                                                    n<> u<116> t<Primary_literal> p<117> c<115> l<23:27> el<23:28>
                                                      n<i> u<115> t<StringConst> p<116> l<23:27> el<23:28>
                                      n<> u<132> t<QMARK> p<133> s<127> l<23:30> el<23:31>
                                      n<> u<127> t<Expression> p<133> c<126> s<131> l<23:32> el<23:33>
                                        n<> u<126> t<Primary> p<127> c<125> l<23:32> el<23:33>
                                          n<> u<125> t<Primary_literal> p<126> c<124> l<23:32> el<23:33>
                                            n<1> u<124> t<IntConst> p<125> l<23:32> el<23:33>
                                      n<> u<131> t<Expression> p<133> c<130> l<23:36> el<23:38>
                                        n<> u<130> t<Primary> p<131> c<129> l<23:36> el<23:38>
                                          n<> u<129> t<Primary_literal> p<130> c<128> l<23:36> el<23:38>
                                            n<> u<128> t<Number_Tick0> p<129> l<23:36> el<23:38>
                        n<> u<141> t<END> p<142> s<140> l<25:1> el<25:4>
                        n<gen_loop> u<140> t<StringConst> p<142> l<25:6> el<25:14>
            n<> u<148> t<ENDGENERATE> p<149> l<26:1> el<26:12>
        n<> u<151> t<ENDMODULE> p<152> l<29:1> el<29:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv:2:1: No timescale set for "r5p_bus_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv:12:1: No timescale set for "r5p_bus_dec".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv:12:1: Compile module "work@r5p_bus_dec".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv:2:1: Compile interface "work@r5p_bus_if".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
Begin                                                  1
Constant                                               3
Design                                                 1
GenRegion                                              1
IODecl                                                 1
IntTypespec                                            1
Interface                                              1
InterfaceTypespec                                      2
LogicNet                                               2
LogicTypespec                                          1
Modport                                                1
Module                                                 1
Operation                                              1
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  1
RefObj                                                 2
RefTypespec                                            5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortArrayBind/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ModPortArrayBind/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ModPortArrayBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallInterfaces:
\_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@r5p_bus_if
  |vpiDefName:work@r5p_bus_if
  |vpiNet:
  \_LogicNet: (work@r5p_bus_if.vld), line:4:17, endln:4:20
    |vpiParent:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
    |vpiTypespec:
    \_RefTypespec: (work@r5p_bus_if.vld)
      |vpiParent:
      \_LogicNet: (work@r5p_bus_if.vld), line:4:17, endln:4:20
      |vpiFullName:work@r5p_bus_if.vld
      |vpiActual:
      \_LogicTypespec: , line:4:2, endln:4:7
    |vpiName:vld
    |vpiFullName:work@r5p_bus_if.vld
    |vpiNetType:36
  |vpiModport:
  \_Modport: (man), line:6:11, endln:6:14
    |vpiParent:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
    |vpiName:man
    |vpiIODecl:
    \_IODecl: (vld), line:7:11, endln:7:14
      |vpiParent:
      \_Modport: (man), line:6:11, endln:6:14
      |vpiDirection:2
      |vpiName:vld
  |vpiEndLabel:r5p_bus_if
|uhdmallModules:
\_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@r5p_bus_dec
  |vpiParameter:
  \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:18
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (work@r5p_bus_dec.BN)
      |vpiParent:
      \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:18
      |vpiFullName:work@r5p_bus_dec.BN
      |vpiActual:
      \_IntTypespec: , line:13:3, endln:13:15
    |vpiName:BN
    |vpiFullName:work@r5p_bus_dec.BN
  |vpiParamAssign:
  \_ParamAssign: , line:13:16, endln:13:22
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiRhs:
    \_Constant: , line:13:21, endln:13:22
      |vpiParent:
      \_ParamAssign: , line:13:16, endln:13:22
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_RefTypespec: (work@r5p_bus_dec)
        |vpiParent:
        \_Constant: , line:13:21, endln:13:22
        |vpiFullName:work@r5p_bus_dec
        |vpiActual:
        \_IntTypespec: , line:13:3, endln:13:15
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:18
  |vpiDefName:work@r5p_bus_dec
  |vpiNet:
  \_LogicNet: (work@r5p_bus_dec.m), line:15:18, endln:15:19
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiName:m
    |vpiFullName:work@r5p_bus_dec.m
  |vpiPort:
  \_Port: (m), line:15:18, endln:15:19
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiName:m
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@r5p_bus_dec.m.m), line:15:18, endln:15:19
      |vpiParent:
      \_Port: (m), line:15:18, endln:15:19
      |vpiName:m
      |vpiFullName:work@r5p_bus_dec.m.m
      |vpiActual:
      \_LogicNet: (work@r5p_bus_dec.m), line:15:18, endln:15:19
    |vpiTypedef:
    \_RefTypespec: (work@r5p_bus_dec.m)
      |vpiParent:
      \_Port: (m), line:15:18, endln:15:19
      |vpiFullName:work@r5p_bus_dec.m
      |vpiActual:
      \_ArrayTypespec: , line:15:3, endln:15:27
  |vpiGenStmt:
  \_GenRegion: 
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiStmt:
    \_Begin: (work@r5p_bus_dec)
      |vpiParent:
      \_GenRegion: 
      |vpiFullName:work@r5p_bus_dec
\_weaklyReferenced:
\_IntTypespec: , line:13:3, endln:13:15
  |vpiParent:
  \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:18
\_LogicTypespec: , line:4:2, endln:4:7
\_ArrayTypespec: , line:15:3, endln:15:27
  |vpiParent:
  \_Port: (m), line:15:18, endln:15:19
  |vpiArrayType:1
  |vpiRange:
  \_Range: , line:15:19, endln:15:27
    |vpiParent:
    \_ArrayTypespec: , line:15:3, endln:15:27
    |vpiLeftRange:
    \_Operation: , line:15:20, endln:15:24
      |vpiParent:
      \_Range: , line:15:19, endln:15:27
      |vpiOpType:11
      |vpiOperand:
      \_RefObj: (work@r5p_bus_dec.m.BN), line:15:20, endln:15:22
        |vpiParent:
        \_Operation: , line:15:20, endln:15:24
        |vpiName:BN
        |vpiFullName:work@r5p_bus_dec.m.BN
      |vpiOperand:
      \_Constant: , line:15:23, endln:15:24
        |vpiParent:
        \_Operation: , line:15:20, endln:15:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:15:25, endln:15:26
      |vpiParent:
      \_Range: , line:15:19, endln:15:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_RefTypespec: (work@r5p_bus_dec.m)
    |vpiParent:
    \_ArrayTypespec: , line:15:3, endln:15:27
    |vpiFullName:work@r5p_bus_dec.m
    |vpiActual:
    \_InterfaceTypespec: (man), line:15:14, endln:15:17
\_InterfaceTypespec: (man), line:15:14, endln:15:17
  |vpiParent:
  \_InterfaceTypespec: (r5p_bus_if), line:15:3, endln:15:13
  |vpiName:man
  |vpiIsModPort:1
\_InterfaceTypespec: (r5p_bus_if), line:15:3, endln:15:13
  |vpiName:r5p_bus_if
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
