# Reading pref.tcl
# do Homework3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/xor_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:49 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/xor_32bit.v 
# -- Compiling module xor_32bit
# 
# Top level modules:
# 	xor_32bit
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/slt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/slt.v 
# -- Compiling module slt
# 
# Top level modules:
# 	slt
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/or_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/or_32bit.v 
# -- Compiling module or_32bit
# 
# Top level modules:
# 	or_32bit
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/or_3bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/or_3bit.v 
# -- Compiling module or_3bit
# 
# Top level modules:
# 	or_3bit
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/not_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/not_32bit.v 
# -- Compiling module not_32bit
# 
# Top level modules:
# 	not_32bit
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/nor_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/nor_32bit.v 
# -- Compiling module nor_32bit
# 
# Top level modules:
# 	nor_32bit
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/mux3x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/mux3x8.v 
# -- Compiling module mux3x8
# 
# Top level modules:
# 	mux3x8
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/full_adder1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/full_adder1bit.v 
# -- Compiling module full_adder1bit
# 
# Top level modules:
# 	full_adder1bit
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/detect_overflow.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:50 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/detect_overflow.v 
# -- Compiling module detect_overflow
# 
# Top level modules:
# 	detect_overflow
# End time: 21:46:50 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/carry_lookahead_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/carry_lookahead_logic.v 
# -- Compiling module carry_lookahead_logic
# 
# Top level modules:
# 	carry_lookahead_logic
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/carry_lookahead_adder_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/carry_lookahead_adder_16bit.v 
# -- Compiling module carry_lookahead_adder_16bit
# 
# Top level modules:
# 	carry_lookahead_adder_16bit
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/carry_lookahead_adder_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/carry_lookahead_adder_4bit.v 
# -- Compiling module carry_lookahead_adder_4bit
# 
# Top level modules:
# 	carry_lookahead_adder_4bit
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/and_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/and_32bit.v 
# -- Compiling module and_32bit
# 
# Top level modules:
# 	and_32bit
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/sign_extend_alu32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/sign_extend_alu32bit.v 
# -- Compiling module sign_extend_alu32bit
# 
# Top level modules:
# 	sign_extend_alu32bit
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3 {C:/Users/akif_/Desktop/quartus/homework3/mips.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3" C:/Users/akif_/Desktop/quartus/homework3/mips.v 
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/and_6bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/and_6bit.v 
# -- Compiling module and_6bit
# 
# Top level modules:
# 	and_6bit
# End time: 21:46:51 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/or_6bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:51 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/or_6bit.v 
# -- Compiling module or_6bit
# 
# Top level modules:
# 	or_6bit
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/or_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/or_4bit.v 
# -- Compiling module or_4bit
# 
# Top level modules:
# 	or_4bit
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/and_3bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/and_3bit.v 
# -- Compiling module and_3bit
# 
# Top level modules:
# 	and_3bit
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/shift_left_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/shift_left_2.v 
# -- Compiling module shift_left_2
# 
# Top level modules:
# 	shift_left_2
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/sign_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/sign_extend.v 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/program_counter_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/program_counter_adder.v 
# -- Compiling module program_counter_adder
# 
# Top level modules:
# 	program_counter_adder
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/mux2x1_5bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/mux2x1_5bit.v 
# -- Compiling module mux2x1_5bit
# 
# Top level modules:
# 	mux2x1_5bit
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/or_5bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:52 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/or_5bit.v 
# -- Compiling module or_5bit
# 
# Top level modules:
# 	or_5bit
# End time: 21:46:52 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/not_5bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:53 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/not_5bit.v 
# -- Compiling module not_5bit
# 
# Top level modules:
# 	not_5bit
# End time: 21:46:53 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/and_5bitm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:53 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/and_5bitm.v 
# -- Compiling module and_5bitm
# 
# Top level modules:
# 	and_5bitm
# End time: 21:46:53 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/instruction_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:53 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/instruction_block.v 
# -- Compiling module instruction_block
# 
# Top level modules:
# 	instruction_block
# End time: 21:46:53 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/register_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:53 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/register_block.v 
# -- Compiling module register_block
# 
# Top level modules:
# 	register_block
# End time: 21:46:53 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/memory_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:53 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/memory_block.v 
# -- Compiling module memory_block
# ** Warning: C:/Users/akif_/Desktop/quartus/homework3/my_modules/memory_block.v(25): (vlog-2182) 'data_memory' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	memory_block
# End time: 21:46:53 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules {C:/Users/akif_/Desktop/quartus/homework3/my_modules/mips_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:46:53 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/akif_/Desktop/quartus/homework3/my_modules" C:/Users/akif_/Desktop/quartus/homework3/my_modules/mips_testbench.v 
# -- Compiling module mips_testbench
# 
# Top level modules:
# 	mips_testbench
# End time: 21:46:53 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mips_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mips_testbench 
# Start time: 21:46:53 on Jan 19,2024
# Loading work.mips_testbench
# Loading work.mips
# Loading work.program_counter_adder
# Loading work.sign_extend
# Loading work.adder
# Loading work.sign_extend_alu32bit
# Loading work.xor_32bit
# Loading work.carry_lookahead_adder_16bit
# Loading work.carry_lookahead_adder_4bit
# Loading work.carry_lookahead_logic
# Loading work.full_adder1bit
# Loading work.and_3bit
# Loading work.or_3bit
# Loading work.instruction_block
# Loading work.control_unit
# Loading work.and_6bit
# Loading work.or_4bit
# Loading work.or_6bit
# Loading work.mux2x1_5bit
# Loading work.not_5bit
# Loading work.and_5bitm
# Loading work.or_5bit
# Loading work.mux2x1
# Loading work.not_32bit
# Loading work.and_32bit
# Loading work.or_32bit
# Loading work.register_block
# Loading work.memory_block
# Loading work.alu_control
# Loading work.alu
# Loading work.nor_32bit
# Loading work.slt
# Loading work.detect_overflow
# Loading work.mux3x8
# Loading work.shift_left_2
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (36) for port 'D1'. The port definition is at: C:/Users/akif_/Desktop/quartus/homework3/my_modules/alu_modules/mux2x1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /mips_testbench/UUT/jump_mux File: C:/Users/akif_/Desktop/quartus/homework3/mips.v Line: 75
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/akif_/Desktop/quartus/homework3/my_modules/mips_testbench.v(17)
#    Time: 310 ps  Iteration: 0  Instance: /mips_testbench
# 1
# Break in Module mips_testbench at C:/Users/akif_/Desktop/quartus/homework3/my_modules/mips_testbench.v line 17
# End time: 22:00:33 on Jan 19,2024, Elapsed time: 0:13:40
# Errors: 0, Warnings: 1
