EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# MCIMX6Z0DVM09AB
#
DEF MCIMX6Z0DVM09AB U 0 40 Y Y 8 L N
F0 "U" -1300 1250 50 H V L BNN
F1 "MCIMX6Z0DVM09AB" -1300 -1250 50 H V L BNN
F2 "BGA289C80P17X17_1400X1400X132" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "1.32mm" 0 0 50 H I L BNN "MAXIMUM_PACKAGE_HEIGHT"
F5 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
F6 "NXP" 0 0 50 H I L BNN "MANUFACTURER"
F7 "0" 0 0 50 H I L BNN "PARTREV"
F8 "MCIMX6Z0DVM09AB" 0 0 50 H I L BNN "SNAPEDA_PN"
DRAW
S -1300 -1200 1300 1200 1 0 10 f
X NVCC_PLL P13 1500 1100 200 L 40 40 1 0 W 
X BOOT_MODE0 T10 -1500 500 200 R 40 40 1 0 I 
X BOOT_MODE1 U10 -1500 400 200 R 40 40 1 0 I 
X CCM_CLK1_N P16 -1500 200 200 R 40 40 1 0 I C
X CCM_CLK1_P P17 -1500 100 200 R 40 40 1 0 I C
X I2C2_SCL F17 -1500 -200 200 R 40 40 1 0 I C
X I2C2_SDA G13 -1500 -300 200 R 40 40 1 0 B 
X ONOFF R8 -1500 900 200 R 40 40 1 0 I 
X POR_B P8 -1500 800 200 R 40 40 1 0 I 
X RTC_XTALI T11 -1500 -800 200 R 40 40 1 0 I 
X TEST_MODE N7 -1500 700 200 R 40 40 1 0 I 
X XTALI T16 -1500 -500 200 R 40 40 1 0 I 
X USB_OTG1_CHD_B U16 1500 500 200 L 40 40 1 0 B 
X USB_OTG1_DN T15 1500 400 200 L 40 40 1 0 B 
X USB_OTG1_DP U15 1500 300 200 L 40 40 1 0 B 
X USB_OTG1_VBUS T12 1500 200 200 L 40 40 1 0 W 
X USB_OTG2_DN T13 1500 100 200 L 40 40 1 0 B 
X USB_OTG2_DP U13 1500 0 200 L 40 40 1 0 B 
X USB_OTG2_VBUS U12 1500 -100 200 L 40 40 1 0 W 
X CCM_PMIC_STBY_REQ U9 -1500 0 200 R 40 40 1 0 O 
X GPANIO R13 1500 900 200 L 40 40 1 0 B 
X RTC_XTALO U11 -1500 -900 200 R 40 40 1 0 O 
X SNVS_PMIC_ON_REQ T9 1500 700 200 L 40 40 1 0 O 
X XTALO T17 -1500 -600 200 R 40 40 1 0 O 
X NGND_KEL0 M12 1500 -1100 200 L 40 40 1 0 W 
X JTAG_MOD P15 1500 -300 200 L 40 40 1 0 I 
X JTAG_TCK M14 1500 -400 200 L 40 40 1 0 I C
X JTAG_TDI N16 1500 -500 200 L 40 40 1 0 I 
X JTAG_TDO N15 1500 -600 200 L 40 40 1 0 O 
X JTAG_TMS P14 1500 -700 200 L 40 40 1 0 I 
X JTAG_TRST_B N14 1500 -800 200 L 40 40 1 0 I 
S -1000 -1900 1000 1800 2 0 10 f
X DRAM_VREF P4 1200 1700 200 L 40 40 2 0 W 
X NVCC_DRAM G6 1200 1600 200 L 40 40 2 0 W 
X NVCC_DRAM H6 1200 1600 200 L 40 40 2 0 W 
X NVCC_DRAM J6 1200 1600 200 L 40 40 2 0 W 
X NVCC_DRAM K6 1200 1600 200 L 40 40 2 0 W 
X NVCC_DRAM L6 1200 1600 200 L 40 40 2 0 W 
X NVCC_DRAM M6 1200 1600 200 L 40 40 2 0 W 
X NVCC_DRAM_2P5 N6 1200 1500 200 L 40 40 2 0 W 
X DRAM_DATA00 T4 -1200 -300 200 R 40 40 2 0 I 
X DRAM_DATA01 U6 -1200 -400 200 R 40 40 2 0 I 
X DRAM_DATA02 T6 -1200 -500 200 R 40 40 2 0 I 
X DRAM_DATA03 U7 -1200 -600 200 R 40 40 2 0 I 
X DRAM_DATA04 U8 -1200 -700 200 R 40 40 2 0 I 
X DRAM_DATA05 T8 -1200 -800 200 R 40 40 2 0 I 
X DRAM_DATA06 T5 -1200 -900 200 R 40 40 2 0 I 
X DRAM_DATA07 U4 -1200 -1000 200 R 40 40 2 0 I 
X DRAM_DATA08 U2 -1200 -1100 200 R 40 40 2 0 I 
X DRAM_DATA09 U3 -1200 -1200 200 R 40 40 2 0 I 
X DRAM_DATA10 U5 -1200 -1300 200 R 40 40 2 0 I 
X DRAM_DATA11 R4 -1200 -1400 200 R 40 40 2 0 I 
X DRAM_DATA12 P5 -1200 -1500 200 R 40 40 2 0 I 
X DRAM_DATA13 P3 -1200 -1600 200 R 40 40 2 0 I 
X DRAM_DATA14 R2 -1200 -1700 200 R 40 40 2 0 I 
X DRAM_DATA15 R1 -1200 -1800 200 R 40 40 2 0 I 
X DRAM_SDCLK0_N P2 -1200 1300 200 R 40 40 2 0 I C
X DRAM_SDCLK0_P P1 -1200 1200 200 R 40 40 2 0 I C
X DRAM_SDQS0_N P7 -1200 900 200 R 40 40 2 0 I 
X DRAM_SDQS0_P P6 -1200 1000 200 R 40 40 2 0 I 
X DRAM_SDQS1_N T2 -1200 600 200 R 40 40 2 0 I 
X DRAM_SDQS1_P T1 -1200 700 200 R 40 40 2 0 I 
X DRAM_ZQPAD N4 -1200 400 200 R 40 40 2 0 I 
X DRAM_ADDR00 L5 1200 -300 200 L 40 40 2 0 O 
X DRAM_ADDR01 H2 1200 -400 200 L 40 40 2 0 O 
X DRAM_ADDR02 K1 1200 -500 200 L 40 40 2 0 O 
X DRAM_ADDR03 M2 1200 -600 200 L 40 40 2 0 O 
X DRAM_ADDR04 K4 1200 -700 200 L 40 40 2 0 O 
X DRAM_ADDR05 L1 1200 -800 200 L 40 40 2 0 O 
X DRAM_ADDR06 G2 1200 -900 200 L 40 40 2 0 O 
X DRAM_ADDR07 H4 1200 -1000 200 L 40 40 2 0 O 
X DRAM_ADDR08 J4 1200 -1100 200 L 40 40 2 0 O 
X DRAM_ADDR09 L2 1200 -1200 200 L 40 40 2 0 O 
X DRAM_ADDR10 M4 1200 -1300 200 L 40 40 2 0 O 
X DRAM_ADDR11 K3 1200 -1400 200 L 40 40 2 0 O 
X DRAM_ADDR12 L4 1200 -1500 200 L 40 40 2 0 O 
X DRAM_ADDR13 H3 1200 -1600 200 L 40 40 2 0 O 
X DRAM_ADDR14 G1 1200 -1700 200 L 40 40 2 0 O 
X DRAM_ADDR15 K5 1200 -1800 200 L 40 40 2 0 O 
X DRAM_CAS_B J2 1200 1300 200 L 40 40 2 0 O 
X DRAM_CS0_B N2 1200 1200 200 L 40 40 2 0 O 
X DRAM_CS1_B H5 1200 1100 200 L 40 40 2 0 O 
X DRAM_DQM0 T7 1200 1000 200 L 40 40 2 0 O 
X DRAM_DQM1 T3 1200 900 200 L 40 40 2 0 O 
X DRAM_ODT0 N1 1200 800 200 L 40 40 2 0 O 
X DRAM_ODT1 F1 1200 700 200 L 40 40 2 0 O 
X DRAM_RAS_B M5 1200 600 200 L 40 40 2 0 O 
X DRAM_RESET G4 1200 500 200 L 40 40 2 0 O 
X DRAM_SDBA0 M1 1200 400 200 L 40 40 2 0 O 
X DRAM_SDBA1 H1 1200 300 200 L 40 40 2 0 O 
X DRAM_SDBA2 K2 1200 200 200 L 40 40 2 0 O 
X DRAM_SDCKE0 M3 1200 100 200 L 40 40 2 0 O 
X DRAM_SDCKE1 J3 1200 0 200 L 40 40 2 0 O 
X DRAM_SDWE_B J1 1200 -100 200 L 40 40 2 0 O 
S -800 -2200 800 2200 3 0 10 f
X NVCC_GPIO J13 1000 2100 200 L 40 40 3 0 W 
X NVCC_GPIO3 E13 1000 2000 200 L 40 40 3 0 W 
X GPIO1_IO00 K13 -1000 1800 200 R 40 40 3 0 B 
X GPIO1_IO01 L15 -1000 1700 200 R 40 40 3 0 B 
X GPIO1_IO02 L14 -1000 1600 200 R 40 40 3 0 B 
X GPIO1_IO03 L17 -1000 1500 200 R 40 40 3 0 B 
X GPIO1_IO04 M16 -1000 1400 200 R 40 40 3 0 B 
X GPIO1_IO05 M17 -1000 1300 200 R 40 40 3 0 B 
X GPIO1_IO06 K17 -1000 1200 200 R 40 40 3 0 B 
X GPIO1_IO07 L16 -1000 1100 200 R 40 40 3 0 B 
X GPIO1_IO08 N17 -1000 1000 200 R 40 40 3 0 B 
X GPIO1_IO09 M15 -1000 900 200 R 40 40 3 0 B 
X GPIO3_IO00 A8 -1000 700 200 R 40 40 3 0 B 
X GPIO3_IO01 B8 -1000 600 200 R 40 40 3 0 B 
X GPIO3_IO02 D9 -1000 500 200 R 40 40 3 0 B 
X GPIO3_IO03 C9 -1000 400 200 R 40 40 3 0 B 
X GPIO3_IO04 E9 -1000 300 200 R 40 40 3 0 B 
X GPIO3_IO05 B9 -1000 200 200 R 40 40 3 0 B 
X GPIO3_IO06 A9 -1000 100 200 R 40 40 3 0 B 
X GPIO3_IO07 E10 -1000 0 200 R 40 40 3 0 B 
X GPIO3_IO08 D10 -1000 -100 200 R 40 40 3 0 B 
X GPIO3_IO09 C10 -1000 -200 200 R 40 40 3 0 B 
X GPIO3_IO10 B10 -1000 -300 200 R 40 40 3 0 B 
X GPIO3_IO11 A10 -1000 -400 200 R 40 40 3 0 B 
X GPIO3_IO12 D11 -1000 -500 200 R 40 40 3 0 B 
X GPIO3_IO13 B11 -1000 -600 200 R 40 40 3 0 B 
X GPIO3_IO14 A11 -1000 -700 200 R 40 40 3 0 B 
X GPIO3_IO15 E12 -1000 -800 200 R 40 40 3 0 B 
X GPIO3_IO16 D12 -1000 -900 200 R 40 40 3 0 B 
X GPIO3_IO17 C12 -1000 -1000 200 R 40 40 3 0 B 
X GPIO3_IO18 B12 -1000 -1100 200 R 40 40 3 0 B 
X GPIO3_IO19 A12 -1000 -1200 200 R 40 40 3 0 B 
X GPIO3_IO20 D13 -1000 -1300 200 R 40 40 3 0 B 
X GPIO3_IO21 C13 -1000 -1400 200 R 40 40 3 0 B 
X GPIO3_IO22 B13 -1000 -1500 200 R 40 40 3 0 B 
X GPIO3_IO23 A13 -1000 -1600 200 R 40 40 3 0 B 
X GPIO3_IO24 D14 -1000 -1700 200 R 40 40 3 0 B 
X GPIO3_IO25 C14 -1000 -1800 200 R 40 40 3 0 B 
X GPIO3_IO26 B14 -1000 -1900 200 R 40 40 3 0 B 
X GPIO3_IO27 A14 -1000 -2000 200 R 40 40 3 0 B 
X GPIO3_IO28 B16 -1000 -2100 200 R 40 40 3 0 B 
X GPIO5_IO00 R10 1000 1800 200 L 40 40 3 0 B 
X GPIO5_IO01 R9 1000 1700 200 L 40 40 3 0 B 
X GPIO5_IO02 P11 1000 1600 200 L 40 40 3 0 B 
X GPIO5_IO03 P10 1000 1500 200 L 40 40 3 0 B 
X GPIO5_IO04 P9 1000 1400 200 L 40 40 3 0 B 
X GPIO5_IO05 N8 1000 1300 200 L 40 40 3 0 B 
X GPIO5_IO06 N11 1000 1200 200 L 40 40 3 0 B 
X GPIO5_IO07 N10 1000 1100 200 L 40 40 3 0 B 
X GPIO5_IO08 N9 1000 1000 200 L 40 40 3 0 B 
X GPIO5_IO09 R6 1000 900 200 L 40 40 3 0 B 
S -1000 -1000 1000 1000 4 0 10 f
X NVCC_UART H13 1200 900 200 L 40 40 4 0 W 
X UART1_CTS_B K15 -1200 700 200 R 40 40 4 0 I 
X UART1_RTS_B J14 -1200 600 200 R 40 40 4 0 I 
X UART1_RX_DATA K16 -1200 500 200 R 40 40 4 0 O 
X UART1_TX_DATA K14 -1200 400 200 R 40 40 4 0 I 
X UART2_CTS_B J15 -1200 200 200 R 40 40 4 0 I 
X UART2_RTS_B H14 -1200 100 200 R 40 40 4 0 I 
X UART2_RX_DATA J16 -1200 0 200 R 40 40 4 0 O 
X UART2_TX_DATA J17 -1200 -100 200 R 40 40 4 0 I 
X UART3_CTS_B H15 -1200 -300 200 R 40 40 4 0 I 
X UART3_RTS_B G14 -1200 -400 200 R 40 40 4 0 I 
X UART3_RX_DATA H16 -1200 -500 200 R 40 40 4 0 O 
X UART3_TX_DATA H17 -1200 -600 200 R 40 40 4 0 I 
X UART4_RX_DATA G16 -1200 -800 200 R 40 40 4 0 O 
X UART4_TX_DATA G17 -1200 -900 200 R 40 40 4 0 I 
S -900 -1100 900 1000 5 0 10 f
X NVCC_NAND E7 1100 900 200 L 40 40 5 0 W 
X NAND_ALE B4 -1100 700 200 R 40 40 5 0 I 
X NAND_CE0_B C5 -1100 600 200 R 40 40 5 0 I 
X NAND_CE1_B B5 -1100 500 200 R 40 40 5 0 I 
X NAND_CLE A4 -1100 400 200 R 40 40 5 0 I 
X NAND_DATA00 D7 -1100 -300 200 R 40 40 5 0 B 
X NAND_DATA01 B7 -1100 -400 200 R 40 40 5 0 B 
X NAND_DATA02 A7 -1100 -500 200 R 40 40 5 0 B 
X NAND_DATA03 D6 -1100 -600 200 R 40 40 5 0 B 
X NAND_DATA04 C6 -1100 -700 200 R 40 40 5 0 B 
X NAND_DATA05 B6 -1100 -800 200 R 40 40 5 0 B 
X NAND_DATA06 A6 -1100 -900 200 R 40 40 5 0 B 
X NAND_DATA07 A5 -1100 -1000 200 R 40 40 5 0 B 
X NAND_DQS E6 -1100 300 200 R 40 40 5 0 I 
X NAND_RE_B D8 -1100 200 200 R 40 40 5 0 I 
X NAND_READY_B A3 -1100 100 200 R 40 40 5 0 I 
X NAND_WE_B C8 -1100 0 200 R 40 40 5 0 I 
X NAND_WP_B D5 -1100 -100 200 R 40 40 5 0 I 
S -700 -1100 700 1200 6 0 10 f
X NVCC_SD1 C4 900 1100 200 L 40 40 6 0 W 
X NVCC_SD2 F4 900 1000 200 L 40 40 6 0 W 
X SD1_CLK C1 -900 800 200 R 40 40 6 0 I C
X SD1_CMD C2 -900 700 200 R 40 40 6 0 I 
X SD1_DATA0 B3 -900 600 200 R 40 40 6 0 B 
X SD1_DATA1 B2 -900 500 200 R 40 40 6 0 B 
X SD1_DATA2 B1 -900 400 200 R 40 40 6 0 B 
X SD1_DATA3 A2 -900 300 200 R 40 40 6 0 B 
X SD2_CD_B F5 -900 100 200 R 40 40 6 0 I 
X SD2_CLK F2 -900 0 200 R 40 40 6 0 I C
X SD2_CMD F3 -900 -100 200 R 40 40 6 0 I 
X SD2_DATA0 E4 -900 -300 200 R 40 40 6 0 B 
X SD2_DATA1 E3 -900 -400 200 R 40 40 6 0 B 
X SD2_DATA2 E2 -900 -500 200 R 40 40 6 0 B 
X SD2_DATA3 E1 -900 -600 200 R 40 40 6 0 B 
X SD2_DATA4 D4 -900 -700 200 R 40 40 6 0 B 
X SD2_DATA5 D3 -900 -800 200 R 40 40 6 0 B 
X SD2_DATA6 D2 -900 -900 200 R 40 40 6 0 B 
X SD2_DATA7 D1 -900 -1000 200 R 40 40 6 0 B 
X SD2_WP E5 -900 -200 200 R 40 40 6 0 I 
S -600 -1000 600 1000 7 0 10 f
X NVCC_KPP F13 800 900 200 L 40 40 7 0 W 
X KPP_COL0 E17 -800 700 200 R 40 40 7 0 I 
X KPP_COL1 E15 -800 600 200 R 40 40 7 0 I 
X KPP_COL2 F15 -800 500 200 R 40 40 7 0 I 
X KPP_COL3 D15 -800 400 200 R 40 40 7 0 I 
X KPP_COL4 C16 -800 300 200 R 40 40 7 0 I 
X KPP_COL5 A15 -800 200 200 R 40 40 7 0 I 
X KPP_COL6 B15 -800 100 200 R 40 40 7 0 I 
X KPP_COL7 D16 -800 0 200 R 40 40 7 0 I 
X KPP_ROW0 F16 -800 -200 200 R 40 40 7 0 I 
X KPP_ROW1 E16 -800 -300 200 R 40 40 7 0 I 
X KPP_ROW2 E14 -800 -400 200 R 40 40 7 0 I 
X KPP_ROW3 F14 -800 -500 200 R 40 40 7 0 I 
X KPP_ROW4 C17 -800 -600 200 R 40 40 7 0 I 
X KPP_ROW5 B17 -800 -700 200 R 40 40 7 0 I 
X KPP_ROW6 A16 -800 -800 200 R 40 40 7 0 I 
X KPP_ROW7 D17 -800 -900 200 R 40 40 7 0 I 
S -500 -800 500 700 8 0 10 f
X VSS A1 700 -300 200 L 40 40 8 0 W 
X VSS A17 700 -300 200 L 40 40 8 0 W 
X VSS C3 700 -300 200 L 40 40 8 0 W 
X VSS C7 700 -300 200 L 40 40 8 0 W 
X VSS C11 700 -300 200 L 40 40 8 0 W 
X VSS C15 700 -300 200 L 40 40 8 0 W 
X VSS E8 700 -300 200 L 40 40 8 0 W 
X VSS E11 700 -300 200 L 40 40 8 0 W 
X VSS F6 700 -300 200 L 40 40 8 0 W 
X VSS F7 700 -300 200 L 40 40 8 0 W 
X VSS_1 F8 700 -400 200 L 40 40 8 0 W 
X VSS_1 F9 700 -400 200 L 40 40 8 0 W 
X VSS_1 F10 700 -400 200 L 40 40 8 0 W 
X VSS_1 F11 700 -400 200 L 40 40 8 0 W 
X VSS_1 F12 700 -400 200 L 40 40 8 0 W 
X VSS_1 G3 700 -400 200 L 40 40 8 0 W 
X VSS_1 G5 700 -400 200 L 40 40 8 0 W 
X VSS_1 G7 700 -400 200 L 40 40 8 0 W 
X VSS_1 G12 700 -400 200 L 40 40 8 0 W 
X VSS_1 G15 700 -400 200 L 40 40 8 0 W 
X VSS_2 H7 700 -500 200 L 40 40 8 0 W 
X VSS_2 H12 700 -500 200 L 40 40 8 0 W 
X VSS_2 J5 700 -500 200 L 40 40 8 0 W 
X VSS_2 J7 700 -500 200 L 40 40 8 0 W 
X VSS_2 J12 700 -500 200 L 40 40 8 0 W 
X VSS_2 K7 700 -500 200 L 40 40 8 0 W 
X VSS_2 K12 700 -500 200 L 40 40 8 0 W 
X VSS_2 L3 700 -500 200 L 40 40 8 0 W 
X VSS_2 L7 700 -500 200 L 40 40 8 0 W 
X VSS_2 L12 700 -500 200 L 40 40 8 0 W 
X VSS_3 M7 700 -600 200 L 40 40 8 0 W 
X VSS_3 M8 700 -600 200 L 40 40 8 0 W 
X VSS_3 M9 700 -600 200 L 40 40 8 0 W 
X VSS_3 M10 700 -600 200 L 40 40 8 0 W 
X VSS_3 M11 700 -600 200 L 40 40 8 0 W 
X VSS_3 N3 700 -600 200 L 40 40 8 0 W 
X VSS_3 N5 700 -600 200 L 40 40 8 0 W 
X VSS_3 R3 700 -600 200 L 40 40 8 0 W 
X VSS_3 R5 700 -600 200 L 40 40 8 0 W 
X VSS_3 R7 700 -600 200 L 40 40 8 0 W 
X VSS_4 R11 700 -700 200 L 40 40 8 0 W 
X VSS_4 R16 700 -700 200 L 40 40 8 0 W 
X VSS_4 R17 700 -700 200 L 40 40 8 0 W 
X VSS_4 T14 700 -700 200 L 40 40 8 0 W 
X VSS_4 U1 700 -700 200 L 40 40 8 0 W 
X VSS_4 U14 700 -700 200 L 40 40 8 0 W 
X VSS_4 U17 700 -700 200 L 40 40 8 0 W 
X VDD_ARM_CAP G9 700 600 200 L 40 40 8 0 W 
X VDD_ARM_CAP G10 700 600 200 L 40 40 8 0 W 
X VDD_ARM_CAP G11 700 600 200 L 40 40 8 0 W 
X VDD_ARM_CAP H11 700 600 200 L 40 40 8 0 W 
X VDD_HIGH_CAP R14 700 500 200 L 40 40 8 0 W 
X VDD_HIGH_CAP R15 700 500 200 L 40 40 8 0 W 
X VDD_HIGH_IN L13 700 400 200 L 40 40 8 0 W 
X VDD_HIGH_IN M13 700 400 200 L 40 40 8 0 W 
X VDD_HIGH_IN N13 700 400 200 L 40 40 8 0 W 
X VDD_SNVS_CAP N12 700 300 200 L 40 40 8 0 W 
X VDD_SNVS_IN P12 700 200 200 L 40 40 8 0 W 
X VDD_SOC_CAP G8 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP H8 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP J8 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP J11 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP K8 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP K11 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP L8 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP L9 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP L10 700 100 200 L 40 40 8 0 W 
X VDD_SOC_CAP L11 700 100 200 L 40 40 8 0 W 
X VDD_SOC_IN H9 700 0 200 L 40 40 8 0 W 
X VDD_SOC_IN H10 700 0 200 L 40 40 8 0 W 
X VDD_SOC_IN J9 700 0 200 L 40 40 8 0 W 
X VDD_SOC_IN J10 700 0 200 L 40 40 8 0 W 
X VDD_SOC_IN K9 700 0 200 L 40 40 8 0 W 
X VDD_SOC_IN K10 700 0 200 L 40 40 8 0 W 
X VDD_USB_CAP R12 700 -100 200 L 40 40 8 0 W 
ENDDRAW
ENDDEF
#
# End Library