# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mult_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/FPGA/Desktop/mult_32b_unsigned/src {C:/Users/FPGA/Desktop/mult_32b_unsigned/src/mult_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:45 on Jul 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/FPGA/Desktop/mult_32b_unsigned/src" C:/Users/FPGA/Desktop/mult_32b_unsigned/src/mult_top.v 
# -- Compiling module mult_top
# 
# Top level modules:
# 	mult_top
# End time: 10:16:45 on Jul 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/FPGA/Desktop/mult_32b_unsigned/src {C:/Users/FPGA/Desktop/mult_32b_unsigned/src/mult_shift_add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:46 on Jul 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/FPGA/Desktop/mult_32b_unsigned/src" C:/Users/FPGA/Desktop/mult_32b_unsigned/src/mult_shift_add.v 
# -- Compiling module mult_shift_add
# 
# Top level modules:
# 	mult_shift_add
# End time: 10:16:46 on Jul 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/FPGA/Desktop/mult_32b_unsigned/ip {C:/Users/FPGA/Desktop/mult_32b_unsigned/ip/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:46 on Jul 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/FPGA/Desktop/mult_32b_unsigned/ip" C:/Users/FPGA/Desktop/mult_32b_unsigned/ip/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 10:16:46 on Jul 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/FPGA/Desktop/mult_32b_unsigned/prj/db {C:/Users/FPGA/Desktop/mult_32b_unsigned/prj/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:46 on Jul 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/FPGA/Desktop/mult_32b_unsigned/prj/db" C:/Users/FPGA/Desktop/mult_32b_unsigned/prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 10:16:46 on Jul 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/FPGA/Desktop/mult_32b_unsigned/sim/mult_shift_add_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:00 on Jul 21,2021
# vlog -reportprogress 300 -work work C:/Users/FPGA/Desktop/mult_32b_unsigned/sim/mult_shift_add_tb.v 
# -- Compiling module mult_shift_add_tb
# 
# Top level modules:
# 	mult_shift_add_tb
# End time: 10:17:00 on Jul 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/FPGA/Desktop/mult_32b_unsigned/src/mult_shift_add.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:15 on Jul 21,2021
# vlog -reportprogress 300 -work work C:/Users/FPGA/Desktop/mult_32b_unsigned/src/mult_shift_add.v 
# -- Compiling module mult_shift_add
# 
# Top level modules:
# 	mult_shift_add
# End time: 10:17:15 on Jul 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/FPGA/Desktop/mult_32b_unsigned/src/mult_shift_add.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:16 on Jul 21,2021
# vlog -reportprogress 300 -work work C:/Users/FPGA/Desktop/mult_32b_unsigned/src/mult_shift_add.v 
# -- Compiling module mult_shift_add
# 
# Top level modules:
# 	mult_shift_add
# End time: 10:17:16 on Jul 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.mult_shift_add_tb
# vsim -gui -l msim_transcript work.mult_shift_add_tb 
# Start time: 10:17:26 on Jul 21,2021
# Loading work.mult_shift_add_tb
# Loading work.mult_shift_add
run
restart
add wave -position insertpoint  \
sim:/mult_shift_add_tb/a \
sim:/mult_shift_add_tb/b \
sim:/mult_shift_add_tb/p
run
# End time: 10:18:20 on Jul 21,2021, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
