<stg><name>lstm_function_Pipeline_VITIS_LOOP_104_6</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:1 %sext_ln104_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln104

]]></Node>
<StgValue><ssdm name="sext_ln104_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %sext_ln8_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sext_ln8

]]></Node>
<StgValue><ssdm name="sext_ln8_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:3 %sext_ln104_cast = sext i63 %sext_ln104_read

]]></Node>
<StgValue><ssdm name="sext_ln104_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:4 %sext_ln8_cast = sext i5 %sext_ln8_read

]]></Node>
<StgValue><ssdm name="sext_ln8_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln104 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc70:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc70:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc70:2 %icmp_ln104 = icmp_eq  i6 %i_1, i6 %sext_ln8_cast

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc70:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 62, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc70:4 %add_ln104 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc70:5 %br_ln104 = br i1 %icmp_ln104, void %for.inc70.split, void %for.end72.exitStub

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc70.split:1 %zext_ln104 = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.split:4 %intermediate_addr = getelementptr i16 %intermediate, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="intermediate_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="8">
<![CDATA[
for.inc70.split:5 %x = load i8 %intermediate_addr

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70.split:14 %store_ln104 = store i6 %add_ln104, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="8">
<![CDATA[
for.inc70.split:5 %x = load i8 %intermediate_addr

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="16">
<![CDATA[
for.inc70.split:6 %trunc_ln22 = trunc i16 %x

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc70.split:7 %icmp_ln23 = icmp_sgt  i16 %x, i16 1024

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc70.split:8 %icmp_ln24 = icmp_slt  i16 %x, i16 64512

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc70.split:9 %select_ln23_1 = select i1 %icmp_ln23, i12 256, i12 3840

]]></Node>
<StgValue><ssdm name="select_ln23_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc70.split:10 %or_ln23 = or i1 %icmp_ln23, i1 %icmp_ln24

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc70.split:11 %select_ln23 = select i1 %or_ln23, i12 %select_ln23_1, i12 %trunc_ln22

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.end72.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc70.split:0 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln104_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc70.split:2 %specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc70.split:3 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="12">
<![CDATA[
for.inc70.split:12 %sext_ln106 = sext i12 %select_ln23

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
for.inc70.split:13 %write_ln106 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem_addr, i16 %sext_ln106, i2 3

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc70.split:15 %br_ln104 = br void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="sext_ln8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln8"/></StgValue>
</port>
<port id="51" name="sext_ln104" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln104"/></StgValue>
</port>
<port id="52" name="intermediate" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="intermediate"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="i" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i63" to="sext_ln104_read" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="sext_ln104" to="sext_ln104_read" fromId="51" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i5" to="sext_ln8_read" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="sext_ln8" to="sext_ln8_read" fromId="50" toId="8">
</dataflow>
<dataflow id="61" from="sext_ln104_read" to="sext_ln104_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="62" from="sext_ln8_read" to="sext_ln8_cast" fromId="8" toId="10">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="65" from="gmem" to="specinterface_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="67" from="empty" to="specinterface_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="76" from="empty_1" to="specinterface_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="78" from="empty_2" to="specinterface_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln104" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="i" to="store_ln104" fromId="6" toId="12">
</dataflow>
<dataflow id="94" from="i" to="i_1" fromId="6" toId="14">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="97" from="gmem" to="specbitsmap_ln0" fromId="49" toId="15">
</dataflow>
<dataflow id="98" from="i_1" to="icmp_ln104" fromId="14" toId="16">
</dataflow>
<dataflow id="99" from="sext_ln8_cast" to="icmp_ln104" fromId="10" toId="16">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="100" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="empty" fromId="102" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_104" to="empty" fromId="104" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_106" to="empty" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="i_1" to="add_ln104" fromId="14" toId="18">
</dataflow>
<dataflow id="110" from="StgValue_109" to="add_ln104" fromId="109" toId="18">
</dataflow>
<dataflow id="111" from="icmp_ln104" to="br_ln104" fromId="16" toId="19">
</dataflow>
<dataflow id="112" from="i_1" to="zext_ln104" fromId="14" toId="20">
</dataflow>
<dataflow id="113" from="intermediate" to="intermediate_addr" fromId="52" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_106" to="intermediate_addr" fromId="106" toId="21">
</dataflow>
<dataflow id="115" from="zext_ln104" to="intermediate_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="116" from="intermediate_addr" to="x" fromId="21" toId="22">
</dataflow>
<dataflow id="117" from="add_ln104" to="store_ln104" fromId="18" toId="23">
</dataflow>
<dataflow id="118" from="i" to="store_ln104" fromId="6" toId="23">
</dataflow>
<dataflow id="119" from="intermediate_addr" to="x" fromId="21" toId="24">
</dataflow>
<dataflow id="120" from="x" to="trunc_ln22" fromId="24" toId="25">
</dataflow>
<dataflow id="121" from="x" to="icmp_ln23" fromId="24" toId="26">
</dataflow>
<dataflow id="123" from="StgValue_122" to="icmp_ln23" fromId="122" toId="26">
</dataflow>
<dataflow id="124" from="x" to="icmp_ln24" fromId="24" toId="27">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln24" fromId="125" toId="27">
</dataflow>
<dataflow id="127" from="icmp_ln23" to="select_ln23_1" fromId="26" toId="28">
</dataflow>
<dataflow id="129" from="StgValue_128" to="select_ln23_1" fromId="128" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_130" to="select_ln23_1" fromId="130" toId="28">
</dataflow>
<dataflow id="132" from="icmp_ln23" to="or_ln23" fromId="26" toId="29">
</dataflow>
<dataflow id="133" from="icmp_ln24" to="or_ln23" fromId="27" toId="29">
</dataflow>
<dataflow id="134" from="or_ln23" to="select_ln23" fromId="29" toId="30">
</dataflow>
<dataflow id="135" from="select_ln23_1" to="select_ln23" fromId="28" toId="30">
</dataflow>
<dataflow id="136" from="trunc_ln22" to="select_ln23" fromId="25" toId="30">
</dataflow>
<dataflow id="137" from="gmem" to="gmem_addr" fromId="49" toId="31">
</dataflow>
<dataflow id="138" from="sext_ln104_cast" to="gmem_addr" fromId="9" toId="31">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecPipeline" to="specpipeline_ln105" fromId="139" toId="32">
</dataflow>
<dataflow id="141" from="StgValue_87" to="specpipeline_ln105" fromId="87" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_68" to="specpipeline_ln105" fromId="68" toId="32">
</dataflow>
<dataflow id="143" from="StgValue_68" to="specpipeline_ln105" fromId="68" toId="32">
</dataflow>
<dataflow id="144" from="StgValue_68" to="specpipeline_ln105" fromId="68" toId="32">
</dataflow>
<dataflow id="145" from="empty_0" to="specpipeline_ln105" fromId="71" toId="32">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln104" fromId="146" toId="33">
</dataflow>
<dataflow id="149" from="empty_12" to="specloopname_ln104" fromId="148" toId="33">
</dataflow>
<dataflow id="150" from="select_ln23" to="sext_ln106" fromId="30" toId="34">
</dataflow>
<dataflow id="152" from="_ssdm_op_Write.m_axi.p1i16" to="write_ln106" fromId="151" toId="35">
</dataflow>
<dataflow id="153" from="gmem_addr" to="write_ln106" fromId="31" toId="35">
</dataflow>
<dataflow id="154" from="sext_ln106" to="write_ln106" fromId="34" toId="35">
</dataflow>
<dataflow id="156" from="StgValue_155" to="write_ln106" fromId="155" toId="35">
</dataflow>
<dataflow id="157" from="icmp_ln104" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="158" from="icmp_ln104" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
