#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 04 10:07:04 2015
# Process ID: 5908
# Log file: C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/vivado.log
# Journal file: C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/holm2902/Desktop/FIR_filterDesign' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/tb_FIR_multiStage.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/tb_FIR_multiStage.v:1]
[Wed Nov 04 10:32:50 2015] Launched synth_1...
Run output will be captured here: C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/tb_FIR_multiStage.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/tb_FIR_multiStage.v:1]
[Wed Nov 04 10:33:22 2015] Launched synth_1...
Run output will be captured here: C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/tb_FIR_multiStage.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/tb_FIR_multiStage.v:1]
[Wed Nov 04 10:33:46 2015] Launched synth_1...
Run output will be captured here: C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem_PART2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/tb_FIR_multiStage.v" into library work [C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/tb_FIR_multiStage.v:1]
[Wed Nov 04 10:34:18 2015] Launched synth_1...
Run output will be captured here: C:/Users/holm2902/Desktop/FIR_filter/FIR_filterDesign/FIR_filterDesign.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 04 10:43:34 2015...
