;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -201, <-20
	DJN -1, @-20
	JMZ 821, 103
	SUB @-122, 100
	DJN <-1, @-21
	SUB @-122, 100
	SLT 90, @12
	SUB 20, @12
	SUB #12, @200
	SLT @121, 183
	CMP 12, @10
	SUB -232, <-120
	DJN -1, @64
	SUB @121, 103
	JMZ 821, 103
	SLT @821, 103
	DAT <12, <18
	DJN -1, @64
	JMZ 821, 103
	SUB 12, @10
	SUB -232, <-120
	JMZ 821, 103
	JMZ 821, 103
	SUB @-122, 100
	SUB -232, <-120
	ADD #270, <1
	SLT -0, 4
	ADD 210, 30
	SUB -232, <-120
	SLT @121, 183
	SUB -232, <-120
	ADD #270, <0
	SUB 20, @12
	SUB @-122, 100
	JMZ 0, 901
	ADD 200, 10
	CMP -207, <-120
	ADD #270, <1
	SUB @-127, 100
	ADD 200, 10
	SUB @-122, 100
	SPL 0, -202
	ADD 200, 10
	MOV -201, <-20
	JMZ 821, 103
	SUB @-122, 100
	DJN <-1, @-21
	ADD 210, 60
