Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 31 14:54:35 2023
| Host         : DESKTOP-490OS2L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_stackTower_timing_summary_routed.rpt -pb sintesis_stackTower_timing_summary_routed.pb -rpx sintesis_stackTower_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_stackTower
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_4Hz_aux_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_dificultad_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.304        0.000                      0                  194        0.214        0.000                      0                  194        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.304        0.000                      0                  186        0.214        0.000                      0                  186        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.808        0.000                      0                    8        0.753        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 3.175ns (47.476%)  route 3.513ns (52.524%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.423 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.423    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.757 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.757    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_6
    SLICE_X33Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.433    14.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X33Y28         FDCE (Setup_fdce_C_D)        0.062    15.061    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[25]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 3.154ns (47.310%)  route 3.513ns (52.690%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.423 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.423    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.736 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.736    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_4
    SLICE_X33Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.433    14.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X33Y28         FDCE (Setup_fdce_C_D)        0.062    15.061    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[27]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 3.080ns (46.719%)  route 3.513ns (53.281%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.423 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.423    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.662 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.662    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_5
    SLICE_X33Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.433    14.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X33Y28         FDCE (Setup_fdce_C_D)        0.062    15.061    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[26]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 3.064ns (46.589%)  route 3.513ns (53.411%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.423 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.423    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.646 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.646    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]_i_1_n_7
    SLICE_X33Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.433    14.774    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X33Y28         FDCE (Setup_fdce_C_D)        0.062    15.061    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[24]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.061ns (46.565%)  route 3.513ns (53.435%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.643 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.643    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_6
    SLICE_X33Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.431    14.772    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y27         FDCE (Setup_fdce_C_D)        0.062    15.059    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[21]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 3.040ns (46.394%)  route 3.513ns (53.606%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.622 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.622    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_4
    SLICE_X33Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.431    14.772    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y27         FDCE (Setup_fdce_C_D)        0.062    15.059    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[23]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 2.966ns (45.781%)  route 3.513ns (54.219%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.548 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.548    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_5
    SLICE_X33Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.431    14.772    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y27         FDCE (Setup_fdce_C_D)        0.062    15.059    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[22]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.950ns (45.647%)  route 3.513ns (54.353%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.309 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.309    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.532 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.532    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]_i_1_n_7
    SLICE_X33Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.431    14.772    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y27         FDCE (Setup_fdce_C_D)        0.062    15.059    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[20]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 2.947ns (45.622%)  route 3.513ns (54.378%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.529 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.529    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_6
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    14.771    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[17]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.926ns (45.445%)  route 3.513ns (54.555%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.548     5.069    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.456     5.525 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]/Q
                         net (fo=3, routed)           1.988     7.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.637    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_i_4_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.150 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.009     8.159    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.276    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.455 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1/CO[1]
                         net (fo=30, routed)          1.507     9.962    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/eqOp_carry__1_n_2
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.332    10.294 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5/O
                         net (fo=1, routed)           0.000    10.294    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad[0]_i_5_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.844 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[0]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[4]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.072 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.081    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[8]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.195    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[12]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.508 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.508    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[16]_i_1_n_4
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    14.771    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_dificultad_reg[19]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.162     1.740    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[1]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[3]/Q
                         net (fo=3, routed)           0.084     1.649    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/Q[0]
    SLICE_X51Y26         LUT4 (Prop_lut4_I1_O)        0.099     1.748 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/FSM_onehot_ESTADO[5]_i_1/O
                         net (fo=1, routed)           0.000     1.748    stackTowerInsts_displayce/C_CONTROLLER/D[3]
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.092     1.529    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[3]/Q
                         net (fo=3, routed)           0.085     1.650    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/Q[1]
    SLICE_X51Y26         LUT4 (Prop_lut4_I2_O)        0.099     1.749 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/FSM_onehot_ESTADO[4]_i_1/O
                         net (fo=1, routed)           0.000     1.749    stackTowerInsts_displayce/C_CONTROLLER/D[2]
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.091     1.528    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.089     1.669    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]
    SLICE_X48Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.793 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.793    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[0]_i_1_n_6
    SLICE_X48Y21         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X48Y21         FDCE (Hold_fdce_C_D)         0.105     1.544    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  displays_inst/contador_refresco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  displays_inst/contador_refresco_reg[14]/Q
                         net (fo=1, routed)           0.114     1.718    displays_inst/contador_refresco_reg_n_0_[14]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  displays_inst/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    displays_inst/contador_refresco_reg[12]_i_1_n_5
    SLICE_X54Y22         FDRE                                         r  displays_inst/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  displays_inst/contador_refresco_reg[14]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    displays_inst/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.557     1.440    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  displays_inst/contador_refresco_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  displays_inst/contador_refresco_reg[6]/Q
                         net (fo=1, routed)           0.114     1.719    displays_inst/contador_refresco_reg_n_0_[6]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  displays_inst/contador_refresco_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    displays_inst/contador_refresco_reg[4]_i_1_n_5
    SLICE_X54Y20         FDRE                                         r  displays_inst/contador_refresco_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.826     1.953    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  displays_inst/contador_refresco_reg[6]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    displays_inst/contador_refresco_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  displays_inst/contador_refresco_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  displays_inst/contador_refresco_reg[10]/Q
                         net (fo=1, routed)           0.114     1.718    displays_inst/contador_refresco_reg_n_0_[10]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  displays_inst/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    displays_inst/contador_refresco_reg[8]_i_1_n_5
    SLICE_X54Y21         FDRE                                         r  displays_inst/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.825     1.952    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  displays_inst/contador_refresco_reg[10]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    displays_inst/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.399%)  route 0.180ns (49.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/Q
                         net (fo=5, routed)           0.180     1.760    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.042     1.802 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/p_0_in__0[3]
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y27         FDCE (Hold_fdce_C_D)         0.107     1.546    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.260%)  route 0.181ns (49.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/Q
                         net (fo=5, routed)           0.181     1.761    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
    SLICE_X51Y27         LUT3 (Prop_lut3_I1_O)        0.042     1.803 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/p_0_in__0[2]
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y27         FDCE (Hold_fdce_C_D)         0.107     1.546    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.175     1.778    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X50Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO[2]_i_1_n_0
    SLICE_X50Y28         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.825     1.952    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120     1.559    stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y34   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y33   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y30   debouncerInsts_displayce1/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y32   debouncerInsts_displayce1/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y32   debouncerInsts_displayce1/timer.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y33   debouncerInsts_displayce1/timer.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y33   debouncerInsts_displayce1/timer.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y33   debouncerInsts_displayce1/timer.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y34   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y34   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y30   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y30   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y32   debouncerInsts_displayce1/timer.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y32   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y34   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y34   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y30   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y30   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y32   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y32   debouncerInsts_displayce1/timer.count_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.608ns (24.042%)  route 1.921ns (75.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           1.296     6.826    stackTowerInsts_displayce/C_CONTROLLER/Q[3]
    SLICE_X51Y27         LUT4 (Prop_lut4_I3_O)        0.152     6.978 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.625     7.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X51Y27         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438    14.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y27         FDCE (Recov_fdce_C_CLR)     -0.607    14.411    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.608ns (24.042%)  route 1.921ns (75.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           1.296     6.826    stackTowerInsts_displayce/C_CONTROLLER/Q[3]
    SLICE_X51Y27         LUT4 (Prop_lut4_I3_O)        0.152     6.978 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.625     7.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X51Y27         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438    14.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y27         FDCE (Recov_fdce_C_CLR)     -0.607    14.411    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.608ns (24.042%)  route 1.921ns (75.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           1.296     6.826    stackTowerInsts_displayce/C_CONTROLLER/Q[3]
    SLICE_X51Y27         LUT4 (Prop_lut4_I3_O)        0.152     6.978 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.625     7.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X51Y27         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438    14.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y27         FDCE (Recov_fdce_C_CLR)     -0.607    14.411    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.608ns (24.042%)  route 1.921ns (75.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           1.296     6.826    stackTowerInsts_displayce/C_CONTROLLER/Q[3]
    SLICE_X51Y27         LUT4 (Prop_lut4_I3_O)        0.152     6.978 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.625     7.603    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X51Y27         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438    14.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y27         FDCE (Recov_fdce_C_CLR)     -0.607    14.411    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.617%)  route 1.770ns (73.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.518     5.592 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           1.002     6.595    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.719 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.768     7.486    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X54Y26         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDCE (Recov_fdce_C_CLR)     -0.361    14.642    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.617%)  route 1.770ns (73.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.518     5.592 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           1.002     6.595    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.719 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.768     7.486    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X54Y26         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.684    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.617%)  route 1.770ns (73.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.518     5.592 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           1.002     6.595    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.719 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.768     7.486    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X54Y26         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.684    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.642ns (30.201%)  route 1.484ns (69.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.518     5.592 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           1.002     6.595    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.719 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.481     7.200    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X53Y26         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  7.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.212ns (34.667%)  route 0.400ns (65.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.165     1.768    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.048     1.816 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.234     2.051    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X51Y27         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X51Y27         FDCE (Remov_fdce_C_CLR)     -0.154     1.298    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.212ns (34.667%)  route 0.400ns (65.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.165     1.768    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.048     1.816 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.234     2.051    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X51Y27         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X51Y27         FDCE (Remov_fdce_C_CLR)     -0.154     1.298    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.212ns (34.667%)  route 0.400ns (65.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.165     1.768    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.048     1.816 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.234     2.051    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X51Y27         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X51Y27         FDCE (Remov_fdce_C_CLR)     -0.154     1.298    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.212ns (34.667%)  route 0.400ns (65.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.165     1.768    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.048     1.816 f  stackTowerInsts_displayce/C_CONTROLLER/salidaAux[3]_i_2/O
                         net (fo=4, routed)           0.234     2.051    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/AR[0]
    SLICE_X51Y27         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X51Y27         FDCE (Remov_fdce_C_CLR)     -0.154     1.298    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/salidaAux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.798%)  route 0.517ns (71.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.164     1.601 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.346     1.947    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.992 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.170     2.163    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X53Y26         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X53Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.970%)  route 0.628ns (75.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.164     1.601 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.346     1.947    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.992 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.282     2.274    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X54Y26         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.970%)  route 0.628ns (75.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.164     1.601 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.346     1.947    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.992 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.282     2.274    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X54Y26         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.970%)  route 0.628ns (75.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.164     1.601 f  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.346     1.947    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.992 f  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_3/O
                         net (fo=4, routed)           0.282     2.274    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]_1[0]
    SLICE_X54Y26         FDCE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.404    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.870    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.892ns  (logic 4.254ns (43.001%)  route 5.638ns (56.999%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.752     2.377    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X54Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.886     6.387    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.892 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.892    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 4.270ns (44.415%)  route 5.344ns (55.585%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/G
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/Q
                         net (fo=20, routed)          1.541     2.166    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][1]
    SLICE_X55Y30         LUT6 (Prop_lut6_I4_O)        0.124     2.290 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.803     6.093    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.615 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.615    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.148ns (45.013%)  route 5.067ns (54.987%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/C
    SLICE_X52Y29         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[6]/Q
                         net (fo=4, routed)           1.027     1.545    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[6]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.669 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.040     5.709    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.215 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.215    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 4.143ns (45.921%)  route 4.879ns (54.079%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/C
    SLICE_X54Y29         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[7]/Q
                         net (fo=4, routed)           0.995     1.513    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[7]
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.883     5.521    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     9.021 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.021    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.263ns (47.267%)  route 4.757ns (52.733%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.036     1.661    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X51Y29         LUT6 (Prop_lut6_I0_O)        0.124     1.785 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.721     5.506    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     9.020 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.020    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.004ns  (logic 4.253ns (47.238%)  route 4.750ns (52.762%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          0.882     1.507    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.124     1.631 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.869     5.499    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.004 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.004    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.987ns  (logic 4.267ns (47.480%)  route 4.720ns (52.520%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/G
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/Q
                         net (fo=20, routed)          1.321     1.946    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][0]
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.070 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.399     5.469    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.987 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.987    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 4.225ns (47.222%)  route 4.723ns (52.778%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[15]/C
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA/ledsAux_reg[15]/Q
                         net (fo=10, routed)          1.177     1.596    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_PIERDE_GANA_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.299     1.895 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.546     5.441    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.948 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.948    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.927ns  (logic 4.279ns (47.929%)  route 4.649ns (52.071%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.201     1.826    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X51Y29         LUT6 (Prop_lut6_I0_O)        0.124     1.950 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.448     5.398    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.927 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.927    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.886ns  (logic 4.258ns (47.916%)  route 4.628ns (52.084%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/G
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/Q
                         net (fo=20, routed)          1.203     1.828    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/ledsAux_reg[11][2]
    SLICE_X51Y29         LUT6 (Prop_lut6_I0_O)        0.124     1.952 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.425     5.377    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.886 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.886    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.585%)  route 0.131ns (44.415%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/C
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/Q
                         net (fo=4, routed)           0.131     0.295    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[1]
    SLICE_X51Y29         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.148ns (47.220%)  route 0.165ns (52.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[13]/Q
                         net (fo=4, routed)           0.165     0.313    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[13]
    SLICE_X55Y30         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.148ns (44.697%)  route 0.183ns (55.303%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/C
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[4]/Q
                         net (fo=4, routed)           0.183     0.331    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[4]
    SLICE_X51Y29         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.203ns (60.498%)  route 0.133ns (39.502%))
  Logic Levels:           2  (LDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         LDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/G
    SLICE_X53Y29         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/Q
                         net (fo=16, routed)          0.133     0.291    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/direccion
    SLICE_X52Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.336 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux[0]_i_1/O
                         net (fo=1, routed)           0.000     0.336    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/p_0_in[0]
    SLICE_X52Y29         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.206ns (60.848%)  route 0.133ns (39.152%))
  Logic Levels:           2  (LDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         LDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/G
    SLICE_X53Y29         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/Q
                         net (fo=16, routed)          0.133     0.291    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/direccion
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.048     0.339 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux[5]_i_1/O
                         net (fo=1, routed)           0.000     0.339    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/p_0_in[5]
    SLICE_X52Y29         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.203ns (59.785%)  route 0.137ns (40.215%))
  Logic Levels:           2  (LDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         LDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/G
    SLICE_X53Y29         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/Q
                         net (fo=16, routed)          0.137     0.295    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/direccion
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.340 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     0.340    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/p_0_in[1]
    SLICE_X52Y29         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.148ns (43.537%)  route 0.192ns (56.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/Q
                         net (fo=4, routed)           0.192     0.340    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[15]
    SLICE_X55Y30         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.148ns (43.436%)  route 0.193ns (56.564%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[15]/Q
                         net (fo=4, routed)           0.193     0.341    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[15]
    SLICE_X53Y29         LDPE                                         f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.206ns (60.137%)  route 0.137ns (39.863%))
  Logic Levels:           2  (LDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         LDPE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/G
    SLICE_X53Y29         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/direccion_reg/Q
                         net (fo=16, routed)          0.137     0.295    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/direccion
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.048     0.343 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux[3]_i_1/O
                         net (fo=1, routed)           0.000     0.343    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/p_0_in[3]
    SLICE_X52Y29         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.148ns (43.104%)  route 0.195ns (56.896%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/C
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/SEC_JUGANDO/leds_aux_reg[12]/Q
                         net (fo=4, routed)           0.195     0.343    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_jugando[12]
    SLICE_X54Y28         LDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/leds_pausado_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 4.270ns (48.886%)  route 4.465ns (51.114%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=15, routed)          1.560     7.152    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.276 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.585     7.861    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_2_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.985 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.320    10.305    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.810 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.810    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.629ns  (logic 4.530ns (52.491%)  route 4.100ns (47.509%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=15, routed)          1.199     6.791    displays_inst/L[18]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.150     6.941 f  displays_inst/s_display_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.615     7.556    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/s_display_OBUF[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.326     7.882 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.286    10.168    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.703 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.703    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 4.297ns (50.132%)  route 4.275ns (49.868%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.082     6.674    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[19]
    SLICE_X54Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.798 f  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.848     7.647    displays_inst/display[6]
    SLICE_X54Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  displays_inst/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.344    10.115    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.647 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.647    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.505ns (53.442%)  route 3.924ns (46.558%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=15, routed)          1.199     6.791    displays_inst/L[18]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.150     6.941 f  displays_inst/s_display_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.611     7.552    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/s_display_OBUF[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.326     7.878 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.114     9.993    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.503 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.503    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 4.388ns (55.045%)  route 3.584ns (44.955%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.376     6.969    displays_inst/L[19]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     7.121 r  displays_inst/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.207     9.328    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.047 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.047    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 4.177ns (52.775%)  route 3.738ns (47.225%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=15, routed)          1.534     7.127    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[18]
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.251 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.204     9.454    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.989 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.989    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.286ns (54.809%)  route 3.534ns (45.191%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.068     6.660    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[19]
    SLICE_X54Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.330     7.115    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_2_n_0
    SLICE_X54Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.239 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.135     9.374    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.894 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.894    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.557ns  (logic 4.373ns (57.864%)  route 3.184ns (42.136%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=15, routed)          1.199     6.791    displays_inst/L[18]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.150     6.941 r  displays_inst/s_display_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.985     8.927    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.631 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.631    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.165ns (55.613%)  route 3.324ns (44.387%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.376     6.969    displays_inst/L[19]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.093 r  displays_inst/s_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.948     9.041    s_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.564 r  s_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.564    s_display[2]
    V4                                                                r  s_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 4.141ns (55.920%)  route 3.264ns (44.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.553     5.074    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=15, routed)          1.199     6.791    displays_inst/L[18]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.915 r  displays_inst/s_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.065     8.981    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.480 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.480    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.214%)  route 0.183ns (52.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[0]/Q
                         net (fo=7, routed)           0.183     1.784    stackTowerInsts_displayce/C_CONTROLLER/Q[0]
    SLICE_X52Y26         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.141ns (32.289%)  route 0.296ns (67.711%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/Q
                         net (fo=5, routed)           0.296     1.874    stackTowerInsts_displayce/C_CONTROLLER/Q[3]
    SLICE_X50Y27         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.207ns (45.660%)  route 0.246ns (54.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[2]/Q
                         net (fo=5, routed)           0.246     1.849    stackTowerInsts_displayce/C_CONTROLLER/Q[1]
    SLICE_X50Y27         LUT2 (Prop_lut2_I0_O)        0.043     1.892 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.186ns (40.767%)  route 0.270ns (59.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/Q
                         net (fo=7, routed)           0.158     1.736    stackTowerInsts_displayce/C_CONTROLLER/Q[4]
    SLICE_X50Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.781 r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     1.893    stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  stackTowerInsts_displayce/C_CONTROLLER/enablesAux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.458ns (65.786%)  route 0.758ns (34.214%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.148     1.585 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/Q
                         net (fo=11, routed)          0.187     1.772    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.098     1.870 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.571     2.441    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.653 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.653    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.430ns (63.225%)  route 0.832ns (36.775%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          0.257     1.858    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[19]
    SLICE_X54Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.903 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.478    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.699 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.699    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.439ns (63.452%)  route 0.829ns (36.548%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]/Q
                         net (fo=12, routed)          0.259     1.860    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[1]
    SLICE_X54Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.905 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.570     2.475    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.705 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.705    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.482ns (64.377%)  route 0.820ns (35.623%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.148     1.585 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]/Q
                         net (fo=11, routed)          0.171     1.756    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[2]
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.098     1.854 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.650     2.503    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.740 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.740    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.441ns (60.844%)  route 0.928ns (39.156%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          0.258     1.859    displays_inst/L[19]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.904 r  displays_inst/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.669     2.574    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.806 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.806    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.415ns (58.718%)  route 0.995ns (41.282%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.554     1.437    displays_inst/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          0.342     1.943    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/L[19]
    SLICE_X52Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.988 r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.641    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.846 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.846    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.575ns (21.278%)  route 5.828ns (78.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.600     7.403    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438     4.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.575ns (21.278%)  route 5.828ns (78.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.600     7.403    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438     4.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.575ns (21.278%)  route 5.828ns (78.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.600     7.403    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438     4.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.575ns (21.278%)  route 5.828ns (78.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.600     7.403    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438     4.779    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 1.575ns (21.508%)  route 5.749ns (78.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.520     7.324    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436     4.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 1.575ns (21.508%)  route 5.749ns (78.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.520     7.324    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436     4.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 1.575ns (21.508%)  route 5.749ns (78.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.520     7.324    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436     4.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 1.575ns (21.508%)  route 5.749ns (78.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.520     7.324    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436     4.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 1.575ns (21.508%)  route 5.749ns (78.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.520     7.324    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436     4.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 1.575ns (21.508%)  route 5.749ns (78.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=153, routed)         5.228     6.680    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/rst_IBUF
    SLICE_X57Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.804 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1/O
                         net (fo=11, routed)          0.520     7.324    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[15]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436     4.777    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.461%)  route 0.279ns (55.539%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X52Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.279     0.457    stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/fallo
    SLICE_X51Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.502 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_CONT_2HZ/FSM_onehot_ESTADO[4]_i_1/O
                         net (fo=1, routed)           0.000     0.502    stackTowerInsts_displayce/C_CONTROLLER/D[2]
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[4]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.223ns (44.285%)  route 0.281ns (55.715%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X52Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.281     0.459    stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo
    SLICE_X51Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.504 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/FSM_onehot_ESTADO[5]_i_1/O
                         net (fo=1, routed)           0.000     0.504    stackTowerInsts_displayce/C_CONTROLLER/D[3]
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  stackTowerInsts_displayce/C_CONTROLLER/FSM_onehot_ESTADO_reg[5]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.178ns (32.931%)  route 0.363ns (67.069%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
    SLICE_X52Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/Q
                         net (fo=13, routed)          0.363     0.541    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[1]
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[8]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.220ns (37.353%)  route 0.369ns (62.647%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
    SLICE_X52Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/Q
                         net (fo=13, routed)          0.369     0.547    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[1]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.042     0.589 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[2]_i_1/O
                         net (fo=1, routed)           0.000     0.589    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[2]
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[2]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.223ns (37.670%)  route 0.369ns (62.330%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
    SLICE_X52Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/Q
                         net (fo=13, routed)          0.369     0.547    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[1]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.592 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[11]_i_1/O
                         net (fo=1, routed)           0.000     0.592    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[11]
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[11]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.221ns (37.333%)  route 0.371ns (62.667%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
    SLICE_X52Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/Q
                         net (fo=13, routed)          0.371     0.549    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[1]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.043     0.592 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[9]_i_1/O
                         net (fo=1, routed)           0.000     0.592    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[9]
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[9]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.544%)  route 0.371ns (62.456%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/G
    SLICE_X52Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[1]/Q
                         net (fo=13, routed)          0.371     0.549    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[1]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.594 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[5]_i_1/O
                         net (fo=1, routed)           0.000     0.594    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[5]
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[5]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.404%)  route 0.373ns (62.596%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X52Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=14, routed)          0.373     0.551    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X57Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.596 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final[13]_i_1/O
                         net (fo=1, routed)           0.000     0.596    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/displays_inst/conv_7seg_digito_3/display_aux[4]
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[13]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.178ns (27.717%)  route 0.464ns (72.283%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/G
    SLICE_X52Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  stackTowerInsts_displayce/C_RUTA_DATOS/dificultad_aux_reg[0]/Q
                         net (fo=14, routed)          0.464     0.642    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/Q[0]
    SLICE_X56Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.821     1.948    stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/C_DIVISOR/cuenta_final_reg[14]/C

Slack:                    inf
  Source:                 stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
                            (positive level-sensitive latch)
  Destination:            stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.223ns (33.399%)  route 0.445ns (66.601%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         LDCE                         0.000     0.000 r  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/G
    SLICE_X52Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  stackTowerInsts_displayce/C_RUTA_DATOS/C_GENERADOR_SECUENCIAS/fallo_reg/Q
                         net (fo=3, routed)           0.233     0.411    stackTowerInsts_displayce/C_CONTROLLER/fallo
    SLICE_X52Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.456 r  stackTowerInsts_displayce/C_CONTROLLER/salida[3]_i_1/O
                         net (fo=4, routed)           0.211     0.668    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[0]_0[0]
    SLICE_X53Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.949    stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  stackTowerInsts_displayce/C_RUTA_DATOS/SUMA_PUNTUACION/salida_reg[3]/C





