
---------- Begin Simulation Statistics ----------
final_tick                                27610070000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    400                       # Simulator instruction rate (inst/s)
host_mem_usage                               10170488                       # Number of bytes of host memory used
host_op_rate                                      409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42207.67                       # Real time elapsed on the host
host_tick_rate                                 484138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16887951                       # Number of instructions simulated
sim_ops                                      17269488                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020434                       # Number of seconds simulated
sim_ticks                                 20434355625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.079891                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  820964                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               837036                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1018                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7020                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            857691                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7871                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9383                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1512                       # Number of indirect misses.
system.cpu.branchPred.lookups                  930526                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28403                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1180                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5773898                       # Number of instructions committed
system.cpu.committedOps                       5857951                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.089956                       # CPI: cycles per instruction
system.cpu.discardedOps                         16366                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3245118                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            172395                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1547052                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5416530                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.323629                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      970                       # number of quiesce instructions executed
system.cpu.numCycles                         17841090                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       970                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4078024     69.62%     69.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3055      0.05%     69.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 191148      3.26%     72.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1585724     27.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5857951                       # Class of committed instruction
system.cpu.quiesceCycles                     14853879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12424560                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         2364                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1469823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464110                       # Transaction distribution
system.membus.trans_dist::ReadResp             473276                       # Transaction distribution
system.membus.trans_dist::WriteReq             271157                       # Transaction distribution
system.membus.trans_dist::WriteResp            271157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          613                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8682                       # Transaction distribution
system.membus.trans_dist::ReadExReq               318                       # Transaction distribution
system.membus.trans_dist::ReadExResp              318                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           675                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       725517                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        725517                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        25285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1453957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1473519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1451034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1451034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2949838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       543424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       543424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       132952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47109320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2196173                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001083                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032888                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2193795     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    2378      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2196173                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3677329338                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19850999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            24803921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3985125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16423710                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2829684685                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44223500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       532480                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       532480                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       941677                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       941677                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2948314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     46946304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4967673500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3978484218                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2539885000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3207148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2405361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      5612509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3207148                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2405361                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5612509                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3207148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5612509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2405361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     11225018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2405361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5612509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8017870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2405361                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       827039                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3232399                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2405361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8017870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       827039                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11250269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       262400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       262400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1451034                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       894299                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       894299    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       894299                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2070711500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2577979000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    271622561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9621444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    281244004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0      9621444                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      6422713                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     16044157                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    281244004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     16044157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    297288161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47513600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29491200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47120384                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8237056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       921600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5328896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3207148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1510566644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    811408410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2325182202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    862722775                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1443216539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2305939314                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3207148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2373289420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2254624949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4631121516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9522003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       801787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10323790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4008935                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3207148                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7216083                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13530938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4008935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17539873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     12430830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3207148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     15637978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3207148                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6414296                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9621444                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     15637978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6414296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3207148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     25259421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       543488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       545088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       543488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       543488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8492                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8517                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26596777                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78300                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26675077                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26596777                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26596777                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26596777                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78300                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26675077                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29701296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16833216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          619                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             263019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3207148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3215565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1443216539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       827039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3031757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1453498047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1938696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9621444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       801787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    811408410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            823770336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1938696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3207148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12837009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       801787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2254624949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       827039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3031757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2277268383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    719833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447964000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          287                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          287                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              835997                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             279643                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464085                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     263019                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464085                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   263019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14974034755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27154769755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32269.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58519.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       378                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  244873                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464084                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               263019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    762                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.419662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.017566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.040817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1210      2.45%      2.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1004      2.04%      4.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          762      1.54%      6.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          791      1.60%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          877      1.78%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          738      1.50%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          662      1.34%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          861      1.75%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42418     86.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49323                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1616.850174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    771.734946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            32     11.15%     11.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     23.00%     34.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.35%     34.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.35%     34.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     63.41%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.35%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.35%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           287                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     916.456446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    755.289283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    296.506838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      3.14%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      3.83%      6.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.74%      8.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.35%      9.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.70%      9.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.35%     10.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.70%     10.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.70%     11.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.35%     11.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.70%     12.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.79%     15.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          243     84.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           287                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29697792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16833472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29701296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16833216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1453.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       823.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1453.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    823.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20434390625                       # Total gap between requests
system.mem_ctrls.avgGap                      28103.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29488704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16579584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3153904.198532807641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3215565.061401342507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1443094391.678426027298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 827038.557522412622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3028624.985085625667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2001335.434818733018                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9621443.592743581161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 801786.966061964980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 811358297.969329714775                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          619                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59138535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59731440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26977565195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18262650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40071935                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16817309565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3584820375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1314963500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 356087345875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57752.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58104.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58545.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68915.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41396.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27168513.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1166933.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   5136576.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1374472.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10825365065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1105440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8505100935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1940                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9571186.855670                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2494168.376887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          970    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1913250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11970125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18326018750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9284051250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2834818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2834818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2834818                       # number of overall hits
system.cpu.icache.overall_hits::total         2834818                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8492                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8492                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8492                       # number of overall misses
system.cpu.icache.overall_misses::total          8492                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    371966250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    371966250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    371966250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    371966250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2843310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2843310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2843310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2843310                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002987                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002987                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002987                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002987                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43801.960669                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43801.960669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43801.960669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43801.960669                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8492                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    358990000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    358990000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    358990000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    358990000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002987                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002987                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42273.904852                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42273.904852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42273.904852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42273.904852                       # average overall mshr miss latency
system.cpu.icache.replacements                   8302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2834818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2834818                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8492                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8492                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    371966250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    371966250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2843310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2843310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43801.960669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43801.960669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    358990000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    358990000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42273.904852                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42273.904852                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           446.955843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2950721                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            355.422910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   446.955843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.872961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.872961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5695111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5695111                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       316675                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           316675                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       316675                       # number of overall hits
system.cpu.dcache.overall_hits::total          316675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1280                       # number of overall misses
system.cpu.dcache.overall_misses::total          1280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95245500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95245500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95245500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95245500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       317955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       317955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       317955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       317955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004026                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74410.546875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74410.546875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74410.546875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74410.546875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          613                       # number of writebacks
system.cpu.dcache.writebacks::total               613                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72926500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72926500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21525625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21525625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003123                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73440.584089                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73440.584089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73440.584089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73440.584089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2207.756410                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2207.756410                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    993                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       191889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          191889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54510125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54510125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       192617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       192617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74876.545330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74876.545330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          993                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          993                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50383625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50383625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21525625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21525625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74642.407407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74642.407407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21677.366566                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21677.366566                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       124786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         124786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40735375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40735375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       125338                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       125338                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73795.969203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73795.969203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8757                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8757                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22542875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22542875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70889.544025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70889.544025                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       725517                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       725517                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7583474375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7583474375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10452.510934                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10452.510934                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       112918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       112918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       612599                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       612599                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7301883713                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7301883713                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11919.516214                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11919.516214                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.468471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22226                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               999                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.248248                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.468471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7076949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7076949                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27610070000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27610260625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    400                       # Simulator instruction rate (inst/s)
host_mem_usage                               10170488                       # Number of bytes of host memory used
host_op_rate                                      409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42207.75                       # Real time elapsed on the host
host_tick_rate                                 484142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16887960                       # Number of instructions simulated
sim_ops                                      17269503                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020435                       # Number of seconds simulated
sim_ticks                                 20434546250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.079542                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  820965                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               837040                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1019                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7022                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            857692                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7871                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9384                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1513                       # Number of indirect misses.
system.cpu.branchPred.lookups                  930533                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28406                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1180                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5773907                       # Number of instructions committed
system.cpu.committedOps                       5857966                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.090004                       # CPI: cycles per instruction
system.cpu.discardedOps                         16371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3245134                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            172396                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1547054                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5416778                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.323624                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      970                       # number of quiesce instructions executed
system.cpu.numCycles                         17841395                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       970                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4078032     69.62%     69.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3055      0.05%     69.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 191154      3.26%     72.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1585724     27.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5857966                       # Class of committed instruction
system.cpu.quiesceCycles                     14853879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12424617                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         2364                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1469828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464110                       # Transaction distribution
system.membus.trans_dist::ReadResp             473279                       # Transaction distribution
system.membus.trans_dist::WriteReq             271157                       # Transaction distribution
system.membus.trans_dist::WriteResp            271157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          615                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8683                       # Transaction distribution
system.membus.trans_dist::ReadExReq               318                       # Transaction distribution
system.membus.trans_dist::ReadExResp              318                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           677                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       725517                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        725517                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        25287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1453963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1473525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1451034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1451034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2949846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       543488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       543488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47109640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2196175                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001083                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032888                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2193797     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    2378      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2196175                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3677343338                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19850999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            24805296                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3985125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16435210                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2829684685                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44228500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       532480                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       532480                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       941677                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       941677                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2948314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     46946304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4967673500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3978484218                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2539885000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3207118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2405338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      5612456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3207118                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2405338                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5612456                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3207118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5612456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2405338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     11224913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2405338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5612456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8017795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2405338                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       827031                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3232369                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2405338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8017795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       827031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11250164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       262400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       262400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1451034                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       894299                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       894299    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       894299                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2070711500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2577979000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    271620027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9621354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    281241381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0      9621354                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      6422653                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     16044007                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    281241381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     16044007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    297285387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47513600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29491200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47120384                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8237056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       921600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5328896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3207118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1510552553                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    811400840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2325160511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    862714728                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1443203076                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2305917803                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3207118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2373267280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2254603916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4631078314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9521914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       801779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10323694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4008897                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3207118                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7216015                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13530812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4008897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17539709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     12430714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3207118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     15637832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3207118                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6414236                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9621354                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     15637832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6414236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3207118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     25259186                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       543488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       545088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       543488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       543488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8492                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8517                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26596529                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78299                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26674828                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26596529                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26596529                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26596529                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78299                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26674828                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29701424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16833344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             263021                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3207118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3215535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1443203076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       827031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3037993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1453490752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1944942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9621354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       801779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    811400840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            823768915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1944942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3207118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12836889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       801779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2254603916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       827031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3037993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2277259668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    719833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447964000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          287                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          287                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             279643                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     263021                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464087                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   263021                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14974034755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27154822255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32269.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58519.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       378                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432860                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  244873                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464086                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               263021                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    762                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.419662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.017566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.040817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1210      2.45%      2.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1004      2.04%      4.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          762      1.54%      6.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          791      1.60%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          877      1.78%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          738      1.50%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          662      1.34%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          861      1.75%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42418     86.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49323                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1616.850174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    771.734946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            32     11.15%     11.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     23.00%     34.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.35%     34.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.35%     34.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     63.41%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.35%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.35%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           287                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     916.456446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    755.289283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    296.506838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      3.14%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      3.83%      6.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.74%      8.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.35%      9.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.70%      9.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.35%     10.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.70%     10.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.70%     11.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.35%     11.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.70%     12.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.79%     15.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          243     84.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           287                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29697920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16833472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29701424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16833344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1453.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       823.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1453.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    823.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20434757500                       # Total gap between requests
system.mem_ctrls.avgGap                      28104.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29488704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16579584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3153874.777131398208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3215535.064792544581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1443080929.678093433380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 827030.842439185479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3034860.634598137811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2001316.765230350895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9621353.838478306308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 801779.486539858859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 811350729.160428404808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          621                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59138535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59731440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26977565195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18262650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40124435                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16817309565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3584820375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1314963500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 356087345875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57752.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58104.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58545.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68915.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41365.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27081013.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1166933.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   5136576.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1374472.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10825365065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1105440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8505291560                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1940                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9571186.855670                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2494168.376887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          970    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1913250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11970125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18326209375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9284051250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2834832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2834832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2834832                       # number of overall hits
system.cpu.icache.overall_hits::total         2834832                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8492                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8492                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8492                       # number of overall misses
system.cpu.icache.overall_misses::total          8492                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    372009375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    372009375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    372009375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    372009375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2843324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2843324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2843324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2843324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002987                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002987                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002987                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002987                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43807.038978                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43807.038978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43807.038978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43807.038978                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8492                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    359031500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    359031500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    359031500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    359031500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002987                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002987                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42278.791804                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42278.791804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42278.791804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42278.791804                       # average overall mshr miss latency
system.cpu.icache.replacements                   8303                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2834832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2834832                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8492                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8492                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    372009375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    372009375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2843324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2843324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43807.038978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43807.038978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    359031500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    359031500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42278.791804                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42278.791804                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           446.955862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6000112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8752                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            685.570384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   446.955862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.872961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.872961                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5695140                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5695140                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       316680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           316680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       316680                       # number of overall hits
system.cpu.dcache.overall_hits::total          316680                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1282                       # number of overall misses
system.cpu.dcache.overall_misses::total          1282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95365500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95365500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95365500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95365500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       317962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       317962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       317962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       317962                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74388.065523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74388.065523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74388.065523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74388.065523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.dcache.writebacks::total               615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73043750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73043750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73043750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73043750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21525625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21525625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003129                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73410.804020                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73410.804020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73410.804020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73410.804020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2207.756410                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2207.756410                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    995                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       191894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          191894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54630125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54630125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       192624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       192624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74835.787671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74835.787671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          993                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          993                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50500875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50500875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21525625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21525625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003515                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74595.088626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74595.088626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21677.366566                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21677.366566                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       124786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         124786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40735375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40735375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       125338                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       125338                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73795.969203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73795.969203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8757                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8757                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22542875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22542875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70889.544025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70889.544025                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       725517                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       725517                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7583474375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7583474375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10452.510934                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10452.510934                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       112918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       112918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       612599                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       612599                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7301883713                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7301883713                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11919.516214                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11919.516214                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.468420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              321083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1507                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            213.061048                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.468420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7076979                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7076979                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27610260625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
