/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allformats_s.i
 * Purpose:     Independent format descriptions.
 */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_S0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_S0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_S0_BCM53314_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_S0_BCM56514_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_S0_BCM53324_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_S0_BCM56514_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_S0_BCM53400_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_S0_BCM53540_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_S0_BCM53570_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_S0_BCM53570_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_S0_BCM56142_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_S0_BCM56150_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_S0_BCM56160_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_S0_BCM56224_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_S0_BCM56514_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_S0_BCM56224_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_S0_BCM56514_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_S0_BCM56260_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_S0_BCM56260_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_S0_BCM56270_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_S0_BCM56334_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_S0_BCM56334_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_S0_BCM56340_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_S0_BCM56370_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_S0_BCM56440_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_S0_BCM56440_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_S0_BCM56450_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_S0_BCM56450_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_S0_BCM56450_B1fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_S0_BCM56514_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_S0_BCM56514_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_S0_BCM56524_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_S0_BCM56524_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_S0_BCM56560_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_S0_BCM56560_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_S0_BCM56624_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_S0_BCM56624_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_S0_BCM56634_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_S0_BCM56634_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_S0_BCM56640_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_S0_BCM56670_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_S0_BCM56670_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_S0_BCM56680_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_S0_BCM56680_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_S0_BCM56685_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_S0_BCM56685_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_S0_BCM56725_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_S0_BCM56770_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_S0_BCM56820_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_S0_BCM56840_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_S0_BCM56840_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_S0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_S0_BCM56850_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_S0_BCM56860_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_S0_BCM56860_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_S0_BCM56870_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_S0_BCM56960_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_S0_BCM56965_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_S0_BCM56970_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_S0_BCM56980_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_S0_BCM56980_B0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_S0_BCM88732_A0fmt */ 
        /* format            S0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_S0_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VECfmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VECfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM53400_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM53540_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM53570_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM53570_B0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56160_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56260_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56260_B0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56270_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56370_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56560_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56560_B0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56670_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56670_B0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56770_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56870_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56960_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56965_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56970_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56980_A0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SBUSDMA_ERROR_VEC_BCM56980_B0fmt */ 
        /* format            SBUSDMA_ERROR_VECfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SBUSDMA_ERROR_VEC_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SBUS_TCAM_LOOKUP_RSP_WORDfmt */ 
        /* format            SBUS_TCAM_LOOKUP_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SBUS_TCAM_LOOKUP_RSP_WORDfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SD_TAG_ACTION_SETfmt */ 
        /* format            SD_TAG_ACTION_SETfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SD_TAG_ACTION_SETfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SD_TAG_DATA_FORMATfmt */ 
        /* format            SD_TAG_DATA_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SD_TAG_DATA_FORMATfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SD_TAG_DATA_FORMAT_BCM56560_A0fmt */ 
        /* format            SD_TAG_DATA_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SD_TAG_DATA_FORMAT_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SD_TAG_DATA_FORMAT_BCM56560_B0fmt */ 
        /* format            SD_TAG_DATA_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SD_TAG_DATA_FORMAT_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SD_TAG_DATA_FORMAT_BCM56670_A0fmt */ 
        /* format            SD_TAG_DATA_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SD_TAG_DATA_FORMAT_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SD_TAG_DATA_FORMAT_BCM56670_B0fmt */ 
        /* format            SD_TAG_DATA_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SD_TAG_DATA_FORMAT_BCM56560_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SD_TAG_DATA_FORMAT_DOUBLEfmt */ 
        /* format            SD_TAG_DATA_FORMAT_DOUBLEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SD_TAG_DATA_FORMAT_DOUBLEfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SEQUENCE_NUMBER_ACTION_SETfmt */ 
        /* format            SEQUENCE_NUMBER_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SEQUENCE_NUMBER_ACTION_SETfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUSfmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SER_STATUS_BUSfmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM53400_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM53540_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM53570_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM53570_B0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56150_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56160_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56260_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56260_B0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56270_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56370_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56560_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56560_B0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56670_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56670_B0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56770_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56850_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56860_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56870_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56960_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56965_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56970_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SER_STATUS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56980_A0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SER_STATUS_BUS_BCM56980_B0fmt */ 
        /* format            SER_STATUS_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SER_STATUS_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */ 
        /* format            SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_DATA_SOURCE_COV_DEFS_BCM56370_A0fmt */ 
        /* format            SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_DATA_SOURCE_COV_DEFS_BCM56770_A0fmt */ 
        /* format            SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_DATA_SOURCE_COV_DEFS_BCM56870_A0fmt */ 
        /* format            SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_DATA_SOURCE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_DATA_SOURCE_COV_DEFS_BCM56970_A0fmt */ 
        /* format            SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_DATA_SOURCE_COV_DEFS_BCM56980_A0fmt */ 
        /* format            SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SFLOW_ING_DATA_SOURCE_COV_DEFS_BCM56980_B0fmt */ 
        /* format            SFLOW_ING_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */ 
        /* format            SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFS_BCM56370_A0fmt */ 
        /* format            SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFS_BCM56770_A0fmt */ 
        /* format            SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFS_BCM56870_A0fmt */ 
        /* format            SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFS_BCM56970_A0fmt */ 
        /* format            SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFS_BCM56980_A0fmt */ 
        /* format            SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFS_BCM56980_B0fmt */ 
        /* format            SFLOW_ING_FLEX_DATA_SOURCE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SGLP_ACTION_SETfmt */ 
        /* format            SGLP_ACTION_SETfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SGLP_ACTION_SETfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SGPP_SUBPORT_ID_SGPP_MAP_DOPfmt */ 
        /* format            SGPP_SUBPORT_ID_SGPP_MAP_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SGPP_SUBPORT_ID_SGPP_MAP_DOPfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SGPP_SUBPORT_ID_SGPP_MAP_DOP_BCM56370_A0fmt */ 
        /* format            SGPP_SUBPORT_ID_SGPP_MAP_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SGPP_SUBPORT_ID_SGPP_MAP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SHARED_BANKS_CONTROLfmt */ 
        /* format            SHARED_BANKS_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SHARED_BANKS_CONTROLfmt_fields,
        /* bits        */ 81,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SM_RES_HDRfmt */ 
        /* format            SM_RES_HDRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SM_RES_HDRfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SNAP_HDRfmt */ 
        /* format            SNAP_HDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SNAP_HDRfmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SNAT_NAT_INDICES_DOPfmt */ 
        /* format            SNAT_NAT_INDICES_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SNAT_NAT_INDICES_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SNAT_NAT_INDICES_DOP_BCM56370_A0fmt */ 
        /* format            SNAT_NAT_INDICES_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SNAT_NAT_INDICES_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_SOBMHfmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SOBMHfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM53314_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM53314_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM53324_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM53314_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM53400_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM53540_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM53570_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM53570_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56142_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56150_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM56850_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56160_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56224_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56224_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56224_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56224_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56260_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 90,
        /* *fields     */ soc_SOBMH_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56260_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 90,
        /* *fields     */ soc_SOBMH_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56270_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 90,
        /* *fields     */ soc_SOBMH_BCM56270_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56334_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56334_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56340_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56370_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_SOBMH_BCM56370_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56440_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SOBMH_BCM56440_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56440_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SOBMH_BCM56440_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56450_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 80,
        /* *fields     */ soc_SOBMH_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56450_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 80,
        /* *fields     */ soc_SOBMH_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SOBMH_BCM56450_B1fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 80,
        /* *fields     */ soc_SOBMH_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56524_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56524_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56560_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 75,
        /* *fields     */ soc_SOBMH_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56560_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 75,
        /* *fields     */ soc_SOBMH_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56624_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56624_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56634_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56634_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56640_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56670_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 88,
        /* *fields     */ soc_SOBMH_BCM56670_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56670_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 88,
        /* *fields     */ soc_SOBMH_BCM56670_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56680_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56680_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56685_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56685_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOBMH_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56725_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56820_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56770_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_SOBMH_BCM56870_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56800_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56800_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56820_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56820_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56840_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_SOBMH_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56840_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_SOBMH_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56850_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_SOBMH_BCM56850_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56860_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_SOBMH_BCM56860_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56870_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_SOBMH_BCM56870_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56960_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_SOBMH_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56965_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_SOBMH_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56970_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_SOBMH_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56980_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_SOBMH_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SOBMH_BCM56980_B0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_SOBMH_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_SOBMH_BCM88732_A0fmt */ 
        /* format            SOBMHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SOBMH_BCM56820_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SOP_CONTROLfmt */ 
        /* format            SOP_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SOP_CONTROLfmt_fields,
        /* bits        */ 479,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SOP_CONTROL_1fmt */ 
        /* format            SOP_CONTROL_1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOP_CONTROL_1fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SOP_CONTROL_1_BCM56260_A0fmt */ 
        /* format            SOP_CONTROL_1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOP_CONTROL_1_BCM56260_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SOP_CONTROL_1_BCM56260_B0fmt */ 
        /* format            SOP_CONTROL_1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SOP_CONTROL_1_BCM56260_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SOP_CONTROL_1_BCM56270_A0fmt */ 
        /* format            SOP_CONTROL_1fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SOP_CONTROL_1_BCM56270_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SOP_CONTROL_BCM56260_A0fmt */ 
        /* format            SOP_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SOP_CONTROL_BCM56260_A0fmt_fields,
        /* bits        */ 479,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SOP_CONTROL_BCM56260_B0fmt */ 
        /* format            SOP_CONTROLfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SOP_CONTROL_BCM56260_A0fmt_fields,
        /* bits        */ 479,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SOP_CONTROL_BCM56270_A0fmt */ 
        /* format            SOP_CONTROLfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_SOP_CONTROL_BCM56270_A0fmt_fields,
        /* bits        */ 479,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SPECIAL_LABEL_PUSH_TYPE_FORMATfmt */ 
        /* format            SPECIAL_LABEL_PUSH_TYPE_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SPECIAL_LABEL_PUSH_TYPE_FORMATfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_BANK_WR_INTFfmt */ 
        /* format            SS_BANK_WR_INTFfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_BANK_WR_INTFfmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_BASE_VALID_OUTfmt */ 
        /* format            SS_BASE_VALID_OUTfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_BASE_VALID_OUTfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_ECC_ENTRY_BUSfmt */ 
        /* format            SS_ECC_ENTRY_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SS_ECC_ENTRY_BUSfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_LOGICAL_BKT_IDX_BUSfmt */ 
        /* format            SS_LOGICAL_BKT_IDX_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_LOGICAL_BKT_IDX_BUSfmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUSfmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SS_REQ_BUSfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS0fmt */ 
        /* format            SS_REQ_BUS0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS1fmt */ 
        /* format            SS_REQ_BUS1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS2fmt */ 
        /* format            SS_REQ_BUS2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS3fmt */ 
        /* format            SS_REQ_BUS3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS3fmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS4fmt */ 
        /* format            SS_REQ_BUS4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS5fmt */ 
        /* format            SS_REQ_BUS5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS6fmt */ 
        /* format            SS_REQ_BUS6fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS0_C_MODELfmt */ 
        /* format            SS_REQ_BUS0_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS0_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS0_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS1_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS1_C_MODELfmt */ 
        /* format            SS_REQ_BUS1_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS1_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS1_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS2_C_MODELfmt */ 
        /* format            SS_REQ_BUS2_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS2_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS2_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS3_C_MODELfmt */ 
        /* format            SS_REQ_BUS3_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS3fmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS3_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS3_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS3fmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS4_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS4_C_MODELfmt */ 
        /* format            SS_REQ_BUS4_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS4_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS4_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS5_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS5_C_MODELfmt */ 
        /* format            SS_REQ_BUS5_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS5_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS5_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS6_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS6fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS6_C_MODELfmt */ 
        /* format            SS_REQ_BUS6_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS6_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS6_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56260_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56260_B0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56270_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56370_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_SS_REQ_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 130,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56560_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56560_B0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56670_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56670_B0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56770_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_SS_REQ_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 129,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56850_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SS_REQ_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56860_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_REQ_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56870_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_SS_REQ_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 129,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56960_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56965_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56970_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_REQ_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56980_A0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_SS_REQ_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 129,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_BCM56980_B0fmt */ 
        /* format            SS_REQ_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_SS_REQ_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 129,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_C_MODELfmt */ 
        /* format            SS_REQ_BUS_C_MODELfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SS_REQ_BUSfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_REQ_BUS_C_MODELfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SS_REQ_BUSfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_FPEMfmt */ 
        /* format            SS_REQ_BUS_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LUfmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS3fmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56260_A0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56260_B0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56270_A0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56560_A0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56560_B0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56670_A0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56670_B0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56860_A0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LU_BCM56860_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56960_A0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56965_A0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL2LU_BCM56970_A0fmt */ 
        /* format            SS_REQ_BUS_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL2LUfmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LUfmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56260_A0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56260_B0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56270_A0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56560_A0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56560_B0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56670_A0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL3LUfmt_fields,
        /* bits        */ 372,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56670_B0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IL3LUfmt_fields,
        /* bits        */ 372,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56860_A0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS2fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56960_A0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56965_A0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IL3LU_BCM56970_A0fmt */ 
        /* format            SS_REQ_BUS_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPMfmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56260_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56260_B0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56270_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56370_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56560_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56560_B0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56670_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56670_B0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56770_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56860_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56870_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56960_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56965_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56970_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56980_A0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_ILPM_BCM56980_B0fmt */ 
        /* format            SS_REQ_BUS_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLANfmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLANfmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56260_A0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56260_B0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56270_A0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56560_A0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56560_B0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56670_A0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56670_B0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56860_A0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56860_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56960_A0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56965_A0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_IVLAN_BCM56970_A0fmt */ 
        /* format            SS_REQ_BUS_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_REQ_BUS_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPMfmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SS_REQ_BUS_LPMfmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56260_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56960_A0fmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56260_B0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56960_A0fmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56270_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56960_A0fmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56370_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56370_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56560_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56560_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56560_B0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56560_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56670_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56670_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56670_B0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56670_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56770_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56870_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56870_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56870_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56960_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56960_A0fmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56965_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56960_A0fmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56970_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56560_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56980_A0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56980_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_REQ_BUS_LPM_BCM56980_B0fmt */ 
        /* format            SS_REQ_BUS_LPMfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_SS_REQ_BUS_LPM_BCM56980_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUSfmt */ 
        /* format            SS_RST_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SS_RST_BUSfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS0fmt */ 
        /* format            SS_RST_BUS0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS0fmt_fields,
        /* bits        */ 229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS1fmt */ 
        /* format            SS_RST_BUS1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS1fmt_fields,
        /* bits        */ 294,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS2fmt */ 
        /* format            SS_RST_BUS2fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS2fmt_fields,
        /* bits        */ 747,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS3fmt */ 
        /* format            SS_RST_BUS3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS3fmt_fields,
        /* bits        */ 157,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS4fmt */ 
        /* format            SS_RST_BUS4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS5fmt */ 
        /* format            SS_RST_BUS5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS6fmt */ 
        /* format            SS_RST_BUS6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS6fmt_fields,
        /* bits        */ 249,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS0_BCM56340_A0fmt */ 
        /* format            SS_RST_BUS0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS0_BCM56340_A0fmt_fields,
        /* bits        */ 223,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS0_C_MODELfmt */ 
        /* format            SS_RST_BUS0_C_MODELfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS0_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS1_C_MODELfmt */ 
        /* format            SS_RST_BUS1_C_MODELfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS0_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS1_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_RST_BUS1_C_MODELfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS0_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS2_C_MODELfmt */ 
        /* format            SS_RST_BUS2_C_MODELfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS2_C_MODELfmt_fields,
        /* bits        */ 840,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS3_C_MODELfmt */ 
        /* format            SS_RST_BUS3_C_MODELfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS3_C_MODELfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS4_C_MODELfmt */ 
        /* format            SS_RST_BUS4_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS5_BCM56340_A0fmt */ 
        /* format            SS_RST_BUS5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS5_C_MODELfmt */ 
        /* format            SS_RST_BUS5_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS5_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_RST_BUS5_C_MODELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS6_C_MODELfmt */ 
        /* format            SS_RST_BUS6_C_MODELfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS0_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS6_C_MODEL_BCM56340_A0fmt */ 
        /* format            SS_RST_BUS6_C_MODELfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS0_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_C_MODELfmt */ 
        /* format            SS_RST_BUS_C_MODELfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_C_MODELfmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_INfmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_INfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SS_RST_BUS_IN_BCM56960_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_FPEMfmt */ 
        /* format            SS_RST_BUS_IN_DATA_FPEMfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_FPEM_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_FPEM_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_FPEM_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_FPEM_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_FPEMfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_FPEM_BCM56670_A0fmt_fields,
        /* bits        */ 372,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_FPEM_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_FPEMfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_FPEM_BCM56670_A0fmt_fields,
        /* bits        */ 372,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LUfmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LUfmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LU_BCM56860_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL2LU_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL2LUfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LUfmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LUfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LU_BCM56560_A0fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LU_BCM56560_A0fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LU_BCM56670_A0fmt_fields,
        /* bits        */ 372,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LU_BCM56670_A0fmt_fields,
        /* bits        */ 372,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LU_BCM56860_A0fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IL3LU_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IL3LUfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPMfmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56370_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56770_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56870_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56980_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_ILPM_BCM56980_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_ILPMfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLANfmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLANfmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLAN_BCM56860_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_DATA_IVLAN_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_IN_DATA_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_DATA_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_FPEMfmt */ 
        /* format            SS_RST_BUS_IN_FPEMfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_FPEMfmt_fields,
        /* bits        */ 356,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LUfmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LUfmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL2LU_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL2LUfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LUfmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LUfmt_fields,
        /* bits        */ 329,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 329,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 329,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 329,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56560_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56560_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56560_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56560_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56860_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 329,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 329,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IL3LU_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_IN_IL3LUfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SS_RST_BUS_IN_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 329,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPMfmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPMfmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56370_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56770_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56870_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56980_A0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_ILPM_BCM56980_B0fmt */ 
        /* format            SS_RST_BUS_IN_ILPMfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_IN_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLANfmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLANfmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_IN_IVLAN_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_IN_IVLANfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SS_RST_BUS_IN_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUTfmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SS_RST_BUS_OUTfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56370_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56870_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56560_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56560_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56670_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56670_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56770_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56870_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56860_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56870_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56870_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56560_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56980_A0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56980_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_BCM56980_B0fmt */ 
        /* format            SS_RST_BUS_OUTfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_SS_RST_BUS_OUT_BCM56980_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_FPEMfmt */ 
        /* format            SS_RST_BUS_OUT_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LUfmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LUfmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56860_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL2LU_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 113,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LUfmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL3LUfmt_fields,
        /* bits        */ 372,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IL3LUfmt_fields,
        /* bits        */ 372,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4_C_MODELfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IL3LU_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_FPEMfmt_fields,
        /* bits        */ 420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPMfmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56370_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56770_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS4fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56870_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 216,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPMfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56980_A0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_ILPM_BCM56980_B0fmt */ 
        /* format            SS_RST_BUS_OUT_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLANfmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLANfmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56860_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_IVLAN_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUT_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_LPMfmt */ 
        /* format            SS_RST_BUS_OUT_LPMfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_SS_RST_BUS_OUT_LPMfmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_FPEMfmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_FPEMfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56370_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56870_A0fmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56770_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56870_A0fmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56870_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56870_A0fmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56980_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56870_A0fmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56980_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_FPEMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_FPEM_BCM56870_A0fmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LUfmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LUfmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL2LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL2LU_BCM56960_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LUfmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LUfmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IL3LUfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IL3LU_BCM56960_A0fmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPMfmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPMfmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56370_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56770_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56870_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56870_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56960_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56980_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56980_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_ILPMfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_ILPM_BCM56980_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLANfmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLANfmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56260_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56260_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56270_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56560_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56560_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56670_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56670_B0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56860_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56860_A0fmt_fields,
        /* bits        */ 142,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56965_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56970_A0fmt */ 
        /* format            SS_RST_BUS_OUT_SEARCH_IVLANfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SS_RST_BUS_OUT_SEARCH_IVLAN_BCM56960_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_STUB_TO_SWITCH_SCHfmt */ 
        /* format            STUB_TO_SWITCH_SCHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_STUB_TO_SWITCH_SCHfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SUBNET_PROTOCOL_DOPfmt */ 
        /* format            SUBNET_PROTOCOL_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SUBNET_PROTOCOL_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONSfmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONSfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM53570_A0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_ACTIONS_BCM53570_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM53570_B0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_ACTIONS_BCM53570_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56260_A0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56260_B0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56270_A0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56340_A0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56440_B0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONSfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56450_A0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56450_B0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56450_B1fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56560_A0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56560_B0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56640_A0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56670_A0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_ACTIONS_BCM56670_B0fmt */ 
        /* format            SVM_ACTIONSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_ACTIONS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTRfmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTRfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56260_A0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56260_B0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56270_A0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56340_A0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56450_A0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56450_B0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56450_B1fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56560_A0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56560_B0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56640_A0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56670_A0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_COMPRESSED_PKT_ATTR_BCM56670_B0fmt */ 
        /* format            SVM_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDFfmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56260_A0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56260_B0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56270_A0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56340_A0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56450_A0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56450_B0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56450_B1fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56560_A0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56560_B0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56640_A0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56670_A0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_CTR_UDF_BCM56670_B0fmt */ 
        /* format            SVM_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_IN_BUSfmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_SVM_IN_BUSfmt_fields,
        /* bits        */ 242,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM53570_A0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM53570_A0fmt_fields,
        /* bits        */ 247,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM53570_B0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM53570_A0fmt_fields,
        /* bits        */ 247,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56260_A0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 246,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56260_B0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 246,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56270_A0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 246,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56340_A0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_SVM_IN_BUS_BCM56340_A0fmt_fields,
        /* bits        */ 227,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56450_A0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 250,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56450_B0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 250,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56450_B1fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 250,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56560_A0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 268,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56560_B0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 268,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56640_A0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_SVM_IN_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56670_A0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 268,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_IN_BUS_BCM56670_B0fmt */ 
        /* format            SVM_IN_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SVM_IN_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 268,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFERfmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFERfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56260_A0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56260_B0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56270_A0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56270_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56340_A0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56450_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56450_A0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56450_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56450_B0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56450_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56450_B1fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56450_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56560_A0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56560_B0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56640_A0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56670_A0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INDEX_EOP_BUFFER_BCM56670_B0fmt */ 
        /* format            SVM_METER_INDEX_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_METER_INDEX_EOP_BUFFER_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCEfmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCEfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM53570_A0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM53570_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM53570_B0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM53570_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56260_A0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56260_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56260_B0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56260_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56270_A0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56270_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56340_A0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56450_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56450_A0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56450_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56450_B0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56450_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56450_B1fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56450_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56560_A0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56560_B0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56640_A0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56640_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56670_A0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56670_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_METER_INFO_FROM_SOURCE_BCM56670_B0fmt */ 
        /* format            SVM_METER_INFO_FROM_SOURCEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_METER_INFO_FROM_SOURCE_BCM56670_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFSfmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56370_A0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56770_A0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56870_A0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SVM_METER_TABLE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            SVM_METER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SVM_METER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUSfmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUSfmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56260_A0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56260_B0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56270_A0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56270_A0fmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56340_A0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56440_B0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUSfmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56450_A0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56450_B0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56450_B1fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 114,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56560_A0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56560_B0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56640_A0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56670_A0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_CTRL_BUS_BCM56670_B0fmt */ 
        /* format            SVM_MTR_PIPE_CTRL_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_SVM_MTR_PIPE_CTRL_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUSfmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUSfmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56260_A0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56260_B0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56270_A0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56340_A0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56440_B0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUSfmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56450_A0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56450_B0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56450_B1fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56560_A0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56560_B0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56640_A0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56670_A0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_MTR_PIPE_DATA_BUS_BCM56670_B0fmt */ 
        /* format            SVM_MTR_PIPE_DATA_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_MTR_PIPE_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUSfmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUSfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM53570_A0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_OUT_BUS_BCM53570_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM53570_B0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_OUT_BUS_BCM53570_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56260_A0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56260_B0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56270_A0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56340_A0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56450_A0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56450_B0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56450_B1fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56560_A0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56560_B0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56640_A0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56670_A0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_OUT_BUS_BCM56670_B0fmt */ 
        /* format            SVM_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SVM_OUT_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTRfmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SVM_PKT_ATTRfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM53570_A0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM53570_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM53570_B0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM53570_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56260_A0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56260_B0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56270_A0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56340_A0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56440_B0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SVM_PKT_ATTRfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56450_A0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56450_B0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56450_B1fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56560_A0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56560_B0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56640_A0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56670_A0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_PKT_ATTR_BCM56670_B0fmt */ 
        /* format            SVM_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SVM_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFERfmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFERfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56260_A0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56260_B0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56270_A0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56340_A0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56450_A0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56450_B0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56450_B1fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_A0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_B0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56640_A0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56640_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56670_A0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56670_B0fmt */ 
        /* format            SVM_UPDATE_BITMAP_EOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SVM_UPDATE_BITMAP_EOP_BUFFER_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SVP_ACTION_SETfmt */ 
        /* format            SVP_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SVP_ACTION_SETfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SVP_ACTION_SET_BCM56370_A0fmt */ 
        /* format            SVP_ACTION_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SVP_ACTION_SET_BCM56370_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SVP_SOURCEfmt */ 
        /* format            SVP_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SVP_SOURCEfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SVP_SOURCE_BCM56560_A0fmt */ 
        /* format            SVP_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SVP_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SVP_SOURCE_BCM56560_B0fmt */ 
        /* format            SVP_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SVP_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SVP_SOURCE_BCM56670_A0fmt */ 
        /* format            SVP_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SVP_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SVP_SOURCE_BCM56670_B0fmt */ 
        /* format            SVP_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_SVP_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SW2_0_DOPfmt */ 
        /* format            SW2_0_DOPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_0_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SW2_1_DOPfmt */ 
        /* format            SW2_1_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SW2_1_DOPfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SW2_1_DOP_BCM56370_A0fmt */ 
        /* format            SW2_1_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SW2_1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFERfmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SW2_EOP_BUFFERfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_Afmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SW2_EOP_BUFFER_Afmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56260_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56260_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56260_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56260_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56270_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56260_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56340_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56440_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56440_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56440_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56440_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56450_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56450_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56450_B1fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56560_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56560_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56560_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56560_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56640_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56670_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56670_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56685_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SW2_EOP_BUFFER_Afmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56685_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 16,
        /* *fields     */ soc_SW2_EOP_BUFFER_Afmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56840_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56840_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56840_B0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56850_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56850_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_A_BCM56860_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Afmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_A_BCM56850_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_Bfmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_EOP_BUFFER_Bfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM53400_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM53400_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM53540_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM53540_A0fmt_fields,
        /* bits        */ 108,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM53570_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM53570_A0fmt_fields,
        /* bits        */ 154,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM53570_B0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM53570_B0fmt_fields,
        /* bits        */ 155,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM56142_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM56142_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM56150_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM56150_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM56160_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM56160_A0fmt_fields,
        /* bits        */ 108,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM56334_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM56334_A0fmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM56334_B0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM56334_A0fmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM56725_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM56820_A0fmt_fields,
        /* bits        */ 126,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM56820_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM56820_A0fmt_fields,
        /* bits        */ 126,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_BCM88732_A0fmt */ 
        /* format            SW2_EOP_BUFFERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_SW2_EOP_BUFFER_BCM88732_A0fmt_fields,
        /* bits        */ 99,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56260_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56260_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56270_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56270_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56340_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56440_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56440_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56440_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56440_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56450_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56450_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56450_B1fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56524_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_EOP_BUFFER_Bfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56560_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56560_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56640_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56670_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56670_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56670_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56670_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56685_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_EOP_BUFFER_Bfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56685_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW2_EOP_BUFFER_Bfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56840_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56840_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56850_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_B_BCM56860_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Bfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_B_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_Cfmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_Cfmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56260_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56260_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56260_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56260_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56270_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56260_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56340_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56640_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56450_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56450_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56450_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56450_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56450_B1fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56450_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56524_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_Cfmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56560_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56560_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56560_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56560_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56640_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56640_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56670_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56560_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56670_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56560_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56685_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_Cfmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56685_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SW2_EOP_BUFFER_Cfmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56840_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56840_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56840_B0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56840_B0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56850_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56850_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_SW2_EOP_BUFFER_C_BCM56860_A0fmt */ 
        /* format            SW2_EOP_BUFFER_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW2_EOP_BUFFER_C_BCM56850_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SW3_0_DOPfmt */ 
        /* format            SW3_0_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW3_0_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SW3_0_DOP_BCM56770_A0fmt */ 
        /* format            SW3_0_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SW3_0_DOP_BCM56770_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_Afmt */ 
        /* format            SW3_EOP_BUFFER_Afmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW3_EOP_BUFFER_Afmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_A_BCM56370_A0fmt */ 
        /* format            SW3_EOP_BUFFER_Afmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW3_EOP_BUFFER_A_BCM56370_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_A_BCM56770_A0fmt */ 
        /* format            SW3_EOP_BUFFER_Afmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW3_EOP_BUFFER_A_BCM56870_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_A_BCM56870_A0fmt */ 
        /* format            SW3_EOP_BUFFER_Afmt */
        /* nFields     */ 7,
        /* *fields     */ soc_SW3_EOP_BUFFER_A_BCM56870_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_A_BCM56970_A0fmt */ 
        /* format            SW3_EOP_BUFFER_Afmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SW3_EOP_BUFFER_A_BCM56970_A0fmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_Bfmt */ 
        /* format            SW3_EOP_BUFFER_Bfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_SW3_EOP_BUFFER_Bfmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_B_BCM56370_A0fmt */ 
        /* format            SW3_EOP_BUFFER_Bfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SW3_EOP_BUFFER_B_BCM56370_A0fmt_fields,
        /* bits        */ 156,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_B_BCM56770_A0fmt */ 
        /* format            SW3_EOP_BUFFER_Bfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SW3_EOP_BUFFER_B_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_B_BCM56870_A0fmt */ 
        /* format            SW3_EOP_BUFFER_Bfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_SW3_EOP_BUFFER_B_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_SW3_EOP_BUFFER_B_BCM56970_A0fmt */ 
        /* format            SW3_EOP_BUFFER_Bfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_SW3_EOP_BUFFER_B_BCM56970_A0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SWITCHING_CTRLS_ACTION_SETfmt */ 
        /* format            SWITCHING_CTRLS_ACTION_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_SWITCHING_CTRLS_ACTION_SETfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_SWITCH_TO_STUB_SCHfmt */ 
        /* format            SWITCH_TO_STUB_SCHfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SWITCH_TO_STUB_SCHfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SW_COUNTER_UPDATE_VECTORfmt */ 
        /* format            SW_COUNTER_UPDATE_VECTORfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_SW_COUNTER_UPDATE_VECTORfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_SW_EOP_BUFFER_Bfmt */ 
        /* format            SW_EOP_BUFFER_Bfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SW_EOP_BUFFER_Bfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SYSTEM_HVE_OUTPUT_BUSfmt */ 
        /* format            SYSTEM_HVE_OUTPUT_BUSfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_SYSTEM_HVE_OUTPUT_BUSfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_SYSTEM_HVE_TRIGGERS_FORMATfmt */ 
        /* format            SYSTEM_HVE_TRIGGERS_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_SYSTEM_HVE_TRIGGERS_FORMATfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

