/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_sbe_instruct_start_TEMP_DEFINES.H $ */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#ifndef _P10_SBE_INTRUCT_START_TEMP_DEFINES_H_
#define _P10_SBE_INTRUCT_START_TEMP_DEFINES_H_
//TODO: RTC 206777 -- remove this file

#define C_RAS_STATUS_T0_CORE_MAINT                      0 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:289:42
#define C_RAS_STATUS_T0_THREAD_QUIESCED                 1 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:290:42
#define C_RAS_STATUS_T0_ICT_EMPTY                       2 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:294:42
#define C_RAS_STATUS                           0x20028454 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:297:39
#define C_RAS_STATUS_T0_LSU_QUIESCED                    3 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:338:42
#define C_RAS_STATUS_T0_STEP_SUCCESS                    4 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:345:42
#define C_RAS_MODEREG                          0x20028453 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:395:43
#define C_DIRECT_CONTROLS_DC_T0_SRESET_REQUEST          4 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:403:45
#define C_DIRECT_CONTROLS                      0x20028449 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:404:43
#define C_DIRECT_CONTROLS_DC_T0_CORE_START              6 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:471:45
#define C_RAS_MODEREG_MR_FENCE_INTERRUPTS              57 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:512:28
#define C_DIRECT_CONTROLS_DC_T0_CORE_STOP               7 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:521:45
#define C_DIRECT_CONTROLS_DC_T0_CORE_STEP               5 // FIXME ../chips/p10/procedures/hwp/core//p10_thread_control.C:593:45


#endif//_P10_SBE_INTRUCT_START_TEMP_DEFINES_H_
