ISim log file
Running: /home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder_top_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder_top.v" Line 33.  For instance seven_bit_adder_top/uut/, width 1 of formal port cout is not equal to width 7 of actual signal cout.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
time=                   0: y = 1000, sum = xxxxxxx, carry = zzzzzzx, pb1=1,pb2=0,pb3=0,pb4=0

Finished circuit initialization process.
time=                   5: y = 1000, sum = xxxxxxx, carry = zzzzzzx, pb1=0,pb2=0,pb3=0,pb4=0

time=                  10: y = 0000, sum = xxxxxxx, carry = zzzzzzx, pb1=0,pb2=1,pb3=0,pb4=0

time=                  15: y = 0000, sum = xxxxxxx, carry = zzzzzzx, pb1=0,pb2=0,pb3=0,pb4=0

time=                  20: y = 1000, sum = xxxxxxx, carry = zzzzzzx, pb1=0,pb2=0,pb3=1,pb4=0

time=                  25: y = 1000, sum = xxx0000, carry = zzzzzzx, pb1=0,pb2=0,pb3=0,pb4=0

time=                  30: y = 0000, sum = xxx0000, carry = zzzzzzx, pb1=0,pb2=0,pb3=0,pb4=1

time=                  35: y = 0000, sum = 0010000, carry = zzzzzz0, pb1=0,pb2=0,pb3=0,pb4=0

Stopped at time : 40 ns : File "/home/cse/Desktop/CS220/Lab2/Lab2_1/seven_bit_adder/seven_bit_adder_top.v" Line 69
# exit 0
# exit 0
