Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'prac3_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail
-ir off -pr off -lc off -power off -o prac3_top_map.ncd prac3_top.ngd
prac3_top.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sat Dec 31 13:19:06 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:    4
Slice Logic Utilization:
  Number of Slice Registers:                   989 out of  18,224    5%
    Number used as Flip Flops:                 987
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      1,252 out of   9,112   13%
    Number used as logic:                    1,117 out of   9,112   12%
      Number using O6 output only:             820
      Number using O5 output only:             102
      Number using O5 and O6:                  195
      Number used as ROM:                        0
    Number used as Memory:                     114 out of   2,176    5%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            50
        Number using O6 output only:            43
        Number using O5 output only:             0
        Number using O5 and O6:                  7
    Number used exclusively as route-thrus:     21
      Number with same-slice register load:     13
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   528 out of   2,278   23%
  Number of MUXCYs used:                       228 out of   4,556    5%
  Number of LUT Flip Flop pairs used:        1,519
    Number with an unused Flip Flop:           584 out of   1,519   38%
    Number with an unused LUT:                 267 out of   1,519   17%
    Number of fully used LUT-FF pairs:         668 out of   1,519   43%
    Number of unique control sets:              95
    Number of slice register sites lost
      to control set restrictions:             340 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        66 out of     232   28%
    Number of LOCed IOBs:                       66 out of      66  100%
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            1 out of      32    3%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.67

Peak Memory Usage:  4569 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   20 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal col_pad<4> connected to top level port col_pad<4>
   has been removed.
WARNING:MapLib:701 - Signal col_pad<3> connected to top level port col_pad<3>
   has been removed.
WARNING:MapLib:701 - Signal col_pad<2> connected to top level port col_pad<2>
   has been removed.
WARNING:MapLib:701 - Signal col_pad<1> connected to top level port col_pad<1>
   has been removed.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network sw_pad<7>_IBUF has no load.
INFO:LIT:243 - Logical network sw_pad<6>_IBUF has no load.
INFO:LIT:243 - Logical network sw_pad<5>_IBUF has no load.
INFO:LIT:243 - Logical network sw_pad<4>_IBUF has no load.
INFO:LIT:243 - Logical network sw_pad<3>_IBUF has no load.
INFO:LIT:243 - Logical network sw_pad<2>_IBUF has no load.
INFO:LIT:243 - Logical network sw_pad<1>_IBUF has no load.
INFO:LIT:243 - Logical network boton_aba_pad_IBUF has no load.
INFO:LIT:243 - Logical network boton_arr_pad_IBUF has no load.
INFO:LIT:243 - Logical network boton_der_pad_IBUF has no load.
INFO:LIT:243 - Logical network boton_izq_pad_IBUF has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<31> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<30> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<29> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<28> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<27> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<26> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<25> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<24> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<23> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<22> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<21> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<20> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<19> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<18> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<17> has no load.
INFO:LIT:243 - Logical network mcs_0/U0/iomodule_0/write_data<15> has no load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FP
   GA.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X/LO has no load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY
   _3/LO has no load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using
   _FPGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/LO has no load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:LIT:243 - Logical network
   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Usin
   g_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/SPO has no
   load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp XLXI_306/dcm_sp_inst,
   consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
 222 block(s) removed
  55 block(s) optimized away
 171 signal(s) removed
 245 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_1/XLXI_39/XLXI_12" (FF) removed.
 The signal "XLXI_1/XLXI_39/ce_tecla_pulsada" is loadless and has been removed.
  Loadless block "XLXI_1/XLXI_39/XLXI_41/XLXI_2" (AND) removed.
   The signal "XLXI_1/XLXI_39/XLXI_41/XLXN_1" is loadless and has been removed.
    Loadless block "XLXI_1/XLXI_39/XLXI_41/XLXI_1" (FF) removed.
     The signal "XLXI_1/XLXI_39/tecla_pulsada_nivel" is loadless and has been
removed.
      Loadless block "XLXI_1/XLXI_39/XLXI_15" (OR) removed.
       The signal "XLXI_1/XLXI_39/XLXN_210" is loadless and has been removed.
        Loadless block "XLXI_1/XLXI_39/XLXI_14/O" (ROM) removed.
         The signal "XLXI_1/tecla_DUMMY<8>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_9/Q1" (FF) removed.
           The signal "XLXI_1/XLXI_1/XLXN_45" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_1/XLXI_10" (AND) removed.
           The signal "XLXI_1/col_ok2" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_6/XLXI_1" (FF) removed.
             The signal "col<2>" is loadless and has been removed.
              Loadless block "XLXI_279_2/q_tmp" (FF) removed.
               The signal "col_pad_2_IBUF" is loadless and has been removed.
                Loadless block "col_pad_2_IBUF" (BUF) removed.
                 The signal "col_pad<2>" is loadless and has been removed.
                  Loadless block "col_pad<2>" (PAD) removed.
         The signal "XLXI_1/tecla_DUMMY<9>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_9/Q2" (FF) removed.
           The signal "XLXI_1/col_ok3" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_7/XLXI_1" (FF) removed.
             The signal "col<3>" is loadless and has been removed.
              Loadless block "XLXI_279_3/q_tmp" (FF) removed.
               The signal "col_pad_3_IBUF" is loadless and has been removed.
                Loadless block "col_pad_3_IBUF" (BUF) removed.
                 The signal "col_pad<3>" is loadless and has been removed.
                  Loadless block "col_pad<3>" (PAD) removed.
         The signal "XLXI_1/tecla_DUMMY<10>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_15/Q0" (FF) removed.
           The signal "XLXI_1/XLXI_1/XLXN_77" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_1/XLXI_16" (AND) removed.
           The signal "XLXI_1/col_ok1" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_5/XLXI_1" (FF) removed.
             The signal "col<1>" is loadless and has been removed.
              Loadless block "XLXI_279_1/q_tmp" (FF) removed.
               The signal "col_pad_1_IBUF" is loadless and has been removed.
                Loadless block "col_pad_1_IBUF" (BUF) removed.
                 The signal "col_pad<1>" is loadless and has been removed.
                  Loadless block "col_pad<1>" (PAD) removed.
         The signal "XLXI_1/tecla_DUMMY<11>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_15/Q2" (FF) removed.
         The signal "XLXI_1/tecla_DUMMY<12>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_15/Q3" (FF) removed.
           The signal "XLXI_1/col_ok4" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_8/XLXI_1" (FF) removed.
             The signal "col<4>" is loadless and has been removed.
              Loadless block "XLXI_279_4/q_tmp" (FF) removed.
               The signal "col_pad_4_IBUF" is loadless and has been removed.
                Loadless block "col_pad_4_IBUF" (BUF) removed.
                 The signal "col_pad<4>" is loadless and has been removed.
                  Loadless block "col_pad<4>" (PAD) removed.
         The signal "XLXI_1/XLXI_39/XLXI_14/N01" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_39/XLXI_14/O_SW0" (ROM) removed.
           The signal "XLXI_1/tecla_DUMMY<13>" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_1/XLXI_9/Q3" (FF) removed.
           The signal "XLXI_1/tecla_DUMMY<14>" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_1/XLXI_12/Q3" (FF) removed.
             The signal "XLXI_1/XLXI_1/XLXN_61" is loadless and has been removed.
              Loadless block "XLXI_1/XLXI_1/XLXI_13" (AND) removed.
           The signal "XLXI_1/tecla_DUMMY<15>" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_1/XLXI_1/Q3" (FF) removed.
             The signal "XLXI_1/XLXI_1/XLXN_13" is loadless and has been removed.
              Loadless block "XLXI_1/XLXI_1/XLXI_4" (AND) removed.
       The signal "XLXI_1/XLXI_39/XLXN_209" is loadless and has been removed.
        Loadless block "XLXI_1/XLXI_39/XLXI_13/O" (ROM) removed.
         The signal "XLXI_1/tecla_DUMMY<0>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_15/Q1" (FF) removed.
         The signal "XLXI_1/tecla_DUMMY<1>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_1/Q0" (FF) removed.
         The signal "XLXI_1/tecla_DUMMY<2>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_1/Q1" (FF) removed.
         The signal "XLXI_1/tecla_DUMMY<3>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_1/Q2" (FF) removed.
         The signal "XLXI_1/tecla_DUMMY<4>" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_1/XLXI_12/Q0" (FF) removed.
         The signal "XLXI_1/XLXI_39/XLXI_13/N01" is loadless and has been removed.
          Loadless block "XLXI_1/XLXI_39/XLXI_13/O_SW0" (ROM) removed.
           The signal "XLXI_1/tecla_DUMMY<5>" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_1/XLXI_12/Q1" (FF) removed.
           The signal "XLXI_1/tecla_DUMMY<6>" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_1/XLXI_12/Q2" (FF) removed.
           The signal "XLXI_1/tecla_DUMMY<7>" is loadless and has been removed.
            Loadless block "XLXI_1/XLXI_1/XLXI_9/Q0" (FF) removed.
Loadless block "XLXI_872/XLXI_3/XLXI_45" (FF) removed.
 The signal "XLXI_872/XLXI_3/ce_letra_b" is loadless and has been removed.
  Loadless block "XLXI_872/XLXI_3/XLXI_44" (AND) removed.
   The signal "XLXI_872/XLXI_3/XLXN_181" is loadless and has been removed.
    Loadless block "XLXI_872/XLXI_3/XLXI_43/EQ1" (ROM) removed.
Loadless block "XLXI_872/XLXI_64/XLXI_85" (FF) removed.
Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_57" (BUF) removed.
 The signal "XLXI_872/XLXI_83/diezmilesimas_tmp<0>" is loadless and has been
removed.
  Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_41" (SFF) removed.
   The signal "XLXI_872/XLXI_83/XLXI_95/XLXN_92" is loadless and has been removed.
    Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_58/Mmux_O11" (ROM) removed.
     The signal "XLXI_872/XLXI_83/XLXN_470" is loadless and has been removed.
      Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_57" (BUF) removed.
       The signal "XLXI_872/XLXI_83/milesimas_tmp<0>" is loadless and has been removed.
        Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_41" (SFF) removed.
         The signal "XLXI_872/XLXI_83/XLXI_94/XLXN_92" is loadless and has been removed.
          Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_58/Mmux_O11" (ROM) removed.
           The signal "XLXI_872/XLXI_83/XLXN_469" is loadless and has been removed.
            Loadless block "XLXI_872/XLXI_83/XLXI_93/XLXI_57" (BUF) removed.
           The signal "XLXI_872/XLXI_83/XLXI_94/XLXN_97" is loadless and has been removed.
            Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_60" (BUF) removed.
             The signal "XLXI_872/XLXI_83/milesimas_tmp<1>" is loadless and has been removed.
              Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_40" (SFF) removed.
               The signal "XLXI_872/XLXI_83/XLXI_94/XLXN_8" is loadless and has been removed.
                Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_30/Mmux_O11" (ROM) removed.
                 The signal "XLXI_872/XLXI_83/XLXI_94/XLXN_50" is loadless and has been removed.
                  Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_61" (XOR) removed.
                   The signal "XLXI_872/XLXI_83/milesimas_tmp<2>" is loadless and has been removed.
                    Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_39" (SFF) removed.
                     The signal "XLXI_872/XLXI_83/XLXI_94/XLXN_7" is loadless and has been removed.
                      Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_13/Mmux_O11" (ROM) removed.
                       The signal "XLXI_872/XLXI_83/XLXI_94/f_q2" is loadless and has been removed.
                        Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_69" (AND) removed.
                         The signal "XLXI_872/XLXI_83/milesimas_tmp<3>" is loadless and has been removed.
                          Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_38" (SFF) removed.
                           The signal "XLXI_872/XLXI_83/XLXI_94/XLXN_6" is loadless and has been removed.
                            Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_12/Mmux_O11" (ROM) removed.
                             The signal "XLXI_872/XLXI_83/XLXI_94/XLXN_110" is loadless and has been removed.
                              Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_65" (BUF) removed.
                           The signal "XLXI_872/XLXI_83/XLXI_94/init" is loadless and has been removed.
                            Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_56" (BUF) removed.
                         The signal "XLXI_872/XLXI_83/XLXI_94/XLXN_103" is loadless and has been removed.
                          Loadless block "XLXI_872/XLXI_83/XLXI_94/XLXI_67" (AND) removed.
     The signal "XLXI_872/XLXI_83/XLXI_95/XLXN_97" is loadless and has been removed.
      Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_60" (BUF) removed.
       The signal "XLXI_872/XLXI_83/diezmilesimas_tmp<1>" is loadless and has been
removed.
        Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_40" (SFF) removed.
         The signal "XLXI_872/XLXI_83/XLXI_95/XLXN_8" is loadless and has been removed.
          Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_30/Mmux_O11" (ROM) removed.
           The signal "XLXI_872/XLXI_83/XLXI_95/XLXN_50" is loadless and has been removed.
            Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_61" (XOR) removed.
             The signal "XLXI_872/XLXI_83/diezmilesimas_tmp<2>" is loadless and has been
removed.
              Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_39" (SFF) removed.
               The signal "XLXI_872/XLXI_83/XLXI_95/XLXN_7" is loadless and has been removed.
                Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_13/Mmux_O11" (ROM) removed.
                 The signal "XLXI_872/XLXI_83/XLXI_95/f_q2" is loadless and has been removed.
                  Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_69" (AND) removed.
                   The signal "XLXI_872/XLXI_83/diezmilesimas_tmp<3>" is loadless and has been
removed.
                    Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_38" (SFF) removed.
                     The signal "XLXI_872/XLXI_83/XLXI_95/XLXN_6" is loadless and has been removed.
                      Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_12/Mmux_O11" (ROM) removed.
                       The signal "XLXI_872/XLXI_83/XLXI_95/XLXN_110" is loadless and has been removed.
                        Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_65" (BUF) removed.
                     The signal "XLXI_872/XLXI_83/XLXI_95/init" is loadless and has been removed.
                      Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_56" (BUF) removed.
                   The signal "XLXI_872/XLXI_83/XLXI_95/XLXN_103" is loadless and has been removed.
                    Loadless block "XLXI_872/XLXI_83/XLXI_95/XLXI_67" (AND) removed.
Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_57" (BUF) removed.
 The signal "XLXI_872/XLXI_84/diezmilesimas_tmp<0>" is loadless and has been
removed.
  Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_41" (SFF) removed.
   The signal "XLXI_872/XLXI_84/XLXI_95/XLXN_92" is loadless and has been removed.
    Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_58/Mmux_O11" (ROM) removed.
     The signal "XLXI_872/XLXI_84/XLXN_470" is loadless and has been removed.
      Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_57" (BUF) removed.
       The signal "XLXI_872/XLXI_84/milesimas_tmp<0>" is loadless and has been removed.
        Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_41" (SFF) removed.
         The signal "XLXI_872/XLXI_84/XLXI_94/XLXN_92" is loadless and has been removed.
          Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_58/Mmux_O11" (ROM) removed.
           The signal "XLXI_872/XLXI_84/XLXN_469" is loadless and has been removed.
            Loadless block "XLXI_872/XLXI_84/XLXI_93/XLXI_57" (BUF) removed.
           The signal "XLXI_872/XLXI_84/XLXI_94/XLXN_97" is loadless and has been removed.
            Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_60" (BUF) removed.
             The signal "XLXI_872/XLXI_84/milesimas_tmp<1>" is loadless and has been removed.
              Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_40" (SFF) removed.
               The signal "XLXI_872/XLXI_84/XLXI_94/XLXN_8" is loadless and has been removed.
                Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_30/Mmux_O11" (ROM) removed.
                 The signal "XLXI_872/XLXI_84/XLXI_94/XLXN_50" is loadless and has been removed.
                  Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_61" (XOR) removed.
                   The signal "XLXI_872/XLXI_84/milesimas_tmp<2>" is loadless and has been removed.
                    Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_39" (SFF) removed.
                     The signal "XLXI_872/XLXI_84/XLXI_94/XLXN_7" is loadless and has been removed.
                      Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_13/Mmux_O11" (ROM) removed.
                       The signal "XLXI_872/XLXI_84/XLXI_94/f_q2" is loadless and has been removed.
                        Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_69" (AND) removed.
                         The signal "XLXI_872/XLXI_84/milesimas_tmp<3>" is loadless and has been removed.
                          Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_38" (SFF) removed.
                           The signal "XLXI_872/XLXI_84/XLXI_94/XLXN_6" is loadless and has been removed.
                            Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_12/Mmux_O11" (ROM) removed.
                             The signal "XLXI_872/XLXI_84/XLXI_94/XLXN_110" is loadless and has been removed.
                              Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_65" (BUF) removed.
                           The signal "XLXI_872/XLXI_84/XLXI_94/init" is loadless and has been removed.
                            Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_56" (BUF) removed.
                         The signal "XLXI_872/XLXI_84/XLXI_94/XLXN_103" is loadless and has been removed.
                          Loadless block "XLXI_872/XLXI_84/XLXI_94/XLXI_67" (AND) removed.
     The signal "XLXI_872/XLXI_84/XLXI_95/XLXN_97" is loadless and has been removed.
      Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_60" (BUF) removed.
       The signal "XLXI_872/XLXI_84/diezmilesimas_tmp<1>" is loadless and has been
removed.
        Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_40" (SFF) removed.
         The signal "XLXI_872/XLXI_84/XLXI_95/XLXN_8" is loadless and has been removed.
          Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_30/Mmux_O11" (ROM) removed.
           The signal "XLXI_872/XLXI_84/XLXI_95/XLXN_50" is loadless and has been removed.
            Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_61" (XOR) removed.
             The signal "XLXI_872/XLXI_84/diezmilesimas_tmp<2>" is loadless and has been
removed.
              Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_39" (SFF) removed.
               The signal "XLXI_872/XLXI_84/XLXI_95/XLXN_7" is loadless and has been removed.
                Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_13/Mmux_O11" (ROM) removed.
                 The signal "XLXI_872/XLXI_84/XLXI_95/f_q2" is loadless and has been removed.
                  Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_69" (AND) removed.
                   The signal "XLXI_872/XLXI_84/diezmilesimas_tmp<3>" is loadless and has been
removed.
                    Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_38" (SFF) removed.
                     The signal "XLXI_872/XLXI_84/XLXI_95/XLXN_6" is loadless and has been removed.
                      Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_12/Mmux_O11" (ROM) removed.
                       The signal "XLXI_872/XLXI_84/XLXI_95/XLXN_110" is loadless and has been removed.
                        Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_65" (BUF) removed.
                     The signal "XLXI_872/XLXI_84/XLXI_95/init" is loadless and has been removed.
                      Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_56" (BUF) removed.
                   The signal "XLXI_872/XLXI_84/XLXI_95/XLXN_103" is loadless and has been removed.
                    Loadless block "XLXI_872/XLXI_84/XLXI_95/XLXI_67" (AND) removed.
Loadless block "XLXI_874/XLXI_26" (AND) removed.
 The signal "XLXI_874/anodo_DUMMY<3>" is loadless and has been removed.
  Loadless block "XLXI_874/XLXI_32" (SFF) removed.
   The signal "XLXI_874/anodo_DUMMY<2>" is loadless and has been removed.
    Loadless block "XLXI_874/XLXI_31" (SFF) removed.
     The signal "XLXI_874/anodo_DUMMY<1>" is loadless and has been removed.
      Loadless block "XLXI_874/XLXI_30" (SFF) removed.
       The signal "XLXI_874/anodo_DUMMY<0>" is loadless and has been removed.
        Loadless block "XLXI_874/XLXI_7" (FF) removed.
Loadless block "XLXI_874/XLXI_27" (AND) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.F
PGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6" (LUT6_2) removed.
 The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i<1
>" is loadless and has been removed.
 The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i<0
>" is loadless and has been removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDR
SE" (FF) removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i" is sourceless
and has been removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i_rstpot"
(ROM) removed.
  The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i_rstpot" is
sourceless and has been removed.
   Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/toggle_i" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<31>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<30>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<29>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<28>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<27>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<26>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<25>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<24>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<23>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<22>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<21>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<20>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<19>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<18>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<17>" is sourceless and has been
removed.
The signal "mcs_0/U0/iomodule_0/write_data<15>" is sourceless and has been
removed.
The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n" is
sourceless and has been removed.
 Sourceless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3
" (MUX) removed.
  The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3
/O" is sourceless and has been removed.
   Sourceless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3
/MUXCY_L_BUF" (BUF) removed.
    The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3
/LO" is sourceless and has been removed.
The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X/O" is sourceless and has been removed.
 Sourceless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X/LO" is sourceless and has been
removed.
The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/O" is sourceless and has been removed.
 Sourceless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/LO" is sourceless and has been removed.
The signal "XLXI_309/q<15>" is sourceless and has been removed.
 Sourceless block "XLXI_309/blk00000001/blk00000020" (XOR) removed.
  The signal "XLXI_309/blk00000001/sig00000024" is sourceless and has been
removed.
   Sourceless block "XLXI_309/blk00000001/blk00000023" (SFF) removed.
The signal "XLXI_309/q<14>" is sourceless and has been removed.
 Sourceless block "XLXI_309/blk00000001/blk00000033" (ROM) removed.
  The signal "XLXI_309/blk00000001/sig00000035" is sourceless and has been
removed.
   Sourceless block "XLXI_309/blk00000001/blk00000004" (XOR) removed.
    The signal "XLXI_309/blk00000001/sig00000023" is sourceless and has been
removed.
     Sourceless block "XLXI_309/blk00000001/blk00000024" (SFF) removed.
   Sourceless block "XLXI_309/blk00000001/blk00000005" (MUX) removed.
    The signal "XLXI_309/blk00000001/sig00000025" is sourceless and has been
removed.
The signal "XLXI_309/blk00000001/sig00000026" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXI_872/XLXI_60/punto_decimal_tmp<1>" is unused and has been
removed.
The signal "XLXI_872/XLXI_60/punto_decimal_tmp<4>" is unused and has been
removed.
The signal "XLXI_872/XLXI_84/cent_tmp<3>" is unused and has been removed.
 Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_38" (SFF) removed.
  The signal "XLXI_872/XLXI_84/XLXI_3/XLXN_6" is unused and has been removed.
   Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_12/Mmux_O11" (ROM) removed.
    The signal "XLXI_872/XLXI_84/XLXI_3/mod_out_DUMMY" is unused and has been
removed.
     Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_8" (AND) removed.
      The signal "XLXI_872/XLXI_84/XLXI_3/XLXN_42" is unused and has been removed.
       Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_53/GT11" (ROM) removed.
        The signal "XLXI_872/XLXI_84/cent_tmp<2>" is unused and has been removed.
         Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_39" (SFF) removed.
          The signal "XLXI_872/XLXI_84/XLXI_3/XLXN_7" is unused and has been removed.
           Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_13/Mmux_O11" (ROM) removed.
            The signal "XLXI_872/XLXI_84/XLXI_3/XLXN_49" is unused and has been removed.
             Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_10" (XOR) removed.
              The signal "XLXI_872/XLXI_84/cent_tmp<0>" is unused and has been removed.
               Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_41" (SFF) removed.
                The signal "XLXI_872/XLXI_84/XLXI_3/init" is unused and has been removed.
                 Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_56" (BUF) removed.
              The signal "XLXI_872/XLXI_84/cent_tmp<1>" is unused and has been removed.
               Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_40" (SFF) removed.
                The signal "XLXI_872/XLXI_84/XLXI_3/XLXN_8" is unused and has been removed.
                 Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_30/Mmux_O11" (ROM) removed.
                  The signal "XLXI_872/XLXI_84/XLXI_3/XLXN_50" is unused and has been removed.
                   Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_11" (BUF) removed.
    The signal "XLXI_872/XLXI_84/XLXI_3/XLXN_48" is unused and has been removed.
     Unused block "XLXI_872/XLXI_84/XLXI_3/XLXI_9" (AND) removed.
The signal "XLXI_872/XLXI_83/cent_tmp<3>" is unused and has been removed.
 Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_38" (SFF) removed.
  The signal "XLXI_872/XLXI_83/XLXI_3/XLXN_6" is unused and has been removed.
   Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_12/Mmux_O11" (ROM) removed.
    The signal "XLXI_872/XLXI_83/XLXI_3/mod_out_DUMMY" is unused and has been
removed.
     Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_8" (AND) removed.
      The signal "XLXI_872/XLXI_83/XLXI_3/XLXN_42" is unused and has been removed.
       Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_53/GT11" (ROM) removed.
        The signal "XLXI_872/XLXI_83/cent_tmp<2>" is unused and has been removed.
         Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_39" (SFF) removed.
          The signal "XLXI_872/XLXI_83/XLXI_3/XLXN_7" is unused and has been removed.
           Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_13/Mmux_O11" (ROM) removed.
            The signal "XLXI_872/XLXI_83/XLXI_3/XLXN_49" is unused and has been removed.
             Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_10" (XOR) removed.
              The signal "XLXI_872/XLXI_83/cent_tmp<0>" is unused and has been removed.
               Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_41" (SFF) removed.
                The signal "XLXI_872/XLXI_83/XLXI_3/init" is unused and has been removed.
                 Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_56" (BUF) removed.
              The signal "XLXI_872/XLXI_83/cent_tmp<1>" is unused and has been removed.
               Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_40" (SFF) removed.
                The signal "XLXI_872/XLXI_83/XLXI_3/XLXN_8" is unused and has been removed.
                 Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_30/Mmux_O11" (ROM) removed.
                  The signal "XLXI_872/XLXI_83/XLXI_3/XLXN_50" is unused and has been removed.
                   Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_11" (BUF) removed.
    The signal "XLXI_872/XLXI_83/XLXI_3/XLXN_48" is unused and has been removed.
     Unused block "XLXI_872/XLXI_83/XLXI_3/XLXI_9" (AND) removed.
Unused block "XLXI_309/blk00000001/blk00000007" (MUX) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_15" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_17" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_18" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_19" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_20" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_21" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_22" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_23" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_24" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_25" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_26" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_27" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_28" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_29" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_30" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_31" (FF) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.F
PGA_LUT6_Target.low_addr_i_INST" (LUT6_2) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X" (MUX) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L" (MUX) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n1_INV
_0" (BUF) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000002
GND 		XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000003
GND 		XLXI_165/XST_GND
GND 		XLXI_288_1/XST_GND
GND 		XLXI_288_2/XST_GND
GND 		XLXI_288_3/XST_GND
GND 		XLXI_288_4/XST_GND
VCC 		XLXI_309/blk00000001/blk00000002
GND 		XLXI_309/blk00000001/blk00000003
GND 		XLXI_35/XST_GND
VCC 		XLXI_866
GND 		XLXI_871_4
VCC 		XLXI_872/XLXI_42/XLXI_31/blk00000001/blk00000002
GND 		XLXI_872/XLXI_42/XLXI_31/blk00000001/blk00000003
FD 		XLXI_872/XLXI_60/XLXI_178_0
   optimized to 0
FD 		XLXI_872/XLXI_60/XLXI_178_3
   optimized to 0
BUF 		XLXI_872/XLXI_60/XLXI_200
BUF 		XLXI_872/XLXI_60/XLXI_201
BUF 		XLXI_874/XLXI_46
BUF 		XLXI_874/XLXI_49
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i
   optimized to 0
LUT3
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_
Carry_Decoding.alu_carry_select_LUT
   optimized to 0
FDR 		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Write_DIV_result
   optimized to 0
GND 		mcs_0/XST_GND
VCC 		mcs_0/XST_VCC
LUT3 		XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000037
   optimized to 0

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[1].Used_
MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Counter[2].Used_
MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_
Carry_Decoding.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL
_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[29].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[28].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[27].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[25].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[24].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[23].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[21].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[20].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[19].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_F
PGA.Zero_Detecting[5].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_F
PGA.Zero_Detecting[4].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_F
PGA.Zero_Detecting[3].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_F
PGA.Zero_Detecting[2].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_F
PGA.Zero_Detecting[1].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_F
PGA.Zero_Detecting[0].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_F
PGA.Part_Of_Zero_Carry_Start/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakab
le_Pipe.OpSel1_SPR_MUXCY_1/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Intr_Carry_MU
XCY/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakab
le_Pipe.Take_Intr_MUXCY_3/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_MUX
CY/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakab
le_Pipe.Take_Intr_MUXCY_2/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_
2/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CA
RRY3/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CA
RRY2/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Correct_Carry
_MUXCY/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Using_Breakab
le_Pipe.Take_Intr_MUXCY_1/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_
1/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CA
RRY/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUX
CY/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_Mu
xCY_1/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_
MuxCY/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_
FPGA.Buffer_DFFs[2].buffer_Addr_MUXCY_L/MUXCY_L_BUF
LOCALBUF
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_
FPGA.Buffer_DFFs[3].buffer_Addr_MUXCY_L/MUXCY_L_BUF
BUF 		XLXI_877
INV 		XLXI_304
INV 		XLXI_872/XLXI_87/XLXI_4
BUF 		XLXI_872/XLXI_96
BUF 		XLXI_875
INV 		XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000041
BUF 		XLXI_872/XLXI_97
BUF 		XLXI_876
BUF 		XLXI_872/XLXI_60/XLXI_177
BUF 		XLXI_872/XLXI_83/XLXI_90/XLXI_6
BUF 		XLXI_872/XLXI_84/XLXI_90/XLXI_6
BUF 		XLXI_872/XLXI_83/XLXI_9/XLXI_6
BUF 		XLXI_872/XLXI_84/XLXI_9/XLXI_6
INV 		XLXI_872/XLXI_83/XLXI_2/XLXI_11
INV 		XLXI_872/XLXI_83/XLXI_1/XLXI_11
INV 		XLXI_872/XLXI_84/XLXI_2/XLXI_11
INV 		XLXI_872/XLXI_84/XLXI_1/XLXI_11
INV 		XLXI_872/XLXI_83/XLXI_93/XLXI_65
INV 		XLXI_872/XLXI_83/XLXI_93/XLXI_60
INV 		XLXI_872/XLXI_83/XLXI_91/XLXI_65
BUF 		XLXI_872/XLXI_83/XLXI_91/XLXI_57
INV 		XLXI_872/XLXI_83/XLXI_91/XLXI_60
INV 		XLXI_872/XLXI_84/XLXI_93/XLXI_65
INV 		XLXI_872/XLXI_84/XLXI_93/XLXI_60
INV 		XLXI_872/XLXI_84/XLXI_91/XLXI_65
BUF 		XLXI_872/XLXI_84/XLXI_91/XLXI_57
INV 		XLXI_872/XLXI_84/XLXI_91/XLXI_60
INV 		XLXI_874/XLXI_53_6
INV 		XLXI_874/XLXI_53_5
INV 		XLXI_874/XLXI_53_4
INV 		XLXI_874/XLXI_53_3
INV 		XLXI_874/XLXI_53_2
INV 		XLXI_874/XLXI_53_1
INV 		XLXI_874/XLXI_53_0
INV 		XLXI_874/XLXI_50_6
INV 		XLXI_874/XLXI_50_5
INV 		XLXI_874/XLXI_50_4
INV 		XLXI_874/XLXI_50_3
INV 		XLXI_874/XLXI_50_2
INV 		XLXI_874/XLXI_50_1
INV 		XLXI_874/XLXI_50_0
INV 		XLXI_874/XLXI_52_6
INV 		XLXI_874/XLXI_52_5
INV 		XLXI_874/XLXI_52_4
INV 		XLXI_874/XLXI_52_3
INV 		XLXI_874/XLXI_52_2
INV 		XLXI_874/XLXI_52_1
INV 		XLXI_874/XLXI_52_0
INV 		XLXI_874/XLXI_51_6
INV 		XLXI_874/XLXI_51_5
INV 		XLXI_874/XLXI_51_4
INV 		XLXI_874/XLXI_51_3
INV 		XLXI_874/XLXI_51_2
INV 		XLXI_874/XLXI_51_1
INV 		XLXI_874/XLXI_51_0
BUF 		XLXI_874/XLXI_48
BUF 		XLXI_874/XLXI_47
LUT1 		XLXI_865/Mcount_cnt_cy<15>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<14>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<13>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<12>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<11>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<10>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<9>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<8>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<7>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<6>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<5>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<4>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<3>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<2>_rt
LUT1 		XLXI_865/Mcount_cnt_cy<1>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<20>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<19>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<18>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<17>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<16>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<15>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<14>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<13>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<12>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<11>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<10>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<9>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<8>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<7>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<6>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<5>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<4>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<3>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<2>_rt
LUT1 		XLXI_865/U3/Mcount_counter_cy<1>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<20>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<19>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<18>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<17>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<16>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<15>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<14>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<13>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<12>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<11>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<10>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<9>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<8>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<7>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<6>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<5>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<4>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<3>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<2>_rt
LUT1 		XLXI_865/U2/Mcount_counter_cy<1>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<20>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<19>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<18>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<17>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<16>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<15>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<14>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<13>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<12>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<11>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<10>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<9>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<8>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<7>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<6>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<5>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<4>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<3>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<2>_rt
LUT1 		XLXI_865/U1/Mcount_counter_cy<1>_rt
LUT1 		XLXI_865/Mcount_cnt_xor<16>_rt
LUT1 		XLXI_865/U3/Mcount_counter_xor<21>_rt
LUT1 		XLXI_865/U2/Mcount_counter_xor<21>_rt
LUT1 		XLXI_865/U1/Mcount_counter_xor<21>_rt
INV 		XLXI_865/EppWRITE_inv1_INV_0
MULT_AND
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_
Carry_Decoding.MULT_AND_I
LUT1
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_F
PGA.Part_Of_Zero_Carry_Start_rt
LUT1
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.New_Carry_MUX
CY_rt
LUT1
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_
MuxCY_rt
INV 		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/dready_Valid1_INV_0
LUT1 		XLXI_309/blk00000001/blk00000034
LUT1 		XLXI_309/blk00000001/blk00000035
LUT1 		XLXI_309/blk00000001/blk00000036
LUT1 		XLXI_309/blk00000001/blk00000037
LUT1 		XLXI_309/blk00000001/blk00000038
LUT1 		XLXI_309/blk00000001/blk00000039
LUT1 		XLXI_309/blk00000001/blk0000003a
LUT1 		XLXI_309/blk00000001/blk0000003b
LUT1 		XLXI_309/blk00000001/blk0000003c
LUT1 		XLXI_309/blk00000001/blk0000003d
LUT1 		XLXI_309/blk00000001/blk0000003e
LUT1 		XLXI_309/blk00000001/blk0000003f
LUT1 		XLXI_309/blk00000001/blk00000040
LUT1 		XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000c
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[28].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[27].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[26].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[25].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[24].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[23].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[22].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[21].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[20].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[19].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[18].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPG
A.Not_All_Bits.PC_GEN[17].PC_Bit_I/SUM_I
LUT4
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.I_correct_Car
ry_Select
LUT2 		mcs_0/U0/dlmb/DBus_Oring.Res<25>_SW0
LUT2 		mcs_0/U0/dlmb/DBus_Oring.Res<26>_SW0
LUT2 		mcs_0/U0/dlmb/DBus_Oring.Res<28>_SW0
LUT2 		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/other_Write1

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| DB<0>                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DB<1>                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DB<2>                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DB<3>                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DB<4>                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DB<5>                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DB<6>                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DB<7>                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| EppASTB                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| EppDSTB                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| EppWAIT                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| EppWRITE                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| anodo_pad<0>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| anodo_pad<1>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| anodo_pad<2>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| anodo_pad<3>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| boton_aba_pad                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| boton_arr_pad                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| boton_der_pad                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| boton_izq_pad                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ce_display_neg_pad<1>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ce_display_neg_pad<2>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ce_display_neg_pad<3>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ce_display_neg_pad<4>              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ck_100MHz_pad                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ck_display_externo_pad             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| display_pad<0>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| display_pad<1>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| display_pad<2>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| display_pad<3>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| display_pad<4>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| display_pad<5>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| display_pad<6>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| display_pad<7>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fila_pad<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| fila_pad<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| fila_pad<3>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| fila_pad<4>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| led_pad<0>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_pad<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_pad<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_pad<3>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_pad<4>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_pad<5>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_pad<6>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_pad<7>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| reset_pad                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| seg_pad<0>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_pad<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_pad<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_pad<3>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_pad<4>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_pad<5>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_pad<6>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_pad<7>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| signo_sal_pad                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sw_pad<0>                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| sw_pad<1>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_pad<2>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_pad<3>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_pad<4>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_pad<5>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_pad<6>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_pad<7>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| uart_rx_pad                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| uart_tx_pad                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DCM "XLXI_306/dcm_sp_inst":
CLKDV_DIVIDE:10.0
CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:2X
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 20
CLKFX_MULTIPLY = 2
CLKIN_PERIOD = 10.000000
PHASE_SHIFT = 0



Section 12 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal      | Reset Signal                                                                                | Set Signal | Enable Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| EppASTB_IBUF_BUFG |                                                                                             |            | XLXI_865/EppWRITE_inv                                                                                                                       | 2                | 8              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| EppDSTB_IBUF_BUFG |                                                                                             |            | XLXI_865/_n0123_inv                                                                                                                         | 2                | 8              |
| EppDSTB_IBUF_BUFG |                                                                                             |            | XLXI_865/_n0129_inv                                                                                                                         | 3                | 8              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ck_100MHz         |                                                                                             |            |                                                                                                                                             | 74               | 150            |
| ck_100MHz         |                                                                                             |            | GLOBAL_LOGIC1                                                                                                                               | 2                | 2              |
| ck_100MHz         |                                                                                             |            | XLXI_865/U1/flanco_bajada                                                                                                                   | 6                | 22             |
| ck_100MHz         |                                                                                             |            | XLXI_865/U1/flanco_subida                                                                                                                   | 6                | 22             |
| ck_100MHz         |                                                                                             |            | XLXI_865/U2/flanco_bajada                                                                                                                   | 6                | 22             |
| ck_100MHz         |                                                                                             |            | XLXI_865/U2/flanco_subida                                                                                                                   | 5                | 22             |
| ck_100MHz         |                                                                                             |            | XLXI_865/U3/flanco_bajada                                                                                                                   | 6                | 22             |
| ck_100MHz         |                                                                                             |            | XLXI_865/U3/flanco_subida                                                                                                                   | 6                | 22             |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_3/ce_carga_cifra                                                                                                              | 1                | 4              |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_42/XLXI_30/ce_carga_salida                                                                                                    | 4                | 16             |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_42/XLXI_30/ce_sum_res                                                                                                         | 4                | 16             |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_42/ce_multip_ret                                                                                                              | 4                | 16             |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_83/XLXI_46/ce_reg_salida                                                                                                      | 8                | 32             |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_83/XLXI_9/ce_total                                                                                                            | 2                | 8              |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_83/XLXI_90/ce_total                                                                                                           | 2                | 8              |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_84/XLXI_9/ce_total                                                                                                            | 2                | 8              |
| ck_100MHz         |                                                                                             |            | XLXI_872/XLXI_84/XLXI_90/ce_total                                                                                                           | 2                | 8              |
| ck_100MHz         |                                                                                             |            | XLXI_872/letra_a                                                                                                                            | 2                | 8              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.Clk_En_I<1>                                                          | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i                                      | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1                                    | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i                                      | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i                                      | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i                                      | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i                                      | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.Clk_En_I<1>                       | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i   | 2                | 3              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 | 1                | 1              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/_n0073_inv                                                                    | 1                | 2              |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0381_inv                                                                                | 4                | 13             |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0409_inv                                                                                | 4                | 13             |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0445_inv                                                                                | 4                | 13             |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0473_inv                                                                                | 4                | 13             |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.clean_iReady_MuxCY/O                                                       | 14               | 45             |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/O                                                       | 46               | 64             |
| ck_100MHz         |                                                                                             |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.reg_Write_I                                                                                    | 16               | 128            |
| ck_100MHz         | XLXI_865/U1/flanco_subida                                                                   |            |                                                                                                                                             | 6                | 22             |
| ck_100MHz         | XLXI_865/U1/limite_led_AND_147_o                                                            |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_865/U2/flanco_subida                                                                   |            |                                                                                                                                             | 6                | 22             |
| ck_100MHz         | XLXI_865/U2/limite_led_AND_147_o                                                            |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_865/U3/flanco_subida                                                                   |            |                                                                                                                                             | 6                | 22             |
| ck_100MHz         | XLXI_865/U3/limite_led_AND_147_o                                                            |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_872/XLXI_42/XLXI_30/multip_ok                                                          |            | XLXI_872/dato_nuevo                                                                                                                         | 4                | 32             |
| ck_100MHz         | XLXI_872/XLXI_83/XLXI_1/init                                                                |            |                                                                                                                                             | 1                | 4              |
| ck_100MHz         | XLXI_872/XLXI_83/XLXI_2/init                                                                |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_872/XLXI_83/XLXI_91/init                                                               |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_872/XLXI_83/XLXI_93/init                                                               |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_872/XLXI_84/XLXI_1/init                                                                |            |                                                                                                                                             | 1                | 4              |
| ck_100MHz         | XLXI_872/XLXI_84/XLXI_2/init                                                                |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_872/XLXI_84/XLXI_91/init                                                               |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_872/XLXI_84/XLXI_93/init                                                               |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | XLXI_872/dato_nuevo                                                                         |            | XLXI_872/carga_cifra                                                                                                                        | 1                | 8              |
| ck_100MHz         | mcs_0/U0/LMB_Rst                                                                            |            |                                                                                                                                             | 12               | 18             |
| ck_100MHz         | mcs_0/U0/LMB_Rst                                                                            |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write                                                             | 2                | 8              |
| ck_100MHz         | mcs_0/U0/LMB_Rst                                                                            |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable                                                                | 1                | 3              |
| ck_100MHz         | mcs_0/U0/LMB_Rst                                                                            |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/_n0337                                                                                    | 1                | 2              |
| ck_100MHz         | mcs_0/U0/LMB_Rst                                                                            |            | mcs_0/U0/iomodule_0/gpo1_write                                                                                                              | 1                | 4              |
| ck_100MHz         | mcs_0/U0/LMB_Rst                                                                            |            | mcs_0/U0/iomodule_0/intc_write_cier                                                                                                         | 1                | 2              |
| ck_100MHz         | mcs_0/U0/LMB_Rst                                                                            |            | mcs_0/U0/iomodule_0/intc_write_cimr                                                                                                         | 1                | 2              |
| ck_100MHz         | mcs_0/U0/LMB_Rst                                                                            |            | mcs_0/U0/iomodule_0/uart_tx_write                                                                                                           | 2                | 8              |
| ck_100MHz         | mcs_0/U0/dlmb_LMB_Rst                                                                       |            |                                                                                                                                             | 1                | 2              |
| ck_100MHz         | mcs_0/U0/ilmb_LMB_Rst                                                                       |            |                                                                                                                                             | 2                | 2              |
| ck_100MHz         | mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_Read_inv                                    |            |                                                                                                                                             | 7                | 32             |
| ck_100MHz         | mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_Read_inv                                    |            |                                                                                                                                             | 1                | 2              |
| ck_100MHz         | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_Read_inv |            |                                                                                                                                             | 1                | 4              |
| ck_100MHz         | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Read_RX_Data_inv              |            |                                                                                                                                             | 2                | 8              |
| ck_100MHz         | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit                 |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i   | 1                | 7              |
| ck_100MHz         | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable                |            | mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i   | 1                | 1              |
| ck_100MHz         | mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_READ_CISR_inv                        |            |                                                                                                                                             | 1                | 2              |
| ck_100MHz         | mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/rst_cipr_rd                               |            |                                                                                                                                             | 1                | 2              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II<28>        |            |                                                                                                                                             | 1                | 1              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II<29>        |            |                                                                                                                                             | 1                | 1              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/rst_Values_II<30>        |            |                                                                                                                                             | 1                | 1              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/reset_Buffer_Addr   |            |                                                                                                                                             | 2                | 4              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable3        |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I1                                                                       | 1                | 3              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable10       |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/O                                                       | 6                | 8              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable11       |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/O                                                       | 3                | 4              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable26       |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/O                                                       | 3                | 3              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Reset_OR_DriverANDClockEnable28       |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/O                                                       | 1                | 1              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/intr_or_delay_slot_jump               |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/O                                                       | 4                | 7              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/of_PipeRun_s_I_0                      |            |                                                                                                                                             | 1                | 1              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase                   |            |                                                                                                                                             | 1                | 1              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset                                          |            |                                                                                                                                             | 7                | 9              |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset                                          |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I                                                  | 6                | 13             |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset                                          |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/O                                                       | 25               | 58             |
| ck_100MHz         | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset                                          |            | mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Instr                                                                                      | 5                | 16             |
| ck_100MHz         | n0024<0>                                                                                    |            |                                                                                                                                             | 10               | 19             |
| ck_100MHz         | n0024<0>                                                                                    |            | XLXI_872/XLXI_42/XLXI_30/_n0054_inv                                                                                                         | 1                | 3              |
| ck_100MHz         | n0024<0>                                                                                    |            | XLXI_872/XLXI_83/XLXI_46/_n0061_inv                                                                                                         | 1                | 4              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ck_300Hz          |                                                                                             |            |                                                                                                                                             | 1                | 3              |
| ck_300Hz          |                                                                                             |            | XLXI_1/XLXI_1/ce_cuenta                                                                                                                     | 2                | 4              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ck_5MHz           | XLXN_1                                                                                      |            |                                                                                                                                             | 4                | 14             |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                                       | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                               |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| prac3_top/                                                                                   |           | 3/1017        | 0/987         | 5/1252        | 0/114         | 0/16      | 0/1     | 4/7   | 0/0   | 0/0   | 0/1   | 0/0       | prac3_top                                                                                                                                                            |
| +XLXI_1                                                                                      |           | 0/4           | 0/7           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_1                                                                                                                                                     |
| ++XLXI_1                                                                                     |           | 1/4           | 0/7           | 1/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_1/XLXI_1                                                                                                                                              |
| +++XLXI_2                                                                                    |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_1/XLXI_1/XLXI_2                                                                                                                                       |
| +++XLXI_3                                                                                    |           | 0/1           | 0/3           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_1/XLXI_1/XLXI_3                                                                                                                                       |
| ++++blk00000001                                                                              |           | 1/1           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_1/XLXI_1/XLXI_3/blk00000001                                                                                                                           |
| +XLXI_306                                                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 1/1   | 0/0       | prac3_top/XLXI_306                                                                                                                                                   |
| +XLXI_309                                                                                    |           | 0/4           | 0/14          | 0/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_309                                                                                                                                                   |
| ++blk00000001                                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_309/blk00000001                                                                                                                                       |
| +XLXI_387                                                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_387                                                                                                                                                   |
| +XLXI_865                                                                                    |           | 36/215        | 41/260        | 65/401        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865                                                                                                                                                   |
| ++U1                                                                                         |           | 24/57         | 73/73         | 32/112        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U1                                                                                                                                                |
| +++U1                                                                                        |           | 26/33         | 0/0           | 66/80         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U1/U1                                                                                                                                             |
| ++++U1                                                                                       |           | 7/7           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U1/U1/U1                                                                                                                                          |
| ++U2                                                                                         |           | 23/62         | 73/73         | 34/113        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U2                                                                                                                                                |
| +++U1                                                                                        |           | 30/39         | 0/0           | 65/79         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U2/U1                                                                                                                                             |
| ++++U1                                                                                       |           | 9/9           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U2/U1/U1                                                                                                                                          |
| ++U3                                                                                         |           | 22/60         | 73/73         | 32/111        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U3                                                                                                                                                |
| +++U1                                                                                        |           | 31/38         | 0/0           | 65/79         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U3/U1                                                                                                                                             |
| ++++U1                                                                                       |           | 7/7           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_865/U3/U1/U1                                                                                                                                          |
| +XLXI_867                                                                                    |           | 0/11          | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_867                                                                                                                                                   |
| ++XLXI_10                                                                                    |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_867/XLXI_10                                                                                                                                           |
| ++XLXI_17_0                                                                                  |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_867/XLXI_17_0                                                                                                                                         |
| ++XLXI_17_1                                                                                  |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_867/XLXI_17_1                                                                                                                                         |
| ++XLXI_17_2                                                                                  |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_867/XLXI_17_2                                                                                                                                         |
| ++XLXI_17_3                                                                                  |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_867/XLXI_17_3                                                                                                                                         |
| ++XLXI_9                                                                                     |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_867/XLXI_9                                                                                                                                            |
| +XLXI_872                                                                                    |           | 0/187         | 0/262         | 0/174         | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872                                                                                                                                                   |
| ++XLXI_102                                                                                   |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_102                                                                                                                                          |
| ++XLXI_3                                                                                     |           | 3/4           | 3/7           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_3                                                                                                                                            |
| +++XLXI_14                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_3/XLXI_14                                                                                                                                    |
| ++XLXI_42                                                                                    |           | 1/36          | 1/62          | 0/41          | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42                                                                                                                                           |
| +++XLXI_30                                                                                   |           | 6/6           | 13/13         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_30                                                                                                                                   |
| +++XLXI_31                                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_31                                                                                                                                   |
| ++++blk00000001                                                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_31/blk00000001                                                                                                                       |
| +++XLXI_32                                                                                   |           | 4/4           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_32                                                                                                                                   |
| +++XLXI_33                                                                                   |           | 4/4           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_33                                                                                                                                   |
| +++XLXI_34                                                                                   |           | 0/5           | 0/16          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_34                                                                                                                                   |
| ++++blk00000001                                                                              |           | 5/5           | 16/16         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_34/blk00000001                                                                                                                       |
| +++XLXI_6_0                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_6_0                                                                                                                                  |
| +++XLXI_6_1                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_6_1                                                                                                                                  |
| +++XLXI_6_2                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_6_2                                                                                                                                  |
| +++XLXI_6_3                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_6_3                                                                                                                                  |
| +++XLXI_6_4                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_6_4                                                                                                                                  |
| +++XLXI_6_5                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_6_5                                                                                                                                  |
| +++XLXI_6_6                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_6_6                                                                                                                                  |
| +++XLXI_6_7                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_6_7                                                                                                                                  |
| +++XLXI_9_0                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_9_0                                                                                                                                  |
| +++XLXI_9_1                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_9_1                                                                                                                                  |
| +++XLXI_9_2                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_9_2                                                                                                                                  |
| +++XLXI_9_3                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_9_3                                                                                                                                  |
| +++XLXI_9_4                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_9_4                                                                                                                                  |
| +++XLXI_9_5                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_9_5                                                                                                                                  |
| +++XLXI_9_6                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_9_6                                                                                                                                  |
| +++XLXI_9_7                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_42/XLXI_9_7                                                                                                                                  |
| ++XLXI_60                                                                                    |           | 6/23          | 18/18         | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60                                                                                                                                           |
| +++XLXI_173                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_173                                                                                                                                  |
| +++XLXI_187_0                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_187_0                                                                                                                                |
| +++XLXI_187_1                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_187_1                                                                                                                                |
| +++XLXI_187_2                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_187_2                                                                                                                                |
| +++XLXI_187_3                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_187_3                                                                                                                                |
| +++XLXI_189_0                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_189_0                                                                                                                                |
| +++XLXI_189_1                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_189_1                                                                                                                                |
| +++XLXI_189_2                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_189_2                                                                                                                                |
| +++XLXI_189_3                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_189_3                                                                                                                                |
| +++XLXI_190_0                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_190_0                                                                                                                                |
| +++XLXI_190_1                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_190_1                                                                                                                                |
| +++XLXI_190_2                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_190_2                                                                                                                                |
| +++XLXI_190_3                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_190_3                                                                                                                                |
| +++XLXI_191_0                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_191_0                                                                                                                                |
| +++XLXI_191_1                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_191_1                                                                                                                                |
| +++XLXI_191_2                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_191_2                                                                                                                                |
| +++XLXI_191_3                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_60/XLXI_191_3                                                                                                                                |
| ++XLXI_61                                                                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_61                                                                                                                                           |
| ++XLXI_62                                                                                    |           | 3/4           | 9/9           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_62                                                                                                                                           |
| +++XLXI_3                                                                                    |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_62/XLXI_3                                                                                                                                    |
| ++XLXI_64                                                                                    |           | 1/1           | 8/8           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_64                                                                                                                                           |
| ++XLXI_66                                                                                    |           | 5/5           | 33/33         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_66                                                                                                                                           |
| ++XLXI_83                                                                                    |           | 0/58          | 0/59          | 0/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83                                                                                                                                           |
| +++XLXI_1                                                                                    |           | 3/6           | 4/4           | 2/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_1                                                                                                                                    |
| ++++XLXI_12                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_1/XLXI_12                                                                                                                            |
| ++++XLXI_13                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_1/XLXI_13                                                                                                                            |
| ++++XLXI_30                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_1/XLXI_30                                                                                                                            |
| +++XLXI_2                                                                                    |           | 3/6           | 4/4           | 2/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_2                                                                                                                                    |
| ++++XLXI_12                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_2/XLXI_12                                                                                                                            |
| ++++XLXI_13                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_2/XLXI_13                                                                                                                            |
| ++++XLXI_30                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_2/XLXI_30                                                                                                                            |
| +++XLXI_31                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_31                                                                                                                                   |
| +++XLXI_35                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_35                                                                                                                                   |
| +++XLXI_46                                                                                   |           | 6/6           | 11/11         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_46                                                                                                                                   |
| +++XLXI_84                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_84                                                                                                                                   |
| +++XLXI_86                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_86                                                                                                                                   |
| +++XLXI_9                                                                                    |           | 3/11          | 8/8           | 1/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9                                                                                                                                    |
| ++++XLXI_2_0                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9/XLXI_2_0                                                                                                                           |
| ++++XLXI_2_1                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9/XLXI_2_1                                                                                                                           |
| ++++XLXI_2_2                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9/XLXI_2_2                                                                                                                           |
| ++++XLXI_2_3                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9/XLXI_2_3                                                                                                                           |
| ++++XLXI_2_4                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9/XLXI_2_4                                                                                                                           |
| ++++XLXI_2_5                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9/XLXI_2_5                                                                                                                           |
| ++++XLXI_2_6                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9/XLXI_2_6                                                                                                                           |
| ++++XLXI_2_7                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_9/XLXI_2_7                                                                                                                           |
| +++XLXI_90                                                                                   |           | 3/11          | 8/8           | 1/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90                                                                                                                                   |
| ++++XLXI_2_0                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90/XLXI_2_0                                                                                                                          |
| ++++XLXI_2_1                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90/XLXI_2_1                                                                                                                          |
| ++++XLXI_2_2                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90/XLXI_2_2                                                                                                                          |
| ++++XLXI_2_3                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90/XLXI_2_3                                                                                                                          |
| ++++XLXI_2_4                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90/XLXI_2_4                                                                                                                          |
| ++++XLXI_2_5                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90/XLXI_2_5                                                                                                                          |
| ++++XLXI_2_6                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90/XLXI_2_6                                                                                                                          |
| ++++XLXI_2_7                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_90/XLXI_2_7                                                                                                                          |
| +++XLXI_91                                                                                   |           | 3/7           | 4/4           | 2/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_91                                                                                                                                   |
| ++++XLXI_12                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_91/XLXI_12                                                                                                                           |
| ++++XLXI_13                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_91/XLXI_13                                                                                                                           |
| ++++XLXI_30                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_91/XLXI_30                                                                                                                           |
| ++++XLXI_58                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_91/XLXI_58                                                                                                                           |
| +++XLXI_93                                                                                   |           | 3/7           | 4/4           | 2/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_93                                                                                                                                   |
| ++++XLXI_12                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_93/XLXI_12                                                                                                                           |
| ++++XLXI_13                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_93/XLXI_13                                                                                                                           |
| ++++XLXI_30                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_93/XLXI_30                                                                                                                           |
| ++++XLXI_58                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_83/XLXI_93/XLXI_58                                                                                                                           |
| ++XLXI_84                                                                                    |           | 0/50          | 0/48          | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84                                                                                                                                           |
| +++XLXI_1                                                                                    |           | 3/6           | 4/4           | 2/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_1                                                                                                                                    |
| ++++XLXI_12                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_1/XLXI_12                                                                                                                            |
| ++++XLXI_13                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_1/XLXI_13                                                                                                                            |
| ++++XLXI_30                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_1/XLXI_30                                                                                                                            |
| +++XLXI_2                                                                                    |           | 3/6           | 4/4           | 2/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_2                                                                                                                                    |
| ++++XLXI_12                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_2/XLXI_12                                                                                                                            |
| ++++XLXI_13                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_2/XLXI_13                                                                                                                            |
| ++++XLXI_30                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_2/XLXI_30                                                                                                                            |
| +++XLXI_31                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_31                                                                                                                                   |
| +++XLXI_35                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_35                                                                                                                                   |
| +++XLXI_84                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_84                                                                                                                                   |
| +++XLXI_86                                                                                   |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_86                                                                                                                                   |
| +++XLXI_9                                                                                    |           | 3/11          | 8/8           | 1/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9                                                                                                                                    |
| ++++XLXI_2_0                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9/XLXI_2_0                                                                                                                           |
| ++++XLXI_2_1                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9/XLXI_2_1                                                                                                                           |
| ++++XLXI_2_2                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9/XLXI_2_2                                                                                                                           |
| ++++XLXI_2_3                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9/XLXI_2_3                                                                                                                           |
| ++++XLXI_2_4                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9/XLXI_2_4                                                                                                                           |
| ++++XLXI_2_5                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9/XLXI_2_5                                                                                                                           |
| ++++XLXI_2_6                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9/XLXI_2_6                                                                                                                           |
| ++++XLXI_2_7                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_9/XLXI_2_7                                                                                                                           |
| +++XLXI_90                                                                                   |           | 3/11          | 8/8           | 1/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90                                                                                                                                   |
| ++++XLXI_2_0                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90/XLXI_2_0                                                                                                                          |
| ++++XLXI_2_1                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90/XLXI_2_1                                                                                                                          |
| ++++XLXI_2_2                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90/XLXI_2_2                                                                                                                          |
| ++++XLXI_2_3                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90/XLXI_2_3                                                                                                                          |
| ++++XLXI_2_4                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90/XLXI_2_4                                                                                                                          |
| ++++XLXI_2_5                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90/XLXI_2_5                                                                                                                          |
| ++++XLXI_2_6                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90/XLXI_2_6                                                                                                                          |
| ++++XLXI_2_7                                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_90/XLXI_2_7                                                                                                                          |
| +++XLXI_91                                                                                   |           | 2/6           | 4/4           | 2/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_91                                                                                                                                   |
| ++++XLXI_12                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_91/XLXI_12                                                                                                                           |
| ++++XLXI_13                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_91/XLXI_13                                                                                                                           |
| ++++XLXI_30                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_91/XLXI_30                                                                                                                           |
| ++++XLXI_58                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_91/XLXI_58                                                                                                                           |
| +++XLXI_93                                                                                   |           | 2/6           | 4/4           | 2/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_93                                                                                                                                   |
| ++++XLXI_12                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_93/XLXI_12                                                                                                                           |
| ++++XLXI_13                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_93/XLXI_13                                                                                                                           |
| ++++XLXI_30                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_93/XLXI_30                                                                                                                           |
| ++++XLXI_58                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_84/XLXI_93/XLXI_58                                                                                                                           |
| ++XLXI_87                                                                                    |           | 0/4           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_87                                                                                                                                           |
| +++XLXI_3                                                                                    |           | 0/4           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_87/XLXI_3                                                                                                                                    |
| ++++blk00000001                                                                              |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_872/XLXI_87/XLXI_3/blk00000001                                                                                                                        |
| +XLXI_874                                                                                    |           | 0/13          | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_874                                                                                                                                                   |
| ++XLXI_16                                                                                    |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_874/XLXI_16                                                                                                                                           |
| ++XLXI_38                                                                                    |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_874/XLXI_38                                                                                                                                           |
| ++XLXI_39                                                                                    |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_874/XLXI_39                                                                                                                                           |
| ++XLXI_40                                                                                    |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/XLXI_874/XLXI_40                                                                                                                                           |
| +mcs_0                                                                                       |           | 0/580         | 0/433         | 0/637         | 0/114         | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0                                                                                                                                                      |
| ++U0                                                                                         |           | 2/580         | 4/433         | 1/637         | 0/114         | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0                                                                                                                                                   |
| +++dlmb                                                                                      |           | 32/32         | 1/1           | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/dlmb                                                                                                                                              |
| +++dlmb_cntlr                                                                                |           | 3/4           | 2/2           | 5/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/dlmb_cntlr                                                                                                                                        |
| ++++lmb_mux_I                                                                                |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/dlmb_cntlr/lmb_mux_I                                                                                                                              |
| +++++one_lmb.pselect_mask_lmb                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/dlmb_cntlr/lmb_mux_I/one_lmb.pselect_mask_lmb                                                                                                     |
| +++ilmb                                                                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/ilmb                                                                                                                                              |
| +++ilmb_cntlr                                                                                |           | 3/3           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/ilmb_cntlr                                                                                                                                        |
| +++iomodule_0                                                                                |           | 21/113        | 25/219        | 11/90         | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0                                                                                                                                        |
| ++++IOModule_Core_I1                                                                         |           | 0/92          | 0/194         | 0/79          | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1                                                                                                                       |
| +++++FIT_I1                                                                                  |           | 0/16          | 0/12          | 0/10          | 0/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1                                                                                                                |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I                                          |           | 0/1           | 0/0           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I                                                                  |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I                                               |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I                                          |           | 2/3           | 2/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I                                                                  |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I                                               |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I                                          |           | 2/3           | 2/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I                                                                  |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/One_SRL16.SRL16E_I                                               |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I                                          |           | 1/2           | 2/2           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I                                                                  |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/One_SRL16.SRL16E_I                                               |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I                                          |           | 1/2           | 2/2           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I                                                                  |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/One_SRL16.SRL16E_I                                               |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I                                          |           | 1/2           | 2/2           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I                                                                  |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I                                               |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I                                          |           | 2/3           | 2/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I                                                                  |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/One_SRL16.SRL16E_I                                               |
| +++++GPI_I1                                                                                  |           | 8/8           | 32/32         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1                                                                                                                |
| +++++GPI_I2                                                                                  |           | 2/2           | 2/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I2                                                                                                                |
| +++++GPO_I1                                                                                  |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1                                                                                                                |
| +++++GPO_I2                                                                                  |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I2                                                                                                                |
| +++++GPO_I3                                                                                  |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I3                                                                                                                |
| +++++Using_UART.No_Dynamic_BaudRate.UART_FIT_I                                               |           | 0/4           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I                                                                             |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I                                          |           | 0/1           | 0/0           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I                               |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I            |
| ++++++Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I                                          |           | 2/3           | 2/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I                               |
| +++++++One_SRL16.SRL16E_I                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I            |
| +++++Using_UART.Uart_Control_Status_I1                                                       |           | 3/3           | 6/6           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1                                                                                     |
| +++++Using_UART_RX.UART_RX_I1                                                                |           | 11/13         | 32/32         | 11/13         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1                                                                                              |
| ++++++Delay_16                                                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Delay_16                                                                                     |
| ++++++Mid_Start_Bit_SRL16                                                                    |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16                                                                          |
| +++++Using_UART_TX.UART_TX_I1                                                                |           | 10/11         | 18/18         | 12/13         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1                                                                                              |
| ++++++DIV16_SRL16E                                                                           |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/DIV16_SRL16E                                                                                 |
| +++++intr_ctrl_I1                                                                            |           | 32/32         | 84/84         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1                                                                                                          |
| +++lmb_bram_I                                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/lmb_bram_I                                                                                                                                        |
| ++++RAM_Inst                                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/lmb_bram_I/RAM_Inst                                                                                                                               |
| +++microblaze_I                                                                              |           | 0/425         | 0/204         | 0/503         | 0/102         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I                                                                                                                                      |
| ++++MicroBlaze_Core_I                                                                        |           | 1/425         | 1/204         | 0/503         | 0/102         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I                                                                                                                    |
| +++++Area.Byte_Doublet_Handle_I                                                              |           | 4/18          | 0/0           | 7/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I                                                                                         |
| ++++++Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I     |           | 8/8           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.Data_Read_Steering_I      |
| ++++++Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I |           | 6/6           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I  |
| +++++Area.Data_Flow_I                                                                        |           | 0/304         | 0/128         | 0/344         | 0/71          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I                                                                                                   |
| ++++++ALU_I                                                                                  |           | 0/32          | 0/0           | 0/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I                                                                                             |
| +++++++FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                   |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                         |
| +++++++FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                          |
| +++++++FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                          |
| ++++++MSR_Reg_I                                                                              |           | 2/5           | 0/3           | 2/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I                                                                                         |
| +++++++Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |
| +++++++Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                               |           | 1/1           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |
| +++++++Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                               |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |
| ++++++Operand_Select_I                                                                       |           | 5/120         | 16/112        | 0/96          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I                                                                                  |
| +++++++Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I                                     |           | 4/4           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I                                     |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I                                     |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I                                     |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I                                     |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I                                     |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I                                     |           | 4/4           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I                                     |           | 4/4           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I                                     |           | 3/3           | 3/3           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I                                |
| +++++++Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I                                      |           | 4/4           | 3/3           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I                                 |
| +++++++Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I                                      |           | 5/5           | 3/3           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I                                 |
| ++++++PC_Module_I                                                                            |           | 0/33          | 0/13          | 0/31          | 0/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I                                                                                       |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I                                           |           | 2/3           | 1/1           | 2/3           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I                                           |           | 2/3           | 1/1           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I                                           |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I                                           |           | 1/2           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I                                           |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I                                           |           | 2/3           | 1/1           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I                                           |           | 2/3           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I                                           |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I                                           |           | 1/2           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I                                           |           | 2/3           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I                                           |           | 1/2           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I                                           |           | 2/3           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer                              |
| +++++++Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I                                           |           | 2/3           | 1/1           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I                                           |
| ++++++++PC_OF_Buffer                                                                         |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer                              |
| ++++++Register_File_I                                                                        |           | 0/32          | 0/0           | 0/64          | 0/64          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I                                                                                   |
| +++++++Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                        |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                    |
| +++++++Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                     |
| +++++++Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                         |           | 1/1           | 0/0           | 3/3           | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                     |
| ++++++Result_Mux_I                                                                           |           | 2/36          | 0/0           | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I                                                                                      |
| +++++++Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I                                       |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I                                       |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I                                      |
| +++++++Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I                                       |
| +++++++Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I                                       |
| ++++++Shift_Logic_Module_I                                                                   |           | 2/44          | 0/0           | 2/66          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I                                                                              |
| +++++++Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I                                      |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[0].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[10].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[11].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[12].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[13].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[14].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[15].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[16].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[17].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[18].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[19].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[1].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[20].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[21].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[22].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I                                     |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[23].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[24].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[25].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[26].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[27].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[28].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[29].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[2].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[30].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I                                     |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[31].Shift_Logic_Bit_I                            |
| +++++++Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[3].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[4].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[5].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[6].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[7].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[8].Shift_Logic_Bit_I                             |
| +++++++Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I                                      |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA.Shift_Logic_Bits[9].Shift_Logic_Bit_I                             |
| ++++++Zero_Detect_I                                                                          |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I                                                                                     |
| +++++Area.Decode_I                                                                           |           | 66/102        | 71/75         | 98/136        | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I                                                                                                      |
| ++++++PreFetch_Buffer_I                                                                      |           | 4/36          | 4/4           | 7/38          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I                                                                                    |
| +++++++Using_FPGA.PreFetch_Buffers[0].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[10].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[11].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[12].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[13].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[14].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[15].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[16].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[17].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[18].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[19].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[1].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[20].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[21].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[22].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[23].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[24].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[25].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[26].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[27].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[28].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[29].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[2].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[30].SRL16E_I                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[31].SRL16E_I                                              |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I                                           |
| +++++++Using_FPGA.PreFetch_Buffers[3].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[4].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[5].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[6].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[7].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[8].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I                                            |
| +++++++Using_FPGA.PreFetch_Buffers[9].SRL16E_I                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | prac3_top/mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I                                            |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
