Simulation Parameters:
Trace Prefix: test_cases/private/private_shared
Set Index Bits: 2
Associativity: 2
Block Bits: 4
Block Size (Bytes): 16
Number of Sets: 4
Cache Size (KB per core): 0.125
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Fixed Priority (Core 0 highest, Core 3 lowest) with Transaction Priority (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 5
Total Reads: 3
Total Writes: 2
Total Execution Cycles: 429
Idle Cycles: 318
Cache Misses: 2
Cache Miss Rate: 40.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 160

Core 1 Statistics:
Total Instructions: 5
Total Reads: 4
Total Writes: 1
Total Execution Cycles: 421
Idle Cycles: 326
Cache Misses: 3
Cache Miss Rate: 60.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 2
Data Traffic (Bytes): 160

Core 2 Statistics:
Total Instructions: 5
Total Reads: 3
Total Writes: 2
Total Execution Cycles: 103
Idle Cycles: 644
Cache Misses: 2
Cache Miss Rate: 40.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 160

Core 3 Statistics:
Total Instructions: 5
Total Reads: 3
Total Writes: 2
Total Execution Cycles: 3
Idle Cycles: 744
Cache Misses: 3
Cache Miss Rate: 60.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 160

Overall Bus Summary:
Total Bus Transactions: 12
Total Bus Traffic (Bytes): 160
