# DeepRTL
The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)

The models, datasets, benchmarks, and train/eval scripts will be uploaded very soon!
