

================================================================
== Vitis HLS Report for 'rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL'
================================================================
* Date:           Sun Jun 16 06:03:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rendering_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.651 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.328 ms|  0.328 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ZCULLING_INIT_ROW_ZCULLING_INIT_COL  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     141|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       55|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       55|     195|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln199_1_fu_90_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln199_fu_102_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln201_fu_152_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln203_fu_146_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln199_fu_84_p2       |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln201_fu_108_p2      |      icmp|   0|  0|  17|           9|          10|
    |select_ln199_1_fu_122_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln199_fu_114_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 141|          80|          59|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_44                  |   9|          2|    9|         18|
    |indvar_flatten_fu_48     |   9|          2|   17|         34|
    |j_fu_40                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln203_reg_201        |  16|   0|   16|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_44                  |   9|   0|    9|          0|
    |indvar_flatten_fu_48     |  17|   0|   17|          0|
    |j_fu_40                  |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  55|   0|   55|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|z_buffer_address0  |  out|   16|   ap_memory|                                                z_buffer|         array|
|z_buffer_ce0       |  out|    1|   ap_memory|                                                z_buffer|         array|
|z_buffer_we0       |  out|    1|   ap_memory|                                                z_buffer|         array|
|z_buffer_d0        |  out|    8|   ap_memory|                                                z_buffer|         array|
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:201->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln199 = store i9 0, i9 %i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 9 'store' 'store_ln199' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln201 = store i9 0, i9 %j" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:201->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 10 'store' 'store_ln201' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i74"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.12ns)   --->   "%icmp_ln199 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 13 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.12ns)   --->   "%add_ln199_1 = add i17 %indvar_flatten_load, i17 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 14 'add' 'add_ln199_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %for.inc8.i, void %ZCULLING.i.loopexit.exitStub" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 15 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:201->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 16 'load' 'j_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.90ns)   --->   "%add_ln199 = add i9 %i_load, i9 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 18 'add' 'add_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.90ns)   --->   "%icmp_ln201 = icmp_eq  i9 %j_load, i9 256" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:201->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 19 'icmp' 'icmp_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.38ns)   --->   "%select_ln199 = select i1 %icmp_ln201, i9 0, i9 %j_load" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 20 'select' 'select_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln199_1 = select i1 %icmp_ln201, i9 %add_ln199, i9 %i_load" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 21 'select' 'select_ln199_1' <Predicate = (!icmp_ln199)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i9 %select_ln199_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:203->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 22 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln203, i8 0" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:203->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i9 %select_ln199" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:203->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 24 'zext' 'zext_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.12ns)   --->   "%add_ln203 = add i16 %tmp, i16 %zext_ln203" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:203->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 25 'add' 'add_ln203' <Predicate = (!icmp_ln199)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.90ns)   --->   "%add_ln201 = add i9 %select_ln199, i9 1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:201->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 26 'add' 'add_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln199 = store i17 %add_ln199_1, i17 %indvar_flatten" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 27 'store' 'store_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln199 = store i9 %select_ln199_1, i9 %i" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:199->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 28 'store' 'store_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.46>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln201 = store i9 %add_ln201, i9 %j" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:201->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 29 'store' 'store_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.46>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln199)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ZCULLING_INIT_ROW_ZCULLING_INIT_COL_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i16 %add_ln203" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:203->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 32 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%z_buffer_addr = getelementptr i8 %z_buffer, i64 0, i64 %zext_ln203_1" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:203->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 33 'getelementptr' 'z_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln201 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:201->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 34 'specpipeline' 'specpipeline_ln201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln203 = store i8 255, i16 %z_buffer_addr" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:203->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 35 'store' 'store_ln203' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln201 = br void %for.inc.i74" [benchmarks/rosetta/3d-rendering/src/rendering.cpp:201->benchmarks/rosetta/3d-rendering/src/rendering.cpp:270]   --->   Operation 36 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110]
i                     (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0110]
store_ln0             (store            ) [ 0000]
store_ln199           (store            ) [ 0000]
store_ln201           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln199            (icmp             ) [ 0110]
add_ln199_1           (add              ) [ 0000]
br_ln199              (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
add_ln199             (add              ) [ 0000]
icmp_ln201            (icmp             ) [ 0000]
select_ln199          (select           ) [ 0000]
select_ln199_1        (select           ) [ 0000]
trunc_ln203           (trunc            ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln203            (zext             ) [ 0000]
add_ln203             (add              ) [ 0101]
add_ln201             (add              ) [ 0000]
store_ln199           (store            ) [ 0000]
store_ln199           (store            ) [ 0000]
store_ln201           (store            ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
zext_ln203_1          (zext             ) [ 0000]
z_buffer_addr         (getelementptr    ) [ 0000]
specpipeline_ln201    (specpipeline     ) [ 0000]
store_ln203           (store            ) [ 0000]
br_ln201              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZCULLING_INIT_ROW_ZCULLING_INIT_COL_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="indvar_flatten_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="z_buffer_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="16" slack="0"/>
<pin id="56" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_buffer_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln203_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="17" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln199_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="9" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln201_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="indvar_flatten_load_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="17" slack="1"/>
<pin id="83" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln199_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln199_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="1"/>
<pin id="98" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="1"/>
<pin id="101" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln199_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln201_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln199_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln199_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln203_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln203_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln203_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln201_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln201/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln199_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="1"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln199_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln201_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln203_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="j_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="191" class="1005" name="indvar_flatten_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="17" slack="0"/>
<pin id="193" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="201" class="1005" name="add_ln203_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="96" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="96" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="108" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="102" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="99" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="114" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="134" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="114" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="90" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="122" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="152" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="180"><net_src comp="40" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="187"><net_src comp="44" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="194"><net_src comp="48" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="204"><net_src comp="146" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="173" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_buffer | {3 }
 - Input state : 
	Port: rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL : z_buffer | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln199 : 1
		store_ln201 : 1
	State 2
		icmp_ln199 : 1
		add_ln199_1 : 1
		br_ln199 : 2
		add_ln199 : 1
		icmp_ln201 : 1
		select_ln199 : 2
		select_ln199_1 : 2
		trunc_ln203 : 3
		tmp : 4
		zext_ln203 : 3
		add_ln203 : 5
		add_ln201 : 3
		store_ln199 : 2
		store_ln199 : 3
		store_ln201 : 4
	State 3
		z_buffer_addr : 1
		store_ln203 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln199_1_fu_90   |    0    |    24   |
|    add   |    add_ln199_fu_102   |    0    |    16   |
|          |    add_ln203_fu_146   |    0    |    23   |
|          |    add_ln201_fu_152   |    0    |    16   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln199_fu_84   |    0    |    24   |
|          |   icmp_ln201_fu_108   |    0    |    16   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln199_fu_114  |    0    |    9    |
|          | select_ln199_1_fu_122 |    0    |    9    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln203_fu_130  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       tmp_fu_134      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln203_fu_142   |    0    |    0    |
|          |  zext_ln203_1_fu_173  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   137   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln203_reg_201  |   16   |
|       i_reg_184      |    9   |
|indvar_flatten_reg_191|   17   |
|       j_reg_177      |    9   |
+----------------------+--------+
|         Total        |   51   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   137  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   51   |    -   |
+-----------+--------+--------+
|   Total   |   51   |   137  |
+-----------+--------+--------+
