#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffb88475f0 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffb881ca40 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffb881ca80 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffb881cac0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffb881cb00 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffb881cb40 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffb881cb80 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001000>;
P_0x7fffb881cbc0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010100>;
P_0x7fffb881cc00 .param/str "TRACE_FILE" 0 2 37, "helloc.mem";
P_0x7fffb881cc40 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffb8877430_0 .var/i "address_file", 31 0;
v0x7fffb8877530_0 .var "address_in", 31 0;
v0x7fffb8877620_0 .var "clk", 0 0;
v0x7fffb88776f0_0 .var "data_in", 31 0;
v0x7fffb8877790_0 .net "data_out", 31 0, v0x7fffb8876860_0;  1 drivers
v0x7fffb8877830_0 .var "enable", 0 0;
v0x7fffb8877920_0 .net "hit", 0 0, L_0x7fffb88791c0;  1 drivers
v0x7fffb88779c0_0 .var/i "miss_count", 31 0;
v0x7fffb8877a60_0 .var "rst", 0 0;
v0x7fffb8877b90_0 .var/i "scan_file", 31 0;
v0x7fffb8877c70_0 .var/i "total_count", 31 0;
E_0x7fffb88177c0 .event negedge, v0x7fffb88722e0_0;
S_0x7fffb88482c0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffb88475f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffb88318a0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffb88318e0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffb8831920 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffb8831960 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffb88319a0 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffb88319e0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001000>;
P_0x7fffb8831a20 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010100>;
P_0x7fffb8831a60 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffb8876370_0 .net *"_ivl_5", 8 0, L_0x7fffb8879300;  1 drivers
v0x7fffb8876450_0 .net "address_in", 31 0, v0x7fffb8877530_0;  1 drivers
v0x7fffb8876530_0 .net "clk", 0 0, v0x7fffb8877620_0;  1 drivers
v0x7fffb8876600 .array "data", 0 1;
v0x7fffb8876600_0 .net v0x7fffb8876600 0, 31 0, L_0x7fffb884e7d0; 1 drivers
v0x7fffb8876600_1 .net v0x7fffb8876600 1, 31 0, L_0x7fffb8878fc0; 1 drivers
v0x7fffb8876720_0 .net "data_in", 31 0, v0x7fffb88776f0_0;  1 drivers
v0x7fffb8876860_0 .var "data_out", 31 0;
v0x7fffb8876920_0 .net "enable", 0 0, v0x7fffb8877830_0;  1 drivers
v0x7fffb88769c0_0 .var "enables", 1 0;
v0x7fffb8876a80_0 .net "hit_out", 0 0, L_0x7fffb88791c0;  alias, 1 drivers
v0x7fffb8876b40_0 .var "hits", 1 0;
v0x7fffb8876c00_0 .net "match", 1 0, v0x7fffb8876240_0;  1 drivers
v0x7fffb8876ca0_0 .net "rst", 0 0, v0x7fffb8877a60_0;  1 drivers
v0x7fffb8876d40_0 .net "set_idx", 7 0, L_0x7fffb88793f0;  1 drivers
v0x7fffb8876e00_0 .net "tag", 19 0, L_0x7fffb88794e0;  1 drivers
v0x7fffb8876f10 .array "tags", 0 1;
v0x7fffb8876f10_0 .net v0x7fffb8876f10 0, 19 0, L_0x7fffb8856b70; 1 drivers
v0x7fffb8876f10_1 .net v0x7fffb8876f10 1, 19 0, L_0x7fffb8845620; 1 drivers
v0x7fffb8876ff0 .array "valids", 0 1;
v0x7fffb8876ff0_0 .net v0x7fffb8876ff0 0, 0 0, L_0x7fffb8855870; 1 drivers
v0x7fffb8876ff0_1 .net v0x7fffb8876ff0 1, 0 0, L_0x7fffb884a580; 1 drivers
v0x7fffb88770f0_0 .var/i "w", 31 0;
v0x7fffb88772a0_0 .net "way", 1 0, L_0x7fffb8877d50;  1 drivers
E_0x7fffb8815990 .event edge, v0x7fffb8872200_0, v0x7fffb8856cd0_0;
E_0x7fffb8810b70 .event edge, v0x7fffb88723a0_0, v0x7fffb8873e60_0;
L_0x7fffb8878670 .part v0x7fffb88769c0_0, 0, 1;
L_0x7fffb88790d0 .part v0x7fffb88769c0_0, 1, 1;
L_0x7fffb88791c0 .reduce/or v0x7fffb8876b40_0;
L_0x7fffb8879300 .part v0x7fffb8877530_0, 4, 9;
L_0x7fffb88793f0 .part L_0x7fffb8879300, 0, 8;
L_0x7fffb88794e0 .part v0x7fffb8877530_0, 12, 20;
S_0x7fffb8849020 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffb88482c0;
 .timescale -9 -12;
S_0x7fffb883d3e0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffb8849020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffb87d7620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffb87d7660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001000>;
P_0x7fffb87d76a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffb882a710_0 .net "clk", 0 0, v0x7fffb8877620_0;  alias, 1 drivers
v0x7fffb8854f20 .array/i "counts", 511 0, 31 0;
v0x7fffb8856cd0_0 .net "enable", 0 0, v0x7fffb8877830_0;  alias, 1 drivers
v0x7fffb884e970_0 .var/i "i", 31 0;
v0x7fffb8849880_0 .var/i "j", 31 0;
v0x7fffb8844920_0 .var "min_idx", 7 0;
v0x7fffb8872120_0 .var "new_idx", 7 0;
v0x7fffb8872200_0 .net "next_out", 1 0, L_0x7fffb8877d50;  alias, 1 drivers
v0x7fffb88722e0_0 .net "rst", 0 0, v0x7fffb8877a60_0;  alias, 1 drivers
v0x7fffb88723a0_0 .net "set_in", 7 0, L_0x7fffb88793f0;  alias, 1 drivers
v0x7fffb8872480_0 .var/i "tick", 31 0;
v0x7fffb8872560_0 .net "way_in", 1 0, v0x7fffb8876240_0;  alias, 1 drivers
E_0x7fffb8856c40 .event edge, v0x7fffb8856cd0_0, v0x7fffb8872560_0, v0x7fffb88723a0_0;
E_0x7fffb88464a0 .event posedge, v0x7fffb882a710_0;
L_0x7fffb8877d50 .part v0x7fffb8872120_0, 0, 2;
S_0x7fffb8872700 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffb88482c0;
 .timescale -9 -12;
P_0x7fffb88728d0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffb8872990 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffb8872700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffb8872b70 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffb8872bb0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffb8872bf0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffb8855870 .functor BUFZ 1, L_0x7fffb8877df0, C4<0>, C4<0>, C4<0>;
L_0x7fffb8856b70 .functor BUFZ 20, L_0x7fffb8878100, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffb884e7d0 .functor BUFZ 32, L_0x7fffb88783b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffb8872d60_0 .net *"_ivl_0", 0 0, L_0x7fffb8877df0;  1 drivers
v0x7fffb8873000_0 .net *"_ivl_10", 9 0, L_0x7fffb88781a0;  1 drivers
L_0x7f9ba9350060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb88730e0_0 .net *"_ivl_13", 1 0, L_0x7f9ba9350060;  1 drivers
v0x7fffb88731d0_0 .net *"_ivl_16", 31 0, L_0x7fffb88783b0;  1 drivers
v0x7fffb88732b0_0 .net *"_ivl_18", 9 0, L_0x7fffb8878450;  1 drivers
v0x7fffb88733e0_0 .net *"_ivl_2", 9 0, L_0x7fffb8877f10;  1 drivers
L_0x7f9ba93500a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb88734c0_0 .net *"_ivl_21", 1 0, L_0x7f9ba93500a8;  1 drivers
L_0x7f9ba9350018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb88735a0_0 .net *"_ivl_5", 1 0, L_0x7f9ba9350018;  1 drivers
v0x7fffb8873680_0 .net *"_ivl_8", 19 0, L_0x7fffb8878100;  1 drivers
v0x7fffb8873760_0 .var/i "block", 31 0;
v0x7fffb8873840_0 .net "clk", 0 0, v0x7fffb8877620_0;  alias, 1 drivers
v0x7fffb88738e0 .array "data", 0 255, 31 0;
v0x7fffb8873980_0 .net "data_in", 31 0, v0x7fffb88776f0_0;  alias, 1 drivers
v0x7fffb8873a60_0 .net "data_out", 31 0, L_0x7fffb884e7d0;  alias, 1 drivers
v0x7fffb8873b40_0 .net "enable", 0 0, L_0x7fffb8878670;  1 drivers
v0x7fffb8873c00_0 .net "index_in", 7 0, L_0x7fffb88793f0;  alias, 1 drivers
v0x7fffb8873cf0_0 .net "rst", 0 0, v0x7fffb8877a60_0;  alias, 1 drivers
v0x7fffb8873dc0 .array "tag", 0 255, 19 0;
v0x7fffb8873e60_0 .net "tag_in", 19 0, L_0x7fffb88794e0;  alias, 1 drivers
v0x7fffb8873f20_0 .net "tag_out", 19 0, L_0x7fffb8856b70;  alias, 1 drivers
v0x7fffb8874000 .array "valid", 0 255, 0 0;
v0x7fffb88740a0_0 .net "valid_out", 0 0, L_0x7fffb8855870;  alias, 1 drivers
E_0x7fffb87f9b80 .event posedge, v0x7fffb8873b40_0;
L_0x7fffb8877df0 .array/port v0x7fffb8874000, L_0x7fffb8877f10;
L_0x7fffb8877f10 .concat [ 8 2 0 0], L_0x7fffb88793f0, L_0x7f9ba9350018;
L_0x7fffb8878100 .array/port v0x7fffb8873dc0, L_0x7fffb88781a0;
L_0x7fffb88781a0 .concat [ 8 2 0 0], L_0x7fffb88793f0, L_0x7f9ba9350060;
L_0x7fffb88783b0 .array/port v0x7fffb88738e0, L_0x7fffb8878450;
L_0x7fffb8878450 .concat [ 8 2 0 0], L_0x7fffb88793f0, L_0x7f9ba93500a8;
S_0x7fffb8874280 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffb88482c0;
 .timescale -9 -12;
P_0x7fffb8874460 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffb8874520 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffb8874280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffb8874700 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffb8874740 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffb8874780 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffb884a580 .functor BUFZ 1, L_0x7fffb8878710, C4<0>, C4<0>, C4<0>;
L_0x7fffb8845620 .functor BUFZ 20, L_0x7fffb8878990, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffb8878fc0 .functor BUFZ 32, L_0x7fffb8878da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffb8874920_0 .net *"_ivl_0", 0 0, L_0x7fffb8878710;  1 drivers
v0x7fffb8874bc0_0 .net *"_ivl_10", 9 0, L_0x7fffb8878a30;  1 drivers
L_0x7f9ba9350138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb8874ca0_0 .net *"_ivl_13", 1 0, L_0x7f9ba9350138;  1 drivers
v0x7fffb8874d90_0 .net *"_ivl_16", 31 0, L_0x7fffb8878da0;  1 drivers
v0x7fffb8874e70_0 .net *"_ivl_18", 9 0, L_0x7fffb8878e40;  1 drivers
v0x7fffb8874fa0_0 .net *"_ivl_2", 9 0, L_0x7fffb88787b0;  1 drivers
L_0x7f9ba9350180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb8875080_0 .net *"_ivl_21", 1 0, L_0x7f9ba9350180;  1 drivers
L_0x7f9ba93500f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb8875160_0 .net *"_ivl_5", 1 0, L_0x7f9ba93500f0;  1 drivers
v0x7fffb8875240_0 .net *"_ivl_8", 19 0, L_0x7fffb8878990;  1 drivers
v0x7fffb8875320_0 .var/i "block", 31 0;
v0x7fffb8875400_0 .net "clk", 0 0, v0x7fffb8877620_0;  alias, 1 drivers
v0x7fffb88754a0 .array "data", 0 255, 31 0;
v0x7fffb8875560_0 .net "data_in", 31 0, v0x7fffb88776f0_0;  alias, 1 drivers
v0x7fffb8875620_0 .net "data_out", 31 0, L_0x7fffb8878fc0;  alias, 1 drivers
v0x7fffb88756e0_0 .net "enable", 0 0, L_0x7fffb88790d0;  1 drivers
v0x7fffb88757a0_0 .net "index_in", 7 0, L_0x7fffb88793f0;  alias, 1 drivers
v0x7fffb88758b0_0 .net "rst", 0 0, v0x7fffb8877a60_0;  alias, 1 drivers
v0x7fffb88759a0 .array "tag", 0 255, 19 0;
v0x7fffb8875a60_0 .net "tag_in", 19 0, L_0x7fffb88794e0;  alias, 1 drivers
v0x7fffb8875b20_0 .net "tag_out", 19 0, L_0x7fffb8845620;  alias, 1 drivers
v0x7fffb8875be0 .array "valid", 0 255, 0 0;
v0x7fffb8875c80_0 .net "valid_out", 0 0, L_0x7fffb884a580;  alias, 1 drivers
E_0x7fffb8800f70 .event posedge, v0x7fffb88756e0_0;
L_0x7fffb8878710 .array/port v0x7fffb8875be0, L_0x7fffb88787b0;
L_0x7fffb88787b0 .concat [ 8 2 0 0], L_0x7fffb88793f0, L_0x7f9ba93500f0;
L_0x7fffb8878990 .array/port v0x7fffb88759a0, L_0x7fffb8878a30;
L_0x7fffb8878a30 .concat [ 8 2 0 0], L_0x7fffb88793f0, L_0x7f9ba9350138;
L_0x7fffb8878da0 .array/port v0x7fffb88754a0, L_0x7fffb8878e40;
L_0x7fffb8878e40 .concat [ 8 2 0 0], L_0x7fffb88793f0, L_0x7f9ba9350180;
S_0x7fffb8875eb0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffb88482c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffb8855e20 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffb8855e60 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffb8876140_0 .net "in", 1 0, v0x7fffb8876b40_0;  1 drivers
v0x7fffb8876240_0 .var "out", 1 0;
E_0x7fffb8830860 .event edge, v0x7fffb8876140_0;
    .scope S_0x7fffb883d3e0;
T_0 ;
    %wait E_0x7fffb88464a0;
    %load/vec4 v0x7fffb88722e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb8872480_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffb8872120_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb884e970_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffb884e970_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb8849880_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffb8849880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffb884e970_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffb8849880_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffb8854f20, 4, 0;
    %load/vec4 v0x7fffb8849880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb8849880_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffb884e970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb884e970_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffb8872480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb8872480_0, 0, 32;
    %load/vec4 v0x7fffb8872560_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffb8872480_0;
    %load/vec4 v0x7fffb88723a0_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffb8872560_0;
    %pad/u 3;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffb8854f20, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffb883d3e0;
T_1 ;
    %wait E_0x7fffb8856c40;
    %load/vec4 v0x7fffb8856cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffb8872560_0;
    %pad/u 8;
    %store/vec4 v0x7fffb8872120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffb8844920_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb884e970_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffb884e970_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffb88723a0_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffb884e970_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffb8854f20, 4;
    %load/vec4 v0x7fffb88723a0_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffb8844920_0;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffb8854f20, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffb884e970_0;
    %pad/s 8;
    %store/vec4 v0x7fffb8844920_0, 0, 8;
T_1.4 ;
    %load/vec4 v0x7fffb884e970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb884e970_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffb8872480_0;
    %load/vec4 v0x7fffb88723a0_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffb8844920_0;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb8854f20, 0, 4;
    %load/vec4 v0x7fffb8844920_0;
    %assign/vec4 v0x7fffb8872120_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffb8872990;
T_2 ;
    %wait E_0x7fffb88464a0;
    %load/vec4 v0x7fffb8873cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb8873760_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffb8873760_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffb8873760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb8874000, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffb8873760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb8873dc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffb8873760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb88738e0, 0, 4;
    %load/vec4 v0x7fffb8873760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb8873760_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffb8872990;
T_3 ;
    %wait E_0x7fffb87f9b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffb8873c00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb8874000, 0, 4;
    %load/vec4 v0x7fffb8873e60_0;
    %load/vec4 v0x7fffb8873c00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb8873dc0, 0, 4;
    %load/vec4 v0x7fffb8873980_0;
    %load/vec4 v0x7fffb8873c00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb88738e0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffb8874520;
T_4 ;
    %wait E_0x7fffb88464a0;
    %load/vec4 v0x7fffb88758b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb8875320_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffb8875320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffb8875320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb8875be0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffb8875320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb88759a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffb8875320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb88754a0, 0, 4;
    %load/vec4 v0x7fffb8875320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb8875320_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffb8874520;
T_5 ;
    %wait E_0x7fffb8800f70;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffb88757a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb8875be0, 0, 4;
    %load/vec4 v0x7fffb8875a60_0;
    %load/vec4 v0x7fffb88757a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb88759a0, 0, 4;
    %load/vec4 v0x7fffb8875560_0;
    %load/vec4 v0x7fffb88757a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb88754a0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffb8875eb0;
T_6 ;
    %wait E_0x7fffb8830860;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffb8876240_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffb8876240_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffb8876140_0;
    %load/vec4 v0x7fffb8876240_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffb8876240_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffb8876240_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffb88482c0;
T_7 ;
    %wait E_0x7fffb88464a0;
    %load/vec4 v0x7fffb8876ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffb8876b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffb88769c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffb8876860_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffb8876920_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffb88772a0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffb88769c0_0, 0;
    %load/vec4 v0x7fffb8876920_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffb88772a0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffb8876c00_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffb8876600, 4;
    %assign/vec4 v0x7fffb8876860_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb88770f0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffb88770f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffb8876e00_0;
    %ix/getv/s 4, v0x7fffb88770f0_0;
    %load/vec4a v0x7fffb8876f10, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffb88770f0_0;
    %load/vec4a v0x7fffb8876ff0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffb88770f0_0;
    %store/vec4 v0x7fffb8876b40_0, 4, 1;
    %load/vec4 v0x7fffb88770f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb88770f0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffb88482c0;
T_8 ;
    %wait E_0x7fffb8810b70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb88770f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffb88770f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffb8876e00_0;
    %ix/getv/s 4, v0x7fffb88770f0_0;
    %load/vec4a v0x7fffb8876f10, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffb88770f0_0;
    %load/vec4a v0x7fffb8876ff0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffb88770f0_0;
    %store/vec4 v0x7fffb8876b40_0, 4, 1;
    %load/vec4 v0x7fffb88770f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb88770f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffb88482c0;
T_9 ;
    %wait E_0x7fffb8815990;
    %load/vec4 v0x7fffb8876920_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffb88772a0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffb88769c0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffb88475f0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb88779c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb8877c70_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffb88475f0;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffb88482c0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffb88475f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8877620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8877a60_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8877620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8877a60_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8877620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8877a60_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffb8877620_0;
    %inv;
    %store/vec4 v0x7fffb8877620_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffb88475f0;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffb881cc00, "r" {0 0 0};
    %store/vec4 v0x7fffb8877430_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffb8877430_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffb8877430_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffb88475f0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8877830_0, 0;
    %wait E_0x7fffb88177c0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffb8877430_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffb88779c0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffb8877c70_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffb88779c0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffb8877c70_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffb8831a60 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffb88319e0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffb8831a20 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffb881ca80 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffb881cb40 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffb8877430_0, "%x\012", v0x7fffb8877530_0 {0 0 0};
    %store/vec4 v0x7fffb8877b90_0, 0, 32;
    %wait E_0x7fffb88464a0;
    %load/vec4 v0x7fffb8877c70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffb8877c70_0, 0;
    %load/vec4 v0x7fffb8877920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffb88779c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffb88779c0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffb88776f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8877830_0, 0;
T_14.3 ;
    %wait E_0x7fffb88464a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8877830_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
