\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{Control H\+SP Reset During Backdoor (R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+S\+ET) Register}{\pageref{group__REGMAP1__BACKDOOR__RESET}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Selects Memory for Backdoor Load (R\+E\+G\+M\+A\+P1\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+E\+N\+A\+B\+LE) Register}{\pageref{group__REGMAP1__BACKDOOR__ENABLE}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+P\+GA Debug Register for H\+SP A\+EB (R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+D\+E\+B\+U\+G1) Register}{\pageref{group__REGMAP1__FPGA__DEBUG1}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+P\+GA Scratch Register (R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H0) Register}{\pageref{group__REGMAP1__FPGA__SCRATCH0}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+P\+GA Scratch Register (R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H1) Register}{\pageref{group__REGMAP1__FPGA__SCRATCH1}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+P\+GA Scratch Register (R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H2) Register}{\pageref{group__REGMAP1__FPGA__SCRATCH2}}{}
\item \contentsline{section}{F\+P\+GA Scratch Register (R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H3) Register}{\pageref{group__REGMAP1__FPGA__SCRATCH3}}{}
\item \contentsline{section}{F\+P\+GA H\+SP Bypass Enable (R\+E\+G\+M\+A\+P1\+\_\+\+H\+S\+P\+\_\+\+B\+Y\+P\+A\+SS) Register}{\pageref{group__REGMAP1__HSP__BYPASS}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{System to H\+SP Mailbox Interrupt Control (A\+D\+I\+\_\+\+S2\+H\+\_\+\+M\+B\+X\+\_\+\+C\+T\+RL) Register}{\pageref{group__ADI__S2H__MBX__CTRL}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System to H\+SP Mailbox Interrupt Status (A\+D\+I\+\_\+\+S2\+H\+\_\+\+M\+B\+X\+\_\+\+S\+TS) Register}{\pageref{group__ADI__S2H__MBX__STS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Write to this register pushes data into the S2H F\+I\+FO (A\+D\+I\+\_\+\+S2\+H\+\_\+\+M\+B\+X\+\_\+\+F\+I\+F\+O\+\_\+\+P\+U\+SH) Register}{\pageref{group__ADI__S2H__MBX__FIFO__PUSH}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Write Data into the F\+I\+FO. (A\+D\+I\+\_\+\+S2\+H\+\_\+\+M\+B\+X\+\_\+\+F\+I\+F\+O\+\_\+\+P\+OP) Register}{\pageref{group__ADI__S2H__MBX__FIFO__POP}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H\+SP to System Mailbox Interrupt Control (A\+D\+I\+\_\+\+H2\+S\+\_\+\+M\+B\+X\+\_\+\+C\+T\+RL) Register}{\pageref{group__ADI__H2S__MBX__CTRL}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H\+SP to System Mailbox Interrupt Statu (A\+D\+I\+\_\+\+H2\+S\+\_\+\+M\+B\+X\+\_\+\+I\+N\+S\+TS) Register}{\pageref{group__ADI__H2S__MBX__INSTS}}{}
\item \contentsline{section}{H\+SP to System Mailbox Write Data into the F\+I\+FO. (A\+D\+I\+\_\+\+H2\+S\+\_\+\+M\+B\+X\+\_\+\+F\+I\+F\+O\+\_\+\+P\+U\+SH) Register}{\pageref{group__ADI__H2S__MBX__FIFO__PUSH}}{}
\item \contentsline{section}{H\+SP to System Mailbox Read Data from the F\+I\+FO (A\+D\+I\+\_\+\+H2\+S\+\_\+\+M\+B\+X\+\_\+\+F\+I\+F\+O\+\_\+\+P\+OP) Register}{\pageref{group__ADI__H2S__MBX__FIFO__POP}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Sequence Start Address Register (S\+E\+Q\+U\+E\+N\+C\+E\+S\+T\+A\+R\+T\+A\+D\+DR) Register}{\pageref{group__SEQUENCESTARTADDR}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Sequence End Address Register (S\+E\+Q\+U\+E\+N\+C\+E\+E\+N\+D\+A\+D\+DR) Register}{\pageref{group__SEQUENCEENDADDR}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Useq control Register (U\+S\+E\+Q\+C\+O\+N\+T\+R\+O\+L\+R\+E\+G\+I\+S\+T\+ER) Register}{\pageref{group__USEQCONTROLREGISTER}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Frame\+Sync Control Register (F\+R\+A\+M\+E\+S\+Y\+N\+C\+C\+T\+RL) Register}{\pageref{group__FRAMESYNCCTRL}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{The breakpoint feature is used by the software for debugging purposes. (B\+R\+E\+A\+K\+P\+O\+I\+N\+T\+C\+T\+RL) Register}{\pageref{group__BREAKPOINTCTRL}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Update Stamp Value Register (U\+P\+D\+A\+T\+E\+S\+T\+A\+MP) Register}{\pageref{group__UPDATESTAMP}}{}
\item \contentsline{section}{Controls clock gates for various digital circuit power-\/down (D\+I\+G\+P\+W\+R\+D\+O\+WN) Register}{\pageref{group__DIGPWRDOWN}}{}
\item \contentsline{section}{D\+E\+P\+R\+E\+C\+A\+T\+ED\+: This register is deprecated and should not be used. (P\+I\+X\+G\+A\+I\+N\+T\+A\+G1\+L\+A\+T\+C\+H\+C\+T\+RL) Register}{\pageref{group__PIXGAINTAG1LATCHCTRL}}{}
\item \contentsline{section}{D\+E\+P\+R\+E\+C\+A\+T\+ED\+: This register is deprecated and should not be used. (P\+I\+X\+G\+A\+I\+N\+T\+A\+G1\+R\+E\+A\+D\+O\+U\+T\+C\+T\+RL) Register}{\pageref{group__PIXGAINTAG1READOUTCTRL}}{}
\item \contentsline{section}{D\+E\+P\+R\+E\+C\+A\+T\+ED\+: This register is deprecated and should not be used. (P\+I\+X\+S\+A\+T\+U\+R\+A\+T\+E\+L\+A\+T\+C\+H\+C\+T\+RL) Register}{\pageref{group__PIXSATURATELATCHCTRL}}{}
\item \contentsline{section}{D\+E\+P\+R\+E\+C\+A\+T\+ED\+: This register is deprecated and should not be used. (P\+I\+X\+S\+A\+T\+U\+R\+A\+T\+E\+R\+E\+A\+D\+O\+U\+T\+C\+T\+RL) Register}{\pageref{group__PIXSATURATEREADOUTCTRL}}{}
\item \contentsline{section}{D\+E\+P\+R\+E\+C\+A\+T\+ED\+: This register is deprecated and should not be used. (R\+O\+W\+C\+N\+T\+I\+N\+C\+R\+C\+O\+N\+T\+R\+OL) Register}{\pageref{group__ROWCNTINCRCONTROL}}{}
\item \contentsline{section}{D\+E\+P\+R\+E\+C\+A\+T\+ED\+: This register is deprecated and should not be used. (P\+I\+X\+G\+A\+I\+N\+T\+A\+G0\+L\+A\+T\+C\+H\+C\+T\+RL) Register}{\pageref{group__PIXGAINTAG0LATCHCTRL}}{}
\item \contentsline{section}{D\+E\+P\+R\+E\+C\+A\+T\+ED\+: This register is deprecated and should not be used. (P\+I\+X\+G\+A\+I\+N\+T\+A\+G0\+R\+E\+A\+D\+O\+U\+T\+C\+T\+RL) Register}{\pageref{group__PIXGAINTAG0READOUTCTRL}}{}
\item \contentsline{section}{Configures Read prefetching on I2C reads (I2\+C\+C\+T\+RL) Register}{\pageref{group__I2CCTRL}}{}
\item \contentsline{section}{Sequence Status Register (S\+E\+Q\+U\+E\+N\+C\+E\+S\+T\+A\+T\+US) Register}{\pageref{group__SEQUENCESTATUS}}{}
\item \contentsline{section}{Clock Control Register (S\+Y\+S\+T\+E\+M\+C\+L\+O\+C\+K\+C\+O\+N\+T\+R\+OL) Register}{\pageref{group__SYSTEMCLOCKCONTROL}}{}
\item \contentsline{section}{Call Repeat Count Value (C\+A\+L\+L\+R\+P\+T\+C\+O\+U\+NT) Register}{\pageref{group__CALLRPTCOUNT}}{}
\item \contentsline{section}{D\+E\+P\+R\+E\+C\+A\+T\+ED\+: This register is deprecated and should not be used. (G\+T\+S\+W\+AP) Register}{\pageref{group__GTSWAP}}{}
\item \contentsline{section}{Interrupt Enable Register (I\+N\+T\+E\+R\+R\+U\+P\+T\+E\+N\+A\+B\+LE) Register}{\pageref{group__INTERRUPTENABLE}}{}
\item \contentsline{section}{Error Set Register (E\+R\+R\+O\+R\+S\+ET) Register}{\pageref{group__ERRORSET}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
