// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s_HH_
#define _linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s : public sc_module {
    // Port declarations 103
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<24> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<24> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<24> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<24> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<24> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<24> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<24> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<24> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<24> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<24> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_in< sc_lv<24> > data_V_data_10_V_dout;
    sc_in< sc_logic > data_V_data_10_V_empty_n;
    sc_out< sc_logic > data_V_data_10_V_read;
    sc_in< sc_lv<24> > data_V_data_11_V_dout;
    sc_in< sc_logic > data_V_data_11_V_empty_n;
    sc_out< sc_logic > data_V_data_11_V_read;
    sc_in< sc_lv<24> > data_V_data_12_V_dout;
    sc_in< sc_logic > data_V_data_12_V_empty_n;
    sc_out< sc_logic > data_V_data_12_V_read;
    sc_in< sc_lv<24> > data_V_data_13_V_dout;
    sc_in< sc_logic > data_V_data_13_V_empty_n;
    sc_out< sc_logic > data_V_data_13_V_read;
    sc_in< sc_lv<24> > data_V_data_14_V_dout;
    sc_in< sc_logic > data_V_data_14_V_empty_n;
    sc_out< sc_logic > data_V_data_14_V_read;
    sc_in< sc_lv<24> > data_V_data_15_V_dout;
    sc_in< sc_logic > data_V_data_15_V_empty_n;
    sc_out< sc_logic > data_V_data_15_V_read;
    sc_in< sc_logic > res_V_data_0_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_0_V_TDATA;
    sc_out< sc_logic > res_V_data_0_V_TVALID;
    sc_out< sc_lv<16> > res_V_data_1_V_TDATA;
    sc_out< sc_logic > res_V_data_1_V_TVALID;
    sc_in< sc_logic > res_V_data_1_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_2_V_TDATA;
    sc_out< sc_logic > res_V_data_2_V_TVALID;
    sc_in< sc_logic > res_V_data_2_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_3_V_TDATA;
    sc_out< sc_logic > res_V_data_3_V_TVALID;
    sc_in< sc_logic > res_V_data_3_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_4_V_TDATA;
    sc_out< sc_logic > res_V_data_4_V_TVALID;
    sc_in< sc_logic > res_V_data_4_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_5_V_TDATA;
    sc_out< sc_logic > res_V_data_5_V_TVALID;
    sc_in< sc_logic > res_V_data_5_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_6_V_TDATA;
    sc_out< sc_logic > res_V_data_6_V_TVALID;
    sc_in< sc_logic > res_V_data_6_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_7_V_TDATA;
    sc_out< sc_logic > res_V_data_7_V_TVALID;
    sc_in< sc_logic > res_V_data_7_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_8_V_TDATA;
    sc_out< sc_logic > res_V_data_8_V_TVALID;
    sc_in< sc_logic > res_V_data_8_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_9_V_TDATA;
    sc_out< sc_logic > res_V_data_9_V_TVALID;
    sc_in< sc_logic > res_V_data_9_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_10_V_TDATA;
    sc_out< sc_logic > res_V_data_10_V_TVALID;
    sc_in< sc_logic > res_V_data_10_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_11_V_TDATA;
    sc_out< sc_logic > res_V_data_11_V_TVALID;
    sc_in< sc_logic > res_V_data_11_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_12_V_TDATA;
    sc_out< sc_logic > res_V_data_12_V_TVALID;
    sc_in< sc_logic > res_V_data_12_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_13_V_TDATA;
    sc_out< sc_logic > res_V_data_13_V_TVALID;
    sc_in< sc_logic > res_V_data_13_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_14_V_TDATA;
    sc_out< sc_logic > res_V_data_14_V_TVALID;
    sc_in< sc_logic > res_V_data_14_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_15_V_TDATA;
    sc_out< sc_logic > res_V_data_15_V_TVALID;
    sc_in< sc_logic > res_V_data_15_V_TREADY;


    // Module declarations
    linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s(sc_module_name name);
    SC_HAS_PROCESS(linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s);

    ~linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s();

    sc_trace_file* mVcdFile;

    regslice_both<16>* regslice_both_res_V_data_0_V_U;
    regslice_both<16>* regslice_both_res_V_data_1_V_U;
    regslice_both<16>* regslice_both_res_V_data_2_V_U;
    regslice_both<16>* regslice_both_res_V_data_3_V_U;
    regslice_both<16>* regslice_both_res_V_data_4_V_U;
    regslice_both<16>* regslice_both_res_V_data_5_V_U;
    regslice_both<16>* regslice_both_res_V_data_6_V_U;
    regslice_both<16>* regslice_both_res_V_data_7_V_U;
    regslice_both<16>* regslice_both_res_V_data_8_V_U;
    regslice_both<16>* regslice_both_res_V_data_9_V_U;
    regslice_both<16>* regslice_both_res_V_data_10_V_U;
    regslice_both<16>* regslice_both_res_V_data_11_V_U;
    regslice_both<16>* regslice_both_res_V_data_12_V_U;
    regslice_both<16>* regslice_both_res_V_data_13_V_U;
    regslice_both<16>* regslice_both_res_V_data_14_V_U;
    regslice_both<16>* regslice_both_res_V_data_15_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > io_acc_block_signal_op3;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_logic > regslice_both_res_V_data_0_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_1_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_2_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_3_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_4_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_5_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_6_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_7_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_8_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_9_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_10_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_11_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_12_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_13_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_14_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_15_V_U_apdone_blk;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_V_data_9_V_blk_n;
    sc_signal< sc_logic > data_V_data_10_V_blk_n;
    sc_signal< sc_logic > data_V_data_11_V_blk_n;
    sc_signal< sc_logic > data_V_data_12_V_blk_n;
    sc_signal< sc_logic > data_V_data_13_V_blk_n;
    sc_signal< sc_logic > data_V_data_14_V_blk_n;
    sc_signal< sc_logic > data_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_1_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_8_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_9_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_10_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_11_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_12_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_13_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_14_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_15_V_TDATA_blk_n;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > tmp_2_fu_476_p3;
    sc_signal< sc_lv<16> > zext_ln415_fu_484_p1;
    sc_signal< sc_lv<16> > trunc_ln_fu_466_p4;
    sc_signal< sc_lv<16> > add_ln415_fu_488_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_520_p3;
    sc_signal< sc_lv<16> > zext_ln415_1_fu_528_p1;
    sc_signal< sc_lv<16> > trunc_ln708_1_fu_510_p4;
    sc_signal< sc_lv<16> > add_ln415_1_fu_532_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_564_p3;
    sc_signal< sc_lv<16> > zext_ln415_2_fu_572_p1;
    sc_signal< sc_lv<16> > trunc_ln708_2_fu_554_p4;
    sc_signal< sc_lv<16> > add_ln415_2_fu_576_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_608_p3;
    sc_signal< sc_lv<16> > zext_ln415_3_fu_616_p1;
    sc_signal< sc_lv<16> > trunc_ln708_3_fu_598_p4;
    sc_signal< sc_lv<16> > add_ln415_3_fu_620_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_652_p3;
    sc_signal< sc_lv<16> > zext_ln415_4_fu_660_p1;
    sc_signal< sc_lv<16> > trunc_ln708_4_fu_642_p4;
    sc_signal< sc_lv<16> > add_ln415_4_fu_664_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_696_p3;
    sc_signal< sc_lv<16> > zext_ln415_5_fu_704_p1;
    sc_signal< sc_lv<16> > trunc_ln708_5_fu_686_p4;
    sc_signal< sc_lv<16> > add_ln415_5_fu_708_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_740_p3;
    sc_signal< sc_lv<16> > zext_ln415_6_fu_748_p1;
    sc_signal< sc_lv<16> > trunc_ln708_6_fu_730_p4;
    sc_signal< sc_lv<16> > add_ln415_6_fu_752_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_784_p3;
    sc_signal< sc_lv<16> > zext_ln415_7_fu_792_p1;
    sc_signal< sc_lv<16> > trunc_ln708_7_fu_774_p4;
    sc_signal< sc_lv<16> > add_ln415_7_fu_796_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_828_p3;
    sc_signal< sc_lv<16> > zext_ln415_8_fu_836_p1;
    sc_signal< sc_lv<16> > trunc_ln708_8_fu_818_p4;
    sc_signal< sc_lv<16> > add_ln415_8_fu_840_p2;
    sc_signal< sc_lv<1> > tmp_29_fu_872_p3;
    sc_signal< sc_lv<16> > zext_ln415_9_fu_880_p1;
    sc_signal< sc_lv<16> > trunc_ln708_9_fu_862_p4;
    sc_signal< sc_lv<16> > add_ln415_9_fu_884_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_916_p3;
    sc_signal< sc_lv<16> > zext_ln415_10_fu_924_p1;
    sc_signal< sc_lv<16> > trunc_ln708_s_fu_906_p4;
    sc_signal< sc_lv<16> > add_ln415_10_fu_928_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_960_p3;
    sc_signal< sc_lv<16> > zext_ln415_11_fu_968_p1;
    sc_signal< sc_lv<16> > trunc_ln708_10_fu_950_p4;
    sc_signal< sc_lv<16> > add_ln415_11_fu_972_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_1004_p3;
    sc_signal< sc_lv<16> > zext_ln415_12_fu_1012_p1;
    sc_signal< sc_lv<16> > trunc_ln708_11_fu_994_p4;
    sc_signal< sc_lv<16> > add_ln415_12_fu_1016_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_986_p3;
    sc_signal< sc_lv<1> > tmp_39_fu_1022_p3;
    sc_signal< sc_lv<16> > phitmp_12_fu_1030_p3;
    sc_signal< sc_lv<1> > tmp_41_fu_1065_p3;
    sc_signal< sc_lv<16> > zext_ln415_13_fu_1073_p1;
    sc_signal< sc_lv<16> > trunc_ln708_12_fu_1055_p4;
    sc_signal< sc_lv<16> > add_ln415_13_fu_1077_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_1047_p3;
    sc_signal< sc_lv<1> > tmp_42_fu_1083_p3;
    sc_signal< sc_lv<16> > phitmp_13_fu_1091_p3;
    sc_signal< sc_lv<1> > tmp_44_fu_1126_p3;
    sc_signal< sc_lv<16> > zext_ln415_14_fu_1134_p1;
    sc_signal< sc_lv<16> > trunc_ln708_13_fu_1116_p4;
    sc_signal< sc_lv<16> > add_ln415_14_fu_1138_p2;
    sc_signal< sc_lv<1> > tmp_43_fu_1108_p3;
    sc_signal< sc_lv<1> > tmp_45_fu_1144_p3;
    sc_signal< sc_lv<16> > phitmp_14_fu_1152_p3;
    sc_signal< sc_lv<1> > tmp_47_fu_1187_p3;
    sc_signal< sc_lv<16> > zext_ln415_15_fu_1195_p1;
    sc_signal< sc_lv<16> > trunc_ln708_14_fu_1177_p4;
    sc_signal< sc_lv<16> > add_ln415_15_fu_1199_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_1169_p3;
    sc_signal< sc_lv<1> > tmp_48_fu_1205_p3;
    sc_signal< sc_lv<16> > phitmp_15_fu_1213_p3;
    sc_signal< sc_lv<1> > tmp_1_fu_458_p3;
    sc_signal< sc_lv<1> > tmp_3_fu_494_p3;
    sc_signal< sc_lv<16> > empty_32_fu_1230_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_502_p3;
    sc_signal< sc_lv<1> > tmp_6_fu_538_p3;
    sc_signal< sc_lv<16> > empty_33_fu_1247_p3;
    sc_signal< sc_lv<1> > tmp_7_fu_546_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_582_p3;
    sc_signal< sc_lv<16> > empty_34_fu_1264_p3;
    sc_signal< sc_lv<1> > tmp_10_fu_590_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_626_p3;
    sc_signal< sc_lv<16> > empty_35_fu_1281_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_634_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_670_p3;
    sc_signal< sc_lv<16> > empty_36_fu_1298_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_678_p3;
    sc_signal< sc_lv<1> > tmp_18_fu_714_p3;
    sc_signal< sc_lv<16> > empty_37_fu_1315_p3;
    sc_signal< sc_lv<1> > tmp_19_fu_722_p3;
    sc_signal< sc_lv<1> > tmp_21_fu_758_p3;
    sc_signal< sc_lv<16> > empty_38_fu_1332_p3;
    sc_signal< sc_lv<1> > tmp_22_fu_766_p3;
    sc_signal< sc_lv<1> > tmp_24_fu_802_p3;
    sc_signal< sc_lv<16> > empty_39_fu_1349_p3;
    sc_signal< sc_lv<1> > tmp_25_fu_810_p3;
    sc_signal< sc_lv<1> > tmp_27_fu_846_p3;
    sc_signal< sc_lv<16> > empty_40_fu_1366_p3;
    sc_signal< sc_lv<1> > tmp_28_fu_854_p3;
    sc_signal< sc_lv<1> > tmp_30_fu_890_p3;
    sc_signal< sc_lv<16> > empty_41_fu_1383_p3;
    sc_signal< sc_lv<1> > tmp_31_fu_898_p3;
    sc_signal< sc_lv<1> > tmp_33_fu_934_p3;
    sc_signal< sc_lv<16> > empty_42_fu_1400_p3;
    sc_signal< sc_lv<1> > tmp_34_fu_942_p3;
    sc_signal< sc_lv<1> > tmp_36_fu_978_p3;
    sc_signal< sc_lv<16> > empty_43_fu_1417_p3;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<16> > res_V_data_0_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_0_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_0_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_0_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_1_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_1_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_1_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_1_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_2_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_2_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_2_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_2_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_3_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_3_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_3_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_3_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_4_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_4_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_4_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_4_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_5_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_5_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_5_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_5_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_6_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_6_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_6_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_6_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_7_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_7_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_7_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_7_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_8_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_8_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_8_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_8_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_9_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_9_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_9_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_9_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_10_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_10_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_10_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_10_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_11_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_11_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_11_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_11_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_12_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_12_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_12_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_12_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_13_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_13_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_13_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_13_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_14_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_14_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_14_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_14_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_15_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_15_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_15_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_15_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_7FFF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln415_10_fu_928_p2();
    void thread_add_ln415_11_fu_972_p2();
    void thread_add_ln415_12_fu_1016_p2();
    void thread_add_ln415_13_fu_1077_p2();
    void thread_add_ln415_14_fu_1138_p2();
    void thread_add_ln415_15_fu_1199_p2();
    void thread_add_ln415_1_fu_532_p2();
    void thread_add_ln415_2_fu_576_p2();
    void thread_add_ln415_3_fu_620_p2();
    void thread_add_ln415_4_fu_664_p2();
    void thread_add_ln415_5_fu_708_p2();
    void thread_add_ln415_6_fu_752_p2();
    void thread_add_ln415_7_fu_796_p2();
    void thread_add_ln415_8_fu_840_p2();
    void thread_add_ln415_9_fu_884_p2();
    void thread_add_ln415_fu_488_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_10_V_blk_n();
    void thread_data_V_data_10_V_read();
    void thread_data_V_data_11_V_blk_n();
    void thread_data_V_data_11_V_read();
    void thread_data_V_data_12_V_blk_n();
    void thread_data_V_data_12_V_read();
    void thread_data_V_data_13_V_blk_n();
    void thread_data_V_data_13_V_read();
    void thread_data_V_data_14_V_blk_n();
    void thread_data_V_data_14_V_read();
    void thread_data_V_data_15_V_blk_n();
    void thread_data_V_data_15_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_empty_32_fu_1230_p3();
    void thread_empty_33_fu_1247_p3();
    void thread_empty_34_fu_1264_p3();
    void thread_empty_35_fu_1281_p3();
    void thread_empty_36_fu_1298_p3();
    void thread_empty_37_fu_1315_p3();
    void thread_empty_38_fu_1332_p3();
    void thread_empty_39_fu_1349_p3();
    void thread_empty_40_fu_1366_p3();
    void thread_empty_41_fu_1383_p3();
    void thread_empty_42_fu_1400_p3();
    void thread_empty_43_fu_1417_p3();
    void thread_io_acc_block_signal_op3();
    void thread_phitmp_12_fu_1030_p3();
    void thread_phitmp_13_fu_1091_p3();
    void thread_phitmp_14_fu_1152_p3();
    void thread_phitmp_15_fu_1213_p3();
    void thread_res_V_data_0_V_TDATA_blk_n();
    void thread_res_V_data_0_V_TDATA_int();
    void thread_res_V_data_0_V_TVALID();
    void thread_res_V_data_0_V_TVALID_int();
    void thread_res_V_data_10_V_TDATA_blk_n();
    void thread_res_V_data_10_V_TDATA_int();
    void thread_res_V_data_10_V_TVALID();
    void thread_res_V_data_10_V_TVALID_int();
    void thread_res_V_data_11_V_TDATA_blk_n();
    void thread_res_V_data_11_V_TDATA_int();
    void thread_res_V_data_11_V_TVALID();
    void thread_res_V_data_11_V_TVALID_int();
    void thread_res_V_data_12_V_TDATA_blk_n();
    void thread_res_V_data_12_V_TDATA_int();
    void thread_res_V_data_12_V_TVALID();
    void thread_res_V_data_12_V_TVALID_int();
    void thread_res_V_data_13_V_TDATA_blk_n();
    void thread_res_V_data_13_V_TDATA_int();
    void thread_res_V_data_13_V_TVALID();
    void thread_res_V_data_13_V_TVALID_int();
    void thread_res_V_data_14_V_TDATA_blk_n();
    void thread_res_V_data_14_V_TDATA_int();
    void thread_res_V_data_14_V_TVALID();
    void thread_res_V_data_14_V_TVALID_int();
    void thread_res_V_data_15_V_TDATA_blk_n();
    void thread_res_V_data_15_V_TDATA_int();
    void thread_res_V_data_15_V_TVALID();
    void thread_res_V_data_15_V_TVALID_int();
    void thread_res_V_data_1_V_TDATA_blk_n();
    void thread_res_V_data_1_V_TDATA_int();
    void thread_res_V_data_1_V_TVALID();
    void thread_res_V_data_1_V_TVALID_int();
    void thread_res_V_data_2_V_TDATA_blk_n();
    void thread_res_V_data_2_V_TDATA_int();
    void thread_res_V_data_2_V_TVALID();
    void thread_res_V_data_2_V_TVALID_int();
    void thread_res_V_data_3_V_TDATA_blk_n();
    void thread_res_V_data_3_V_TDATA_int();
    void thread_res_V_data_3_V_TVALID();
    void thread_res_V_data_3_V_TVALID_int();
    void thread_res_V_data_4_V_TDATA_blk_n();
    void thread_res_V_data_4_V_TDATA_int();
    void thread_res_V_data_4_V_TVALID();
    void thread_res_V_data_4_V_TVALID_int();
    void thread_res_V_data_5_V_TDATA_blk_n();
    void thread_res_V_data_5_V_TDATA_int();
    void thread_res_V_data_5_V_TVALID();
    void thread_res_V_data_5_V_TVALID_int();
    void thread_res_V_data_6_V_TDATA_blk_n();
    void thread_res_V_data_6_V_TDATA_int();
    void thread_res_V_data_6_V_TVALID();
    void thread_res_V_data_6_V_TVALID_int();
    void thread_res_V_data_7_V_TDATA_blk_n();
    void thread_res_V_data_7_V_TDATA_int();
    void thread_res_V_data_7_V_TVALID();
    void thread_res_V_data_7_V_TVALID_int();
    void thread_res_V_data_8_V_TDATA_blk_n();
    void thread_res_V_data_8_V_TDATA_int();
    void thread_res_V_data_8_V_TVALID();
    void thread_res_V_data_8_V_TVALID_int();
    void thread_res_V_data_9_V_TDATA_blk_n();
    void thread_res_V_data_9_V_TDATA_int();
    void thread_res_V_data_9_V_TVALID();
    void thread_res_V_data_9_V_TVALID_int();
    void thread_tmp_10_fu_590_p3();
    void thread_tmp_11_fu_608_p3();
    void thread_tmp_12_fu_626_p3();
    void thread_tmp_13_fu_634_p3();
    void thread_tmp_14_fu_652_p3();
    void thread_tmp_15_fu_670_p3();
    void thread_tmp_16_fu_678_p3();
    void thread_tmp_17_fu_696_p3();
    void thread_tmp_18_fu_714_p3();
    void thread_tmp_19_fu_722_p3();
    void thread_tmp_1_fu_458_p3();
    void thread_tmp_20_fu_740_p3();
    void thread_tmp_21_fu_758_p3();
    void thread_tmp_22_fu_766_p3();
    void thread_tmp_23_fu_784_p3();
    void thread_tmp_24_fu_802_p3();
    void thread_tmp_25_fu_810_p3();
    void thread_tmp_26_fu_828_p3();
    void thread_tmp_27_fu_846_p3();
    void thread_tmp_28_fu_854_p3();
    void thread_tmp_29_fu_872_p3();
    void thread_tmp_2_fu_476_p3();
    void thread_tmp_30_fu_890_p3();
    void thread_tmp_31_fu_898_p3();
    void thread_tmp_32_fu_916_p3();
    void thread_tmp_33_fu_934_p3();
    void thread_tmp_34_fu_942_p3();
    void thread_tmp_35_fu_960_p3();
    void thread_tmp_36_fu_978_p3();
    void thread_tmp_37_fu_986_p3();
    void thread_tmp_38_fu_1004_p3();
    void thread_tmp_39_fu_1022_p3();
    void thread_tmp_3_fu_494_p3();
    void thread_tmp_40_fu_1047_p3();
    void thread_tmp_41_fu_1065_p3();
    void thread_tmp_42_fu_1083_p3();
    void thread_tmp_43_fu_1108_p3();
    void thread_tmp_44_fu_1126_p3();
    void thread_tmp_45_fu_1144_p3();
    void thread_tmp_46_fu_1169_p3();
    void thread_tmp_47_fu_1187_p3();
    void thread_tmp_48_fu_1205_p3();
    void thread_tmp_4_fu_502_p3();
    void thread_tmp_5_fu_520_p3();
    void thread_tmp_6_fu_538_p3();
    void thread_tmp_7_fu_546_p3();
    void thread_tmp_8_fu_564_p3();
    void thread_tmp_9_fu_582_p3();
    void thread_trunc_ln708_10_fu_950_p4();
    void thread_trunc_ln708_11_fu_994_p4();
    void thread_trunc_ln708_12_fu_1055_p4();
    void thread_trunc_ln708_13_fu_1116_p4();
    void thread_trunc_ln708_14_fu_1177_p4();
    void thread_trunc_ln708_1_fu_510_p4();
    void thread_trunc_ln708_2_fu_554_p4();
    void thread_trunc_ln708_3_fu_598_p4();
    void thread_trunc_ln708_4_fu_642_p4();
    void thread_trunc_ln708_5_fu_686_p4();
    void thread_trunc_ln708_6_fu_730_p4();
    void thread_trunc_ln708_7_fu_774_p4();
    void thread_trunc_ln708_8_fu_818_p4();
    void thread_trunc_ln708_9_fu_862_p4();
    void thread_trunc_ln708_s_fu_906_p4();
    void thread_trunc_ln_fu_466_p4();
    void thread_zext_ln415_10_fu_924_p1();
    void thread_zext_ln415_11_fu_968_p1();
    void thread_zext_ln415_12_fu_1012_p1();
    void thread_zext_ln415_13_fu_1073_p1();
    void thread_zext_ln415_14_fu_1134_p1();
    void thread_zext_ln415_15_fu_1195_p1();
    void thread_zext_ln415_1_fu_528_p1();
    void thread_zext_ln415_2_fu_572_p1();
    void thread_zext_ln415_3_fu_616_p1();
    void thread_zext_ln415_4_fu_660_p1();
    void thread_zext_ln415_5_fu_704_p1();
    void thread_zext_ln415_6_fu_748_p1();
    void thread_zext_ln415_7_fu_792_p1();
    void thread_zext_ln415_8_fu_836_p1();
    void thread_zext_ln415_9_fu_880_p1();
    void thread_zext_ln415_fu_484_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
