================================================================================ 
Commit: 922864e75593696733a9b4ca465df0e8ecbedaad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:10:27 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec file for ADL.2197.00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2c5450dae6f66faffc14282aade1999c26cf9b3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:27 2021 +0530 
-------------------------------------------------------------------------------- 
Revert of Removal of mrIndexMR36 and MR36

This removal of MR36 was added as part of MRC version 2.4
This was causing boot failure in LP5.

Hsd-es-id: 16013306592
Original commit date: Mon May 10 18:04:50 2021 +0530
Change-Id: Ic00cd348865f0cc119b32a6f366f1d32e22189bc
Original commit hash: dee9bdd3d0997ea265d3dea7d190491b593203bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1a5a9bb8cd544135c877cdcc10d4825816cba832 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2197_00

Hsd-es-id: N/A
Original commit date: Sun May 9 08:49:49 2021 -0700
Change-Id: I681d88f5f75574a06e39a0445dc938fd5f33e5e0
Original commit hash: 72058afc38d1af2d7b1159b574f5a3c143e2c82e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 500dc227739210c727955856338f354aaf4832bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun May 9 01:22:49 2021 -0700
Change-Id: I15f16d9ee0814bfad532eaac2c22c8a4d266653a
Original commit hash: a6694fe54199ab225a129d20f12aefb1d2a289a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9c08050f0d1ae52c68ab11a21e75616a14f479bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2196_00

Hsd-es-id: N/A
Original commit date: Sat May 8 08:49:34 2021 -0700
Change-Id: If6757eebd2de16d6af8dc7181af3d7e7c201dd93
Original commit hash: c950f99193ad2309c8c4f50134bf1dde55c1c160

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e251b0475e82f2cc751a55a9a7af62adaa102990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:20 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat May 8 01:29:14 2021 -0700
Change-Id: I4f459b25705433d549e9ecc3bb0f8b204e233a13
Original commit hash: ef86daff7fa77f369580ea04076612b0942df3a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07e096e8361d6ee1f76a6ea57606d63847cecbae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.4

(cherry picked from commit adc4d28eca28ac651c00dc2e673c5c82e8f984d5)

Sat May 8 05:57:28 2021 +0000
Original commit date: Sat May 8 05:57:28 2021 +0000
Original commit hash: 8ff4ef2a9314f4aece79f89cc74246fd97a1b419

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a11e35f047b8e9378ed86eba4056889654d74016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16013293524][ADL-M ADL-P | LP4 LP5] LP Frequency Switch Optimization for SAGV Points

- Issue reported on Cold Boot when SAGV enabled along with LPFrequency Switch.
- Added support to store calibration values for all SAGV Points.
- In initial implementation, Both Low Frequency & High Frequency Calibrations are store for every frequency point.
- Optimized to store Low Frequency calibration value once and storing all SAGV points Frequency calibration values.

Additional change to reduce MrcSave size increase:
- Remove mrIndexMR36 and MR36 from DDR5 JEDEC init sequence - it is not used (RTT loopback)

Hsd-es-id: 16013293524
Original commit date: Fri May 7 22:42:53 2021 +0530
Change-Id: I94ea1eb16aa0c6f63c0baa2a1486965ed64af478
Original commit hash: f52508c5c54ac26ed46e2c6693913661705c7c7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: eec9ad77ea3599e45d6a4bc4c66f498b7e0b34f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:14 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.3

(cherry picked from commit 8e22ffd05bd29ecfec27c441a8a70bf9283da10f)

Fri May 7 20:21:29 2021 +0000
Original commit date: Fri May 7 20:21:29 2021 +0000
Original commit hash: 08ef7d61c4df0ec1b3f79c65d8d607cae566c151

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3369a8a0b15a848d3c3cb9e8707ad1a13bd975b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014068802][ADL-S | DDR4 DDR5] [Enable Extended Bank Hashing support]

Implement Extended Bank Hashing feature in the MC address decoding.
Added input policy / setup option / UPD.
Added new GetSet:
 GsmMccExtendedBankHashing: MC0_MAD_DIMM_CH0.Decoder_EBH

Hsd-es-id: 14014068802
Original commit date: Thu May 6 22:18:33 2021 -0700
Change-Id: I7b87776478fa578d5ec71749d134c7a0c3ff39dd
Original commit hash: e56b25676b6c5f2e39a83287be36c6f1da2354bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h

================================================================================ 
Commit: 15abcdc77e564befc253fd648d7abeb4c9b2cc1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2195_00

Hsd-es-id: N/A
Original commit date: Fri May 7 08:51:28 2021 -0700
Change-Id: I49f6a836146e8b31743d62ef86bb3fdf638fea2a
Original commit hash: 8cde1085d770188fb741533d7ab3471edad54017

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 50b1d6bfa4df2598e054be8a48461402ddf4e6a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:06 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Revert Removing the GPIO programming of CLK OEB

Hsd-es-id: 1509170265
Original commit date: Fri May 7 17:32:32 2021 +0530
Change-Id: Ied1db32c00e1a9acbc59444c8e3ee858e0ede99c
Original commit hash: 57af8b2176055631eeee3c5aacfd4891e6131623

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: abb319c634986182009771c6b5f5edb74d94dbd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:04 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri May 7 02:00:33 2021 -0700
Change-Id: I213ca0f7cc021671a121323dae2e27c8921575df
Original commit hash: de171cc8fbe7e92f89ceb41db03a94f537c13b5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d1b9c69b2edf26886e8fbb365904a6291978bc79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:05:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] HS-PHY FW download is restricted for fused off CPU PCIe ports.

Hsd-es-id: 16013276886
Original commit date: Thu Apr 29 15:59:22 2021 +0530
Change-Id: Ice0fdfa3c86361e6c2833d5fcd57533dd7b517a8
Original commit hash: 80444de71330dc0f7e1f4d0f601bdd42cc5fa6a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.inf
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: d169ddaf55cd28e7ac4830610b4c259fb688a6f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Automation][DDR4][DDR5]:SUT is getting CAT ERROR while performing (Warm Reboot, S3, S4, S5 ) cycles with AlderLake_Daily2192_00_22 BIOS Build

Revert "[PCH] PS Cutoff is programmed when it is set to 0  - When PS Cutoff is 0, BIOS should skip the mailbox update for PS Cutoff."

Hsd-es-id: 16013273639
Original commit date: Fri May 7 09:25:54 2021 +0530
Change-Id: Idfab1ac6686c9d177d69ea3b8c026d41a2a1b63a
Original commit hash: 5d46b81a25e4b72e929e93a0d5439083a4f04290

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: a72cf796e3450625ccfe47a7e22b34d32ac4586d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:57 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][ADLSADP][B1][B0][Fw_Sec_Client_bug] [ubuntu] " Failures observed after running all batch tests for FWTS "

Update PcdSmbiosVersion to 0x0304

Hsd-es-id: 16012988286
Original commit date: Mon Apr 26 14:29:23 2021 +0800
Change-Id: I3b58ca5f01d9329dc33ec4c32b4e100186f23d1d
Original commit hash: f7b7a1dbf8e12da609b98c2f80decec5ab92983e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgPcd.dsc

================================================================================ 
Commit: 49623595466574f6768e1f75eeddb1ed54514603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:55 2021 +0530 
-------------------------------------------------------------------------------- 
IFWI[ADL-P] [Q0]: CPU Stepping is showing as <null string> in BIOS page
 - Updated for ADL P Q0 and ADL C Step

Hsd-es-id: 16013243151
Original commit date: Wed May 5 10:22:39 2021 +0530
Change-Id: I4f557fcfd8aeeea73e67ab1bc2eda1140578ce36
Original commit hash: 33a920ac1e142d3c9c03ec3e4709a0e3e3b4d990

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 9c5b53260a44e9685a0759ff9cf21821e9ce220f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:53 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] ADL-P to support PCIe-Gen 4 and intel H20(Pyramid Glacier) with a single M.2 with x2 MUX via RVP-M

Added VMD RTD3 support for Hybrid drive connected to CPU single M.2 with x2 Mux

Hsd-es-id: 16013098654
Original commit date: Sun May 2 21:11:57 2021 -0700
Change-Id: I2a0058a910df95809ed00ecf89a3b4d05e8eb21b
Original commit hash: 6caf6b5dbdcf1859046c4ce5c30cd6f9733d4b08

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdHybridStorage.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 3461996e6453eb4fe688b7704c4e6543316128cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:49 2021 +0530 
-------------------------------------------------------------------------------- 
KW issue reported in VR IP Block.

Hsd-es-id: 16013280827
Original commit date: Thu May 6 18:55:34 2021 +0530
Change-Id: I5ba3c649e94acade7666362c774f40317540a8d8
Original commit hash: 1733c43c3f70acddc3262d093fd52b2517cda4a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: a8accb1479421ed48dc5b65f94e5a6a651c397ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2194_00

Hsd-es-id: N/A
Original commit date: Thu May 6 08:49:34 2021 -0700
Change-Id: I2f8113fe47f90d5ebaa838ec50c5f9b1713ef675
Original commit hash: bfb3c256f6e3c55607acf2c056f51a4ea2c68e6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b2f2ad593f435f4efbc320ed5a82a4d82ce0e4d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:45 2021 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Usb programming updates

Disabled isolation flow triggered for HCRST for xHCI controllers using
IP v19.0 and higher

Hsd-es-id: 18015675670
Original commit date: Thu Apr 22 13:37:15 2021 +0200
Change-Id: I3a529a36f340c65fda01f98c4cf3a9f535105ad0
Original commit hash: a01d22fe6c0afd7424a7ea378aa3f78b20de692a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: f0b6e53789ac9f99cf217cee0f844f15d2514491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:42 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu May 6 01:43:25 2021 -0700
Change-Id: I16247d1334e4d1e812a9c1e52267f04af56ae706
Original commit hash: 1f4457329c876610a7d1d0e614648b5c4edf7b38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7ffbf90529197f9efa329f055bcdd71dd8da2e6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Add support for CSE Lite SKU to set CSE SKU Type correctly in FSP Version Info (FVI) HOB

 Added SKU type (lite) to support chrome platforms

Hsd-es-id: 22012223054
Original commit date: Thu May 6 11:18:42 2021 +0530
Change-Id: I9023e1d59b48da2bda49aa3a48f35893e0a7f9b6
Original commit hash: 27c2961b41d209e033fcf572fb72c54b557904fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c

================================================================================ 
Commit: 994d6e02cc702f85b44a225b4e2405470395701e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:38 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-S RVP: Support S08 FAB1 DOE & S11 FAB2 RVPs

S08 FAB1 DOE: change BOM ID to 7, no change in the GPIO/HSIO mapping.
S12 FAB2: change FAB ID to 1, no change in the GPIO/HSIO mapping.

Hsd-es-id: 1509163805
Original commit date: Tue May 4 09:40:38 2021 +0800
Change-Id: I8bed374356ebdfb27a0750b038f46ce66cd4cc2a
Original commit hash: b3450413045c2d4bec524ecd81f232a3e87ba2be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 06ac0876c61f65a72ef4b3aa95627278d71b65f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Integrate GOP V1028

Hsd-es-id: 16013278242
Original commit date: Wed May 5 16:01:34 2021 +0530
Change-Id: I8d7fe0bbef7ad56d6a50bc325e6e042b78aa21aa
Original commit hash: e466f824211a0cd46813e695a344b15030217ee4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: e7e28ebbaec0417053e0a15e0bc7196276185f30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:33 2021 +0530 
-------------------------------------------------------------------------------- 
[SW CM] Fix Klocwork error

- Fix the uninitialized status return failure.

Hsd-es-id: 22013036576
Original commit date: Thu May 6 11:43:45 2021 +0800
Change-Id: Iafcdee2f732e8613e5b88c8da0d1cd1a0037d032
Original commit hash: abd164e1d5dbea83cf8d53ce2d35d5eab004b0c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.c

================================================================================ 
Commit: f641526e33247c16015cd62ea8286fe401d3ff93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:32 2021 +0530 
-------------------------------------------------------------------------------- 
Update WifiConnectionManager profile structure password size from 64 to 65.

  WifiConnectionManager max password size increase by 1 to support 32 bit passwords with null terminator.
  WifiProfileSync updated to use max size for buffer size check.
  WifiProfileSync code clean up unneccessary function defenitions.

Hsd-es-id: 22012512195
Original commit date: Mon Apr 26 15:05:08 2021 -0700
Change-Id: I7487bf5caa9d5790f660e0d8a901d13fb1dd3491
Original commit hash: c6bcbe1d1136b9bac234f2ddad109bf241aad610

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.h
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSyncUtils.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c

================================================================================ 
Commit: 0a7d23a3466ae5c899c4034d32791245da199cea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:30 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CrashLogDxe: BootErrorRegionSize is insufficient

There allocate the buffer with one of FIRMWARE_GENERIC_ERROR,
which result the buffer overflow if there are more than one records.
Calculate valid CrashLog records, and allocate buffer based on the count
Check the crashlog log, the BootErrorRegionSize == ErrorStatusBlock

Hsd-es-id: 1509076667
Original commit date: Mon Apr 19 16:49:57 2021 +0800
Change-Id: Iafaa5c19c26cf19a35373c3406f02013b2c45c63
Original commit hash: 5cb53346790e768a19c479d6a69854c544134986

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c

================================================================================ 
Commit: be7e8c8715fc67652da3c35909452db37459a8e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:29 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Enable IOTG embedded build

Modify necessary flash layout for embedded build that includes
TCC and TSN binaries. Also add necessary changes for FUSA and
policy code in order for embedded build to be successful.

Hsd-es-id: 1509151828
Original commit date: Tue Apr 27 16:37:24 2021 +0800
Change-Id: I244708cdb598c7c88b5bf79cf3e0805686553eca
Original commit hash: 73d9357b2a4bdde710bd6c9c292b4764f26d15de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
AlderLakeBoardPkg/Include/Fdf/TccCacheCfgInclude.fdf
AlderLakeBoardPkg/Include/Fdf/TccCrlBinaryInclude.fdf
AlderLakeBoardPkg/Include/Fdf/TccStreamCfgInclude.fdf
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetupTsnGbe.hfr
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/FusaRegs.h

================================================================================ 
Commit: cd4d7e10cb451728d56cbee28b0e397dcc9f88bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Update the microcode patch

  Update ADL_C0 patch to 0x00000003
  Update ADL_B1 patch to 0x0000001a

Hsd-es-id: N/A
Original commit date: Wed May 5 18:07:49 2021 +0800
Change-Id: I60daa36caa9db11c0a91877c8791cab8f4ad9367
Original commit hash: d2d47f3b0eceaf81015460cab83589eb5b756bf0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3bc924c0550ecfa146cbee175ea488bedd441c0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:25 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] Drive GPP_F7 to high

Set GPIO GPP_F7 as output with high level.

Hsd-es-id: 22013074417
Original commit date: Fri Apr 9 14:21:43 2021 +0800
Change-Id: I90d4a9f92cdc37a43d50b2192e03854b4e8f50f5
Original commit hash: b020175a754fe3aea1530bb30df954bdcf780a02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: baf52d0a758156b0db8dd4c366bea0f6fcb24146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:23 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PS Cutoff is programmed when it is set to 0.
 - When PS Cutoff is 0, BIOS should skip the mailbox update for PS Cutoff.
 - Added check for PS3 as well

Hsd-es-id: 16013264144
Original commit date: Wed May 5 12:44:35 2021 +0530
Change-Id: I639712b2c14b9175e893da663ada56158e73ed5f
Original commit hash: 308f012237a1031f17a873613356b1cdd160f673

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 520b86bb2823f8431bfda3058522653b7b2025c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2193_00

Hsd-es-id: N/A
Original commit date: Wed May 5 08:48:38 2021 -0700
Change-Id: Ibf75251ddf24f7f14bce24b20bb76634b598640a
Original commit hash: a58c41b4aa9c30910e83b9cb9ef5b89cacdc8847

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a8b4696efc7da5d789f93237fc9ade58e7c632d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:21 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Remove AON3 and AON6 PLL decoupling

Previous request to decouple AON3 and AON6 PLLs was retracted hence
removing the decuple mechanism.

Hsd-es-id: 18016054663
Original commit date: Wed Apr 21 13:11:40 2021 +0200
Change-Id: I3a27eb5577752cbc23f1151e6a15bdcfa544fe20
Original commit hash: 6ef9852452ec781115556bf5250bf247e497d870

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchClk.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/IncludePrivate/Register/PchRegsIcc.h

================================================================================ 
Commit: 8dac5668c0470cbabcbdd516ef29ff5ee1d201a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:19 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.2

(cherry picked from commit 076b79bf656cae07eaee43aa87a130c44ab148f6)

Wed May 5 09:56:00 2021 +0000
Original commit date: Wed May 5 09:56:00 2021 +0000
Original commit hash: 0d914ff0289d6155dbe3faa470039b91480e2caa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a68539157b0b4be1c5cd6110ec960dc53ad90bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] - BIOS change to prevent case where dGPU is present & iGfx is disabled by bios (DEVEN) BUT GT still wakes to RC0 and gets stuck there - blocking pkg C states.

Hsd-es-id: 16013023467
Original commit date: Thu Apr 29 00:13:16 2021 +0530
Change-Id: I9ed9ef053f734e3d6a0a6958585ee9bc31852db3
Original commit hash: 2df07432a67622adc1dc2453f70f6daa8e07c301

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: c7118ec9688aac4c199f01d692838310d9d85a92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:16 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] New ADL Platform VR POR file WW19_2021
 - Updated ICCMAX, iRMS IA TDC values for ADL S BGA
 - Updated iRMS and time window for ADL P and M

Hsd-es-id: 16013268592
Original commit date: Tue May 4 15:32:30 2021 +0530
Change-Id: If701485f7e48d739dab0b929481c4bccf814a6d4
Original commit hash: d913543ce96cfb4407f83466ebb750c7c61e6eff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: f2e1fb80f54e108dd3fa2cb58e2cdfe29eaaab42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed May 5 01:22:24 2021 -0700
Change-Id: Iaf1679cce41127b9f560d7c95c74b9050b27bc22
Original commit hash: c3b1d17a85819854e1d73c7f422b15ad19c92d32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7659982f971bd07481bbc130580d3bd6a1da079c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.1

(cherry picked from commit 461d0e0f9d3f445e6aca0cba6fb0475bd6289fbd)

Wed May 5 05:42:27 2021 +0000
Original commit date: Wed May 5 05:42:27 2021 +0000
Original commit hash: d609e049255422c1de6232e1c343a0f0e8abcbba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34006098a7f0f229c1169d4a5ef107c736bcac33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22013086646][ADL-S | DDR5][Enable static RxDfe for C0/K0]

Enable Static RxDfe at 3200 and above on C0/K0 and later steps.

Additional changes:
 - GetMinRequiredEyeWidth: set MinWidth = 1 at 4000 and above
 - DDR5 CATM coarse: reduce the sweep range, calculate start/end according to the CTL PI values.
 - DDR5 CATM coarse: reduce the sweep step: from 12 to 6 ticks up to 3600, and 2 ticks above 3600.

Hsd-es-id: 22013086646
Original commit date: Tue May 4 16:15:23 2021 +0300
Change-Id: Iad58f5fa97cdd50c8aa1ae91185b76482c93fed5
Original commit hash: 14aaf52d86dc66773d692174332d5c9167a86812

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c029c331ac520f2428cc7de65da8b8773224f829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:06 2021 +0530 
-------------------------------------------------------------------------------- 
[SW CM] Adjust USB4 Rx polling period to improve responsiveness.

- Change USB4 Rx polling period of control packet response from 2 ms to 50 us.
  This improves USB4 config space access time significantly.
- Change router notification timeout to 254 ms to avoid retransmit storm for hot plug event.
  This change doesn't improve responsiveness, but just aligns with FW CM.

Hsd-es-id: 1509107521
Original commit date: Tue May 4 18:23:00 2021 +0800
Change-Id: Id31bad552e5333b774759bc5f49d7ecfa236b116
Original commit hash: b3e05cb00d470baa19e919a45d1fd1f41c741e3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HiRing.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4RouterDefs.h

================================================================================ 
Commit: 2b7a40721eb1dc89b4a22f13f0baa516a9ab91cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:04 2021 +0530 
-------------------------------------------------------------------------------- 
Fix Klockwork errors in SW CM codes

- Uninitialized variable may be referenced
- Null pointer may be referenced in release build

Hsd-es-id: 22013036576
Original commit date: Mon May 3 15:42:56 2021 +0800
Change-Id: If188da55ccea53d23fe48fde99752b6f7ded7392
Original commit hash: 56a553e2c920a83705b5f3a99810155ba3906142

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCore.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c

================================================================================ 
Commit: 9fa1616d5fb36388de235f991c2b907cd5111348 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:04:02 2021 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD][Update MRC version to 0.0.2.0]

Update MRC version to 0.0.2.0

Hsd-es-id: N/A
Original commit date: Tue May 4 13:54:27 2021 -0700
Change-Id: I42c2b51303128a7af57b2e1a84754589db93c426
Original commit hash: 4352d9f7ab6e255bb325d5a0113048d458fd8e50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6ddbbd2f2d8a703303b913c5e59d5e3cd6d724f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.246

(cherry picked from commit 8ca9fe3302849cbb2f4d2072190168040b67daf1)

Tue May 4 20:36:06 2021 +0000
Original commit date: Tue May 4 20:36:06 2021 +0000
Original commit hash: 427fa461190fcd2e0bfd9f43b64e98b65adec29f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1c5bf58c1020056b22893202f85349a6e85a642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:57 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013261145][ADL] Read MPR:  "change to avoid bubbles during B2B reads at 6400" apply to frequency above 5200 G4.

- Read MPR: fix to avoid bubbles during B2B reads at higher freq
 - Reduce LC from 10 to 4
 - Reduce NumCL from 32 to 9

Hsd-es-id: 16013261145
Original commit date: Mon May 3 23:07:32 2021 +0530
Change-Id: Id38f2d3e534d6066e7d1eb98a5d50d27b9ee9060
Original commit hash: 5fd54a3ae7e21d34d52fed46e7ec7a1d465161f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7bc63d2a567281edeb0867c028a7993656bc06b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.245

(cherry picked from commit e809fb4a33af9f632173a575bc00d448bdcdec89)

Tue May 4 19:58:44 2021 +0000
Original commit date: Tue May 4 19:58:44 2021 +0000
Original commit hash: d5b6cbce41b49d2cddbab548d2b648366a16637a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b66b48288a998a8142e8875ce6d1d132a756ac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:52 2021 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD][Revert dis_opp_ref change from MRC 0.0.1.244]

Revert dis_opp_ref change from MRC 0.0.1.244

Hsd-es-id: N/A
Original commit date: Tue May 4 12:34:13 2021 -0700
Change-Id: I95aaf35a6cc8186433fad64e416b9d803446fe9c
Original commit hash: c042ae47bea5cf0da5247c4909b47f53d8e207c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 508f37c1120b39fa9615c0aa1cadfbbbb57a8ab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:48 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2192_00

Hsd-es-id: N/A
Original commit date: Tue May 4 08:49:13 2021 -0700
Change-Id: I1a196ec05d184449de343e3a2c4b288c93fb4563
Original commit hash: 04f09ecaf9fab06b518ef328c8542c4c380ecd81

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 48f3c5f102c938c38001fa08b46dedf50163be03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:47 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[NO_HSD][Revert dis_opp_ref change from MRC 0.0.1.244]"

This reverts commit 88cb98e3cb163f42bdef020f603cec9c86b91efb.

Mon May 10 16:58:29 2021 +0530
Original commit date: Mon May 10 16:58:29 2021 +0530
Original commit hash: f3458c24f9ee10d2f4b2c740d1db82514ca2f17e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: b83acff74489bb2158fa515d85e27a1312a34dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:45 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[bug][16012944466][ADL-P/M][LPDDR]LowFreq switch enabling""

This reverts commit 713a264b7026705619cecfc51b29f7ad2f970f23.

Mon May 10 16:58:22 2021 +0530
Original commit date: Mon May 10 16:58:22 2021 +0530
Original commit hash: 152361fe32b60c40b623054d6d2be6eb7985e8aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 40aca4dd7cdf2c6ef9e8aa3537f6cb6d5813904c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:42 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[bug][16012944466][ADL-P/M][LPDDR]LowFreq switch enabling"

This reverts commit 756376f813e5990ded2b08564873ab21feec1354.

Hsd-es-id: 16012944466
Original commit date: Wed May 5 15:37:35 2021 +0530
Original commit hash: 713a264b7026705619cecfc51b29f7ad2f970f23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 095bb0bd642f05a9aeb7baa316a9b0225b439098 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:38 2021 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD][Revert dis_opp_ref change from MRC 0.0.1.244]

Revert dis_opp_ref change from MRC 0.0.1.244

Hsd-es-id: N/A
Original commit date: Tue May 4 12:34:13 2021 -0700
Change-Id: I95aaf35a6cc8186433fad64e416b9d803446fe9c
Original commit hash: 88cb98e3cb163f42bdef020f603cec9c86b91efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 5f886a1c24620c9849537431583b3252ec1f6508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] USB4 BIOS SW CM support - Dynamic PCD switch

Add new condition to avoid BSOD.

Hsd-es-id: 1509006431
Original commit date: Mon May 3 19:59:40 2021 +0800
Change-Id: Ieee84cf5cc64bfd96d55dc5fc832d577f6b39d78
Original commit hash: 71a6f139a80a0cb9199dd92d0683c87e07fc0774

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: fdb886117414abdf9d549276b27ae906f1173a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:34 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.244

(cherry picked from commit d41e77a157f1e1d032069ba047ea3c33f9f00cca)

Tue May 4 10:23:58 2021 +0000
Original commit date: Tue May 4 10:23:58 2021 +0000
Original commit hash: b18d83d941058d989fa0b6b8b3ca68b2464b11cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 771196c209c9b06f9b12f61c75200de40787ce5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013265577][ADL-P | DDR5] Disable Write DQ DQS Retraining on J0 and Q0
  - Disable Write DQ DQS Retraining on J0 and Q0 for DDR5
  Other Change:
  - Disable opportunistic refreshes on J0 and Q0 for DDR5

Hsd-es-id: 16013265577
Original commit date: Tue May 4 13:43:14 2021 +0530
Change-Id: Iea5e3bb4f5976825a0f80cb5bb068ffec7f01fc5
Original commit hash: a3aa4862203d83de893c6ba6b3875711b16e2bd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 17f96c3f6c25a3f74f040d455f40835b0ba86260 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1][LP5][Regression] Failed to connected SUT via CCA-Debugger cable

Enable Modphy override when PDC = high power or DCI OOB is connected (apply to ADPP only)

Hsd-es-id: 1509108803
Original commit date: Wed Apr 28 19:54:47 2021 +0800
Change-Id: I8f1572b814e31920aab37fccaf0a778029d615c5
Original commit hash: 1909dad16b12deec8456b8d1e1a3e23f4cc98883

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.c
ClientOneSiliconPkg/IncludePrivate/Library/PeiDciSocLib.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c

================================================================================ 
Commit: d64de9090e56f77db5432fed4a706ce735647388 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:27 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] New ADL Platform VR POR file WW16_2021
 - Updated TDC values for ADL desktop segments.
 - Updated VCCIN AUX ICCMAX for ADL desktop seggments

Hsd-es-id: 16013247959
Original commit date: Thu Apr 29 14:56:28 2021 +0530
Change-Id: I8ae5f9a77d03e08dd5b48500b7f0f9498522d822
Original commit hash: 81debb6887cceb09cff4a53f070b99b3643a68fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 76b23a97f541c9164e225e3aa5d1019b7b05f353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue May 4 01:24:04 2021 -0700
Change-Id: Icd5efab62a5c3b5c5ccd33b5ab5a53ccbf4de57c
Original commit hash: 46e01f0450df03d5a367c15e7c80a1330631fea3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d50be11900591d0662f66eb4d6db368b35c0136a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:22 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PS Cutoff is programmed when it is set to 0
 - When PS Cutoff is 0, BIOS should skip the mailbox update for PS Cutoff.

Hsd-es-id: 16013264144
Original commit date: Mon May 3 12:08:12 2021 +0530
Change-Id: I3710bd03d3981ade86e5f02fa708b48e75b8930f
Original commit hash: 4d90d205e1763e5c44042a96e68e4cbae7817f8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 2bc1b16624c0ee0af6194ca9482a75e6066fba25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:20 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.243

(cherry picked from commit 763c3662a47e1d7e04fd0da56a9bfab7607aef93)

Tue May 4 05:43:20 2021 +0000
Original commit date: Tue May 4 05:43:20 2021 +0000
Original commit hash: 5fe0ac5afcd651a7509f3f2c2b50f22685ba1368

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3aff901a43e91a86c7d388b6a3b62a9d46520175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:18 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Use GetDebugInterface to control Legacy UART by setup

If Debug hob don't exist, use PcdStatusCodeFlags as default value

Hsd-es-id: 16013254016
Original commit date: Mon May 3 22:38:25 2021 +0800
Change-Id: I6ae3d1395bdee8ecaefd33a05681e6bd5c5ebf68
Original commit hash: 9054fee882686ac93b6c50746c2fb28b3c33f9f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.c
AlderLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.inf

================================================================================ 
Commit: 182b4b6d212eaf49d60bf1019dbab62b95f575a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:16 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Adding ADL-P MM AEP RTD3 support.

Hsd-es-id: 16013206640
Original commit date: Mon May 3 20:09:30 2021 +0530
Change-Id: I28649dbe9b63eb8eb6d0ba7efc2bf27c8c56e315
Original commit hash: 2050bf43ce4a01bb147ead8d8c5336b635919c51

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 22c878d34977536757f1002eb7c4b9745a65e1c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:14 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16012944466][ADL-P/M][LPDDR]LowFreq switch enabling

[Issue/Feature Description]
  With LpFreqSwitch enabled, LowFreq (1067G1 for Lp4, 2200G2 for Lp5)
  is being used during Jedec reset and ECT. But the MC calibration status
  is still being kept as HighFreq. Save/Restore for BwSel/Cben calibration
  results during frequency switching is not enough on all switching case,
  especially for switching between G4 and G1.

[Resolution]
  1) Trigger MrcPhyInitSeq1, which includes most of calibration steps based
     on LowFreq, before normal calibration flow for HighFreq.
  2) Save calibration values in MrcSaveData, both for LowFreq and HighFreq.
     And restore those values back during frequency switching followed.
  3) During restoring stage, program freq/gear related registers first, then
     register values restoring followed.
  4) Change lp4 safe ccc pi from 32 to 0, being used in LowFreq.

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16012944466
Original commit date: Mon Mar 22 13:55:50 2021 +0800
Change-Id: I50167e0944e1ed0d25e0052e6db1953f6e9463c1
Original commit hash: 756376f813e5990ded2b08564873ab21feec1354

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 34d9f4443e4fe0e6ea125fbcad594ba3df0a6e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:10 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.242

(cherry picked from commit a5e71aa330364b4ed5655e57ba915ef383f0ccd6)

Tue May 4 01:08:48 2021 +0000
Original commit date: Tue May 4 01:08:48 2021 +0000
Original commit hash: 6ae1f36f2cf495505d9e886903098f2f9285b191

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a547cd4c34e8f04e8174e0bad919108012f7974b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509144743][ADL]Differential DQS Alignment update for Q0 and G0

Update stepping checks in Differential DCC routine:
 - RunDiffClkDcc: TcoInitValue should be 0xF for A0/B0/J0 only, and should be 0x1F for other steppings.
 - SetDiffDccDqsCodes: dqstx_cmn_txdqsprnfdelay / dqstx_cmn_txdqspfnrdelay should only be used on A0/B0/J0.
 - AdjustTcoCodesForAlign: use max code of 0x1F for Q0/G0
 - RunAllDiffDcc: re-enable DQS step for C0, remove G0 3200 check.

Hsd-es-id: 1509144743
Original commit date: Wed Apr 28 22:35:39 2021 -0700
Change-Id: Id840d531c349736fa3a59f57dd9edb8a3d1b9575
Original commit hash: 61ecd2bd02f10ba400a368085ddde54b4ccf886a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 35f68ef990b35848b5fd6dc9728bfa3251b58b0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:05 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.241

(cherry picked from commit c2dbe678b129a877728633dece98c7db1d143a39)

Tue May 4 00:22:11 2021 +0000
Original commit date: Tue May 4 00:22:11 2021 +0000
Original commit hash: 61a47eb1fc4a3823f1f386e7e7f4d4d2f3ee80e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 729d092bd987a0b74a587c9c6551c976633d2d1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:03 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][22013034502][ADL MRC][DDR4 DDR5][RMT Per-Bit overrides PDA WrV results]

Issue:
  After MrcRankMarginToolBit is executed, WrV values on all bytes become the same, clobbering previous WrV PDA centering results.

Root Cause:
  MrcGetMarginBit uses ChangeMargin to restore original WrV, and it uses broadcast instead of PDA

Solution:
  Use ChangeMargin with PDA at the end of MrcGetMarginBit, to restore WrV per-device properly.
  This is applicable to DDR4 and DDR5.

Hsd-es-id: 22013034502
Original commit date: Thu Apr 29 17:03:40 2021 -0700
Change-Id: I91f5f46ba63601b558eb02b7213b949b5ba910c6
Original commit hash: ce14e95e9f5543a4ca22c6d4e0564d9f04c6fdf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a8daec86044000f9cfddfe5f18b1afef7211cddb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:03:00 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.240

(cherry picked from commit 49ee759ed3dba6413524151e5f15601c9bd563f5)

Mon May 3 23:58:18 2021 +0000
Original commit date: Mon May 3 23:58:18 2021 +0000
Original commit hash: 0ac838bc828fa2fef22db0000081004b768cf3d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b36ed30a0b52997c5349b8af43accc10e0c4d8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22010445468][ADL-S | DDR5] Dimm DFE Training

Implement DIMM DFE Training per rank, using Taps 1..4
- MrcGenMrsFsmConfig: Optimize MRS FSM storage by using the same Data value for multiple MR's
- MrcSetDfe_DDR5: program DFE values for a given Tap, using MRS FSM - 16 MR's, same value on all DQ's.
- Removed mrMR0a/b/c/d - not used
- DFE training is enabled at 3200 and above

Hsd-es-id: 22010445468
Original commit date: Mon Jan 25 21:15:26 2021 +0800
Change-Id: I1e344534ad8c727ded679bbf67094d0ccab4d448
Original commit hash: 92f198ca713e816854dfdcd0e80ddbec728358a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 263b2911ff68b628194ef419ff5f7303b3a6656e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:52 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.239

(cherry picked from commit b3c5df7d8a41e6fcc46bd7a6d16a8cc59a8213ed)

Mon May 3 21:59:45 2021 +0000
Original commit date: Mon May 3 21:59:45 2021 +0000
Original commit hash: d1916c5860d343f6fd2ead58d84c4db7d4d30e3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e47d7be3649eb71132284f624eed7a1ab1be39c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:49 2021 +0530 
-------------------------------------------------------------------------------- 
[1308417599][ADL][DDR5/LP5] Write0 should be disabled when TME enabled

Issue:
 Write0 feature stays enabled when user enables TME in BIOS setup.
 Write0 is supposed to be disabled in this case.

Root cause:
 TmeEnable knob is in CPU_CONFIGURATION and not MEMORY_CONFIGURATION.
 Hence changing this knob does not have influence on CRC that is calculated by MRC to identify that Cold Boot required.
 Since Write0 training is running only on Cold boot it cause that even if user Enable the TME the write0 feature is not affected

Solution:
 Move TmeEnable variable to MrcSaveData and force cold boot if it changed from previous boot.

Hsd-es-id: 1308417599
Original commit date: Thu Feb 25 15:11:21 2021 +0200
Change-Id: I741fe511518dac623b5bd7f1dcb87065a6a514c9
Original commit hash: 0c2976472c93451095c25a8d6761193b9058df64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: eeebd423b2841b7bc8b221dd43ebb7b21f11157a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:45 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] DMI ASPM should be enabled in Link Control at end of DMI programming flow (definitely after reaching max Target Link Speed)
-- Link Retrain in gen1 for CPU DMI to support NFTS Programming.
-- Enabling DMI ASPM after link train to Gen3

Hsd-es-id: 16013204831
Original commit date: Wed Apr 28 17:03:47 2021 +0530
Change-Id: I67b509b62f911cc9be17ce83859cd37cf26c68f2
Original commit hash: e1c7ef3e0e8059159d49d3cb6109669fc2a3c5f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c

================================================================================ 
Commit: 69cad7498779d7518f676438353408a0bbf8b0cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2191_00

Hsd-es-id: N/A
Original commit date: Mon May 3 08:48:52 2021 -0700
Change-Id: I396ce12dbb4db66823f8f8764ea563fc7a1e814b
Original commit hash: 4802dc8a2fc84fea343c9169b5ee9102e9c6ff99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 45d092bcca6c72f5af10cd87f43a38b0ec7006cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: BIOS to remove ability to enable AVX512 since it is not supported in ADL family

Part II: Remove AVX512 in OC setup menu

Hsd-es-id: 16013172131
Original commit date: Fri Apr 30 18:02:36 2021 +0800
Change-Id: Icd63e51e8d1b8a420f27dc9405d6ce295ad4e751
Original commit hash: 2e695c8e9d81e9e7f9d4b0c7cd3541e34baaa43a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 865ae80aed60a326442bda2c96047d98bca65cdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:36 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] SUT not booting and hanged at PC 1095 after enabled UART2 controller with Debug BIOS.

Changes : Setup Option change
          Release BIOS - Disable/Enable/Communication port (COM)
          Debug BIOS   - for Debug only/Communication port (COM)

Hsd-es-id: 16013117002
Original commit date: Mon May 3 12:37:24 2021 +0530
Change-Id: I809a78e24acdc50311db9d0d0ca584f86fe428a0
Original commit hash: 0df05fb542cb032e73e74918a1cf09c990df89ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 49fe250a7a5d0c47e9082d68fdc71913fa9171b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:33 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon May 3 01:23:36 2021 -0700
Change-Id: I2f7697aac3cbc8548de32f026e12c9be24d0ed15
Original commit hash: bfc75484aa16bdae6579bd3ca708948263ae13f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a351143828223ae46ab310b25e04cf5f4a31c7c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M]: EC falling back to POE after G3 exit with setting as Legacy PECI.

Send EC command to set PECI mode at PEI phase to avoid EC falling back to POE.

Hsd-es-id: 16013230466
Original commit date: Wed Apr 28 16:51:48 2021 +0800
Change-Id: If388c33eb249adba924f922cc726f156e0b09647
Original commit hash: b9b6784edea4232d43c522778486e7327f80b630

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/EcSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: f592702654e77857513ffdd28d6ab5be57987dff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:28 2021 +0530 
-------------------------------------------------------------------------------- 
[OEMx][BIOS RCR][ADL-P] SSD Gen 4 performance is lower than Gen 3 on PEG62

Hsd-es-id: 16013244483
Original commit date: Wed Apr 21 15:00:34 2021 +0530
Change-Id: Ia8d36b07205de7c7f2c94b8b6a7b1864101e1f56
Original commit hash: 9ba5690b7a614099cb9dad0b45a6d91ef1ba1fcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c

================================================================================ 
Commit: cf2a5f988e719ca3932cfb6e000bfe21aa9284b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2187_00

Hsd-es-id: N/A
Original commit date: Sun May 2 08:49:29 2021 -0700
Change-Id: Ib4c8375602d08cd8fdfc28dca0d8a10b0b99ef71
Original commit hash: 4d642e31f1652a9d0eb23f44cc7f9dad536718e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f48e9a35e631a6a1fe8990f299e3dec62fffb73f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun May 2 01:23:40 2021 -0700
Change-Id: Iaa46ba8a9da8ee577a7e4646d4f91f3445613d44
Original commit hash: 1dc4e38e2c643f3c97522c479aa39198ebc033b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e292668b398430a82e96fd569746e559de386354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2186_00

Hsd-es-id: N/A
Original commit date: Sat May 1 08:49:17 2021 -0700
Change-Id: I8cc59372002e7ef7069798e790e2f6d3b8fe866d
Original commit hash: cfefbad31b6e83038b5c124fe4a7c2051d033699

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b2d59b465638bbe88ff9c20f6bf3ca4536c3057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat May 1 01:23:46 2021 -0700
Change-Id: Ifec51bf4e81507cd62ca0de6587dd01ef0e69e57
Original commit hash: 32404e0bfa37bfb00ffe9c5c9e9563b22ad42252

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1300323b7648ea30c4c09f5619ab49b0847663f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:15 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2185_00

Hsd-es-id: N/A
Original commit date: Fri Apr 30 08:50:51 2021 -0700
Change-Id: I3166d7937b954e0eea25a1d4bcd2780318446ee7
Original commit hash: 8419bbc874ee22ed1c1b60f4e0c71575167586cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3ef5c77d772a0b3c674192dbf1ce5329004caaab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: BIOS to remove ability to enable AVX512 since it is not supported in ADL family

Part I: Remove AVX512 in CPU setup menu

Hsd-es-id: 16013172131
Original commit date: Thu Apr 29 17:08:12 2021 +0800
Change-Id: I4ccfe839158709abc6c6f30aefd506eb13f75e53
Original commit hash: 6211c30f0afb9e6d64bd7bbc06bcd0aee54ba4e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: ae23654ebb0d9c13c98f3621cbd950dd8c71af28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:10 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][DMI] Thermal Throttling setting change to avoid transmitting corrupted TLP due to collision.

Hsd-es-id: 18016071891
Original commit date: Wed Apr 28 10:57:48 2021 +0200
Change-Id: I45208b53b357779e48bc863794515ec8530e788e
Original commit hash: 5a43c944c79341afbf8bb9cfd85ee520b7d7f511

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c

================================================================================ 
Commit: df789ba3d9572d0e7f7eb72d54961977b36c2770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:08 2021 +0530 
-------------------------------------------------------------------------------- 
[Security] Storage Redirection and KVM Feature Selection BIOS knob is not getting disabled

Issue: 1. If user keeps booting to setup, ReadyToBoot event is not signaled, the "MebxData" variable is not created.
       2. If user types defaul MEBx password then leaves MEBx, user can enter MEBx without any password.
Solution: 1. Create "MebxData" variable once redirection setting is changed.
          2. Add a new condition to check HeciIsMebxPasswordModified to decide whether to show everything or login page.

Original commit date: Fri Apr 30 13:09:53 2021 +0800
Change-Id: I07f6b4b74e5e6f4c7e0643cb175b088fbf2407b9
Original commit hash: 0bbf72c0a0c5c65ebe1ab31b37cc6992afffcbb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c

================================================================================ 
Commit: e2e09db7f956b8d1aea20e35cd071c3165c8ba9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Apr 30 01:38:05 2021 -0700
Change-Id: Id091fc4fdabb9342e9f86db9911488b6ee7bc575
Original commit hash: f714c6a62a6cb4ae02d5b9670a1cbe3030f61a89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe913ca9fb4e05248f8a10c2579cd2483d96f731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:01 2021 +0530 
-------------------------------------------------------------------------------- 
[VPRO] SSD does not get erased after running RSE Secure Erase all SSD's from Mesh Commander

Issue: 1. If the storage is M.2 SSD but using AHCI mode, the storage is not connected before RPE/RSE performs due to Connect Trusted Storage policy.
       2. If the storage is not Cryptographic Erase supported, it can't perform secure erase.
Solution: 1. Because RPE/RSE feature is to erase all storages, all the ATA and NVMe devices should be connected prior to be erased.
          2. According to NVMe 1.4 spec, Format NVM comment supports two kinds of secure erase: User Data Erase and Cryptographic Erase.
             The User Data Erase erases all user content present in the NVM subsystem.
             The Cryptographic Erase erases all user content present in the NVM subsystem by deleting the encryption key with which the user data was previously encrypted.
             So, if NVMe device doesn't support Cryptographic Erase, it doesn't mean the device can't perform secure erase, the user data can still be securely erased.

Original commit date: Mon Apr 26 22:03:16 2021 +0800
Change-Id: I07c7f1b74702cd70f2e07e91d6486e8865764782
Original commit hash: 85811d071c9d1e305b40ada0d3278e41493c2b89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c

================================================================================ 
Commit: 1bdd694dcb0494c11b04111654430a3679bdc048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:02:00 2021 +0530 
-------------------------------------------------------------------------------- 
Critical Trip point Option is not available in BIOS page

Hsd-es-id: 16013238717
Original commit date: Thu Apr 29 17:52:29 2021 +0530
Change-Id: I98e1e2e2ef50ab16b79761322cef76f8802022da
Original commit hash: 2934a9d76ddfa15ec0759d81fec3fcf5343f91b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 1f5120c037204da417a06a9f2a5b5731277bb707 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:58 2021 +0530 
-------------------------------------------------------------------------------- 
Fix Klocwork errors

- Uninitialized variable may be referenced.
- Adapter array index may exceed array size.

Hsd-es-id: 22013036576
Original commit date: Thu Apr 29 14:31:48 2021 +0800
Change-Id: I2dad5ebedfa4118d7fb96a6288f40bf3e7d62875
Original commit hash: 0ac982a834b9dae1a8c9792afc8f56cbf247e1c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtHotPlug.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4CtrlPkt.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCore.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/PcieTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb3Tunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4Protocols.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c

================================================================================ 
Commit: 56aa95948fd4c27c8c69f7d6342f257fd538d51b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:56 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.238

(cherry picked from commit 42abe58571320bf4cbe0911f3a0971c7da19c29a)

Fri Apr 30 04:54:22 2021 +0000
Original commit date: Fri Apr 30 04:54:22 2021 +0000
Original commit hash: 6ffbeb9aa252a085e1fe1fee43fa65bc3f0b0c7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea3bce51782886864bff64c2e201cb90637a9734 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Setting default frequencies for Q0/K0 and J0

- Enable SAGV for Q0
- Set the below frequencies as default for Q0/K0 LP5 and J0 LP5.
  Q0/K0: 4400
  J0: 5200
- Make the remaining K0/Q0 frequencies same as J0.

Hsd-es-id: 16013234830
Original commit date: Mon Apr 26 17:56:34 2021 +0530
Change-Id: I8a1e2dd187da2d1761528a6cb4c0bafa6304ebfd
Original commit hash: 48c0ea56be9dff7d0dc7142175213e77ef9ca662

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 68cff568a04758bb2aa0b93ae25a28bf839f3da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:52 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Low priority tool chain default build for CLANGPDB

Lower priority CLANGPDB for Silicon build to unlock policy check failure

Hsd-es-id: N/A
Original commit date: Fri Apr 30 09:31:24 2021 +0800
Change-Id: If897f31096d079ddc1054b064f29025dc83ac12b
Original commit hash: 5beabf482236611f7af54f740efece997ee1a82b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: 2433deabe57b5a6d8568d00d2f94e45346cb8181 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:50 2021 +0530 
-------------------------------------------------------------------------------- 
ProfileSync driver enabling. On a One Click Recovery triggered flow this
driver will support the WiFi access by using HECI1 to get the WiFi
profile from CSME then pass the profile to the WiFiConnectionManager to
use to connect to the internet to get a recovery image.

Original commit date: Mon Feb 8 21:27:28 2021 -0800
Change-Id: I2da8db2a4bfe12ab3a2cbbdd769d67e50f47b7c0
Original commit hash: d499323c63d37f2e8e990c28c2dc80327f63738b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/WifiProfileSyncProtocol.h
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.h
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.inf
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSyncUtils.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSyncUtils.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/Include/WifiProfileSyncAsfMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: dd6837e19df025ffde97f8402ff862c52c077f9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:48 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2184_00

Hsd-es-id: N/A
Original commit date: Thu Apr 29 08:47:08 2021 -0700
Change-Id: I580e9bee55e200ccb77c89c84f1381d9be9f2784
Original commit hash: b998af988506caddd71bf3aa8284b9ad6e302619

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 082f39ab2c3dbe69064016ad760819c00e279c31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][SW CM] USB4 CM mode value in CMOS is set to initial value whenever any BIOS setting changes are applied

  Initialize USB4 CM mode value in CMOS only when USB4 CM option is changed to 'OS Dependent'

  Add global variable to indicate USB4 CM mode option change. Write initial USB4 CM mode value to CMOS in submitted action only if USB4 CM mode option is changed to 'OS Dependent'.

Hsd-es-id: 1509141752
Original commit date: Thu Apr 29 15:29:40 2021 +0800
Change-Id: Ia70c10f37803d678119c69a834aa05bc04d6adc4
Original commit hash: 4eab10771e74f63d13d4b0068e9ce9023df0e93f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 563d4362617a99d500a47ac55fdc7320b82fcfc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:45 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] WdtAllowExpectedReset is now stored in OC_WDT_SCRATCH.

Since static variables should not be accesses in pre-memory phase
mAllowExpectedReset usage has been replaced with
21 bit of OC_WDT_CTL (OC_WDT_SCRATCH field).

Hsd-es-id: 18015049703
Original commit date: Mon Feb 15 13:31:10 2021 +0100
Change-Id: I2bf450f6f00f03ee8a259500a267ac2da768dd2c
Original commit hash: d464ba4e021241603e54bf7c8c0e356919f9f608

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Wdt/IncludePrivate/Library/WdtCommonLib.h
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/WdtCommon.c

================================================================================ 
Commit: bd52cd523ecab11fe03ee27ea817a3bdb56ff17f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:44 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Apr 29 01:31:34 2021 -0700
Change-Id: I4b68eb3119ba939ba06f2e5111afba3754e65068
Original commit hash: a5ba19f6e161de49ba59d7735a052d179ef8c748

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 53d3790ac099d15a1ab6a0019c07f8a67dcc7949 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]Remove programming fc_cp_fcm for all ports/controller in BIOS

Removed programming of fc_cp_fcm for all root ports.

Hsd-es-id: 16013204947
Original commit date: Mon Apr 26 15:34:41 2021 -0700
Change-Id: I0f28ce0ff38eb8feef153ddf9902d39907d7ddb9
Original commit hash: e0a25fc7ca09e67a9f21d97f26e4c1e2828d843b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 2be7b40c4d8d2d9c893e488e21f246b14eb50cda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2183_00

Hsd-es-id: N/A
Original commit date: Wed Apr 28 08:50:26 2021 -0700
Change-Id: I735f4d4492396b8a8b7c77b8c6bc9334aa648fc8
Original commit hash: 3e54ace396648a27becfd300de0bae4a7ac34ca9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 37001161acaaf713436e219f13277d75080f20cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:36 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PMC: Program the lt_g2_sel to 0.

To enable DMI to enter lower power state

Hsd-es-id: 22013007663
Original commit date: Wed Apr 28 14:47:03 2021 +0530
Change-Id: Iea7abde2c600907606f2777654b3675025aae505
Original commit hash: 70d920e16524f3bd6c9ce3843d40c4821eb97a27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 8cc59bfc599a7627f6504d41766795c6c5a8ac88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:34 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix build failure

Hsd-es-id: N/A
Original commit date: Wed Apr 28 19:56:04 2021 +0800
Change-Id: I33cf3320dc246ba711b00c897b8c8f0097067d58
Original commit hash: 8a3792cfa357bf4417d04af46031c41e187806c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: cce3032de23c80dbb6fa2d7b4706aad584fb700c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:32 2021 +0530 
-------------------------------------------------------------------------------- 
Add new MBP item to support PHY HSIO OEM Tuneability

Add new OEM PHY DATA MBP item.

Original commit date: Wed Apr 28 11:35:21 2021 +0800
Change-Id: I349481b93aa8fbdc4339c60c34bcd5c3290c5f6b
Original commit hash: ea76972e8c2fe63b2a8fdaa0b0891b586ffa630b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: c32bb90316800b0e27f93e368eea422e8c8480ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:30 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Removing the GPIO programming of CLK OEB

Hsd-es-id: 16013233348
Original commit date: Tue Apr 27 16:42:26 2021 +0530
Change-Id: I03dc1c3711037cff776cf09ddda5ee9b4ac84540
Original commit hash: d10bc8423b334ba19e601bc6dbd274ed1933a59c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: cf8ae7d8db64eeea4d8f411b58cd7c029c17da1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Apr 28 01:49:49 2021 -0700
Change-Id: Ie1c5122cb01962837d76031ffb8c2dccf7d784da
Original commit hash: 6404fa00e5d1f64bb74f6999e5e9fb0e375b2bb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8f2fcaa7bb70065e9ee24fbff57db76e6a76b02b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:25 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.237

(cherry picked from commit a0755346c6a608a48329bbcff75ca11dc7eae82d)

Wed Apr 28 07:21:54 2021 +0000
Original commit date: Wed Apr 28 07:21:54 2021 +0000
Original commit hash: fad4d69ec77b46d04235a2e63eba04c5c1d6249e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d676e871bad2409dc8b8a45bd96dbe9c4dd36663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012132368][ADL] Update LockUi algorithm for Unmatched Rx

Update LockUi algorithm for Unmatched Rx
MrcUpdateLockUi:      added CompOffset argument; program Dqsnoffsetnui / Dqspoffsetnui
MrcSetCompLockUI:     added RxPiOffset argument
MrcLockUiCalibration: use DriftLimitGlobal / PiCodeMin to select CompOffset of 1 or 0.
  Update ReadDqsOffsetDdr5 formula to account for CompOffset.

Additional changes:
 - LP5 MrcJedecWCKTraining: reduce WckStop value from 1023 to (WckStart + 384)
 - DDR5 OC: align tCL to even numbers in CUSTOM profile
 - GetMinRequiredEyeWidth: MinWidth = 1 for either non-STANDARD profiles (Custom / XMP) or EarlyCentering

Hsd-es-id: 22012132368
Original commit date: Thu Feb 4 16:29:04 2021 +0530
Change-Id: I558263888971d4c4a97527da98f9a26d0dd66f64
Original commit hash: 47726a0b0c9bc7546cb2fe6d72ca6d8887084802

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: ba35105b6a0d291b12d8ea93648f24d06071237a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:19 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix WOL issue

Move on-board I225 RTD3 code from common RVP ACPI config to SODIMM RVPs dedicated.
Correct GPIO setting of wake pad - GPD_2.
Fix issue of ACPI _PRW() on RP07.

Hsd-es-id: N/A
Original commit date: Mon Apr 12 16:36:52 2021 +0800
Change-Id: If8a5968909b01711b6122df881aa5a611bf17670
Original commit hash: 16fac906e52291424dc7bc849943199993b74ae7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 81a5fd53aefa537aeb3727cec67880a23ca28126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2182_00

Hsd-es-id: N/A
Original commit date: Tue Apr 27 20:57:38 2021 -0700
Change-Id: Ic1e4fd5e751eb5fee17f4a625ce505b5b3200446
Original commit hash: fb8dc428126d5db1a47ad347d5260faa89fd0866

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05ef1839c8954459630611bf3f131c66ed3d4bd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:12 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update DSDT for \_SB.PC00.SAT0

1) Add SATA _DSM for PCH SATA controller to support individual port
level D3Cold with OEMx AHCI driver (StorAHCI.sys)
2) Add SataPuis support on PRT6 and PRT7

Hsd-es-id: 22013007916
Original commit date: Sun Apr 18 14:00:31 2021 +0800
Change-Id: I82d326badcee8ff7336dbeabc946a2cca674c19b
Original commit hash: c669b42ae21a0e47249c7582885ee7607d7456f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: a1c129bdf88334b640731359abc91d48e5ab370c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S881]ACPI BIOS Error (bug): Could not resolve symbol [\_SB._OSC.PCON], AE_NOT_FOUND (20210331/psargs-330)

To correct declare external objects form "PCON" to "\_SB.PC00.PEG1.PCON".

Hsd-es-id: 1509117184
Original commit date: Tue Apr 27 17:28:23 2021 +0800
Change-Id: I9d5d5d159bde8f88a46901176d6b66bfb7a8f3c9
Original commit hash: e0b9d5c2b0c57946b597fea59684ae281f9b68ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 9ed51d6e6bac5ada678ef62e9fd81e999dcb772d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: BIOS update the PROCHOT values by default

Cherry-pick from MTL Change-Id: I57b3d0e34e7f73e22db30c1fd9f71338d2d10a88

ROCHOT control has 4 bits exposed in POWER_CTL MSR. These are already exposed in BIOS menu to the OEM.
To change the default values in BIOS to the following:
PROCHOT_RESPONSE = 1 // PROCHOT triggers transition to min frequency
PROCHOT_LOCK = 1     // prevent future writes to these 3 bits.

Hsd-es-id: 16013204849
Original commit date: Tue Apr 27 09:50:43 2021 +0800
Change-Id: Ia056f4665be299c42c688f90406bb693a2ba61dd
Original commit hash: 459434f617ef933c26fdcdab843853e0aa895ac6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 3cde1cd376ce7cbbef22d05acb470292813f7ea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:01:01 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.236

(cherry picked from commit 2ce3abeb623e516fa169aacf867fc2cd5a225189)

Tue Apr 27 21:49:32 2021 +0000
Original commit date: Tue Apr 27 21:49:32 2021 +0000
Original commit hash: 6528702cb426272c5ced888bd62ba4e9898ef525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07f5f92d835190a6de8f72f2da503086c3e4331f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16012923089][ADL-P | LP5][SAGV points update for ADL-P]

  - Update SAGV  4th operating points to 4400 from 4000

Hsd-es-id: 16012923089
Original commit date: Thu Apr 15 10:54:56 2021 +0530
Change-Id: I7601efbc62a6cedf36b0785d14e3c08766c95a0f
Original commit hash: aba348f3674caeaf2c4b0b55f63e188305f846f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 71853cf52210e69fa80a4f98a90e1d849d9c238f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:57 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PCIe BWG 1.9 implementation.

Hsd-es-id: 16013204900
Original commit date: Fri Apr 23 13:10:52 2021 +0530
Change-Id: Ie22ea1ce825dd7f22b400dcba01692e684e1ac24
Original commit hash: 14da71927a9075f9b16a73ca21774392cf29a9ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 08bed8442669c463d240d631305d64191eb6d053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:55 2021 +0530 
-------------------------------------------------------------------------------- 
[DMI] Program LPCR.SRL to 0x1

Hsd-es-id: 16013204911
Original commit date: Thu Apr 15 22:07:45 2021 +0530
Change-Id: Ic8888ee2774faaad17cbc1a112903ca50a480a43
Original commit hash: 394e1c7ef871134008c5fd6c594b05eaeb0560be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 4278c7c09fe9ed9cd82426853cfc9f5cf15d2122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:51 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Uncommenting setup option code and adding Castrocove
driver in fdf."

To fix ASSERT[CastroCovePmicNvm] in PmcLib

This reverts commit 35a3e199cf6ede0e77f20c4dd7c1c13f730c3aab

Hsd-es-id: 16013118231
Original commit date: Tue Apr 27 03:39:22 2021 -0700
Change-Id: Icc9311b3d57a76dcdf69cc432f605132face7714
Original commit hash: f8e10d2b2835de9207f9c84bc8275a09f97871d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fad0add609715b393c7340dad057048c27213c18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:48 2021 +0530 
-------------------------------------------------------------------------------- 
Update NFTS and L0s exit Latency

Hsd-es-id: 22012646718
Original commit date: Mon Apr 26 19:05:47 2021 +0530
Change-Id: I43315f02b2e900e31f8fda28f26a6d81ce1426c4
Original commit hash: 3709d443bb0742c469015299082933c424a32823

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: 11422de7de2e46642ed9fc981571f82bfd3690e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:46 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Apr 27 01:34:16 2021 -0700
Change-Id: I70710a0cd8df847785bebc6332f6babaec95e1d3
Original commit hash: b5ad265096d1ebf11a789827b03e17bd075951d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5ba41bb4063c141218decd76238c10a1ebcf4d2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove PO Setting from PatchTable

Hsd-es-id: N/A
Original commit date: Thu Apr 22 21:37:16 2021 +0530
Change-Id: Ida4e71dd5ca37c3cf5734769eab48fa1f2fa5fa1
Original commit hash: 3eaf40d083fda745ad8deb0cb9fabad1e6763049

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: d4185d5a1e99949909b3f7456ea882c4cffb27d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:41 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.235

(cherry picked from commit 9b3fc3fa657fbaa9fbfd8af1b2787268b618c0fa)

Tue Apr 27 05:28:35 2021 +0000
Original commit date: Tue Apr 27 05:28:35 2021 +0000
Original commit hash: 21f2efe363987afac26c133e56aa23652909172b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec3c2d69f3dd01f24c07fa6d0935181f340d60ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:39 2021 +0530 
-------------------------------------------------------------------------------- 
MRC [ADL-S][DDR5]: Enable XMP3.0

[Issue/Feature Description]
XMP 3.0 is a new standard for DDR5. Adding missing header definitions.

[Resolution]
Add XMP Profile3, User4 and User5 SPD Profiles throughout header files and Setup Menu
Allow use of Memory Profile without the need for CpuSetup.OverclockingSupport = 1 policy requirement.

Hsd-es-id: 22012129979
Original commit date: Mon Apr 26 18:33:53 2021 -0700
Change-Id: I3f73ffc2b176a29f025a07f924ed89db81052c41
Original commit hash: 4db1afff73599a572d0f7b6a6b941db30aac18e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.h
AlderLakePlatSamplePkg/Setup/SaSetup.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: adb9f5b6bed31d2e45cea4f8b98f2a4199708f49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.234

(cherry picked from commit 313e09fe446cd4f303d871b1adc5fa6a04608c33)

Tue Apr 27 00:48:07 2021 +0000
Original commit date: Tue Apr 27 00:48:07 2021 +0000
Original commit hash: 5a5b890283f509401e8c3d3535026f61b1cf5594

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68b2ecfa904e7a123a60cb22f7898579afbd7859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012997849][ADL-S | DDR4 DDR5][Update Global/Local Vsshi bypass settings for C0]

Update the following phy init settings for C0/K0 and beyond:

 - GlobalVsshiBypass = 0
 - Ddr5HpMode = 0
   - This will enable EnNBiasBoost / TxPdnUseVcciog on DDR5, and disable LocalVsshiBypass on DDR5.

Hsd-es-id: 22012997849
Original commit date: Mon Apr 26 16:12:27 2021 -0700
Change-Id: Ia51266e40aa8cf9b91f4d5fb5131031e49242694
Original commit hash: 9ba7668fa954660ab7c38764743a19f2d0334ad6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3aed1406c98c4ef3d3e79702c96949afa57c6ec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.233

(cherry picked from commit ecddf2a6278020dfd8bf42793ce2454efb3507f4)

Mon Apr 26 17:26:45 2021 +0000
Original commit date: Mon Apr 26 17:26:45 2021 +0000
Original commit hash: 02cf01a83d6bdac70b7b7c27333035a665a77607

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0196b0503e094260bf052752ed74539cfd6684d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:28 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1308570920][ADL-P][J1][LP5] Unnecessary ZQcal initiated after every SAGV transition

Remove setting mc_maintenance_mem_sb.mrs_fsm_control_0_0_0_mchbar.do_zqcl when configuring MRS for SAGV.

Hsd-es-id: 1308570920
Original commit date: Tue Apr 20 12:36:06 2021 +0530
Change-Id: Ib01ab2c0df945956d7a420201efe9b3b570868ea
Original commit hash: 1100375de6e2fb27e8deabf084dff74145cb0ed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: c27e344647f2ce092dce8adf4fb74abf773b4389 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:26 2021 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Thu Apr 29 22:43:31 2021 -0700
Original commit date: Thu Apr 29 22:43:31 2021 -0700
Original commit hash: 8ffec461d1cdefe0b0bdeb8a2e32c74c5cd7ed54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a7482457686715df7c218fa0e6b961c6be99f1d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 19 17:00:24 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Uncommenting setup option code and adding Castrocove
driver in fdf."

To fix ASSERT[CastroCovePmicNvm] in PmcLib

This reverts commit 35a3e199cf6ede0e77f20c4dd7c1c13f730c3aab

Hsd-es-id: 16013118231
Original commit date: Tue Apr 27 03:39:22 2021 -0700
Change-Id: Icc9311b3d57a76dcdf69cc432f605132face7714
Original commit hash: 0d6e08bddf48f041a1db58f8f79d74c6487f52f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.fdf
