#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ffbd580bde0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x7ffbd58278f0_0 .net "ce", 0 0, v0x7ffbd58271a0_0;  1 drivers
v0x7ffbd58279b0_0 .var "clk", 0 0;
L_0x7ffbd4763008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7ffbd4732128 .resolv tri, v0x7ffbd5827390_0, L_0x7ffbd4763008;
v0x7ffbd5827a40_0 .net8 "complete", 0 0, RS_0x7ffbd4732128;  2 drivers
v0x7ffbd5827af0_0 .var "message", 7 0;
v0x7ffbd5827ba0_0 .var "ready", 0 0;
v0x7ffbd5827c70_0 .net "rs", 0 0, v0x7ffbd5827230_0;  1 drivers
v0x7ffbd5827d20_0 .net "rw", 0 0, v0x7ffbd5827300_0;  1 drivers
v0x7ffbd5827dd0_0 .net "tdata", 7 0, v0x7ffbd5827110_0;  1 drivers
S_0x7ffbd5817530 .scope module, "d" "display" 2 14, 3 1 0, S_0x7ffbd580bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ready";
    .port_info 2 /INPUT 8 "msg_byte";
    .port_info 3 /OUTPUT 1 "init_complete";
    .port_info 4 /OUTPUT 1 "disp_ce";
    .port_info 5 /OUTPUT 1 "disp_rw";
    .port_info 6 /OUTPUT 1 "disp_rs";
    .port_info 7 /OUTPUT 8 "data";
P_0x7ffbd58176a0 .param/l "DELAY_FRAMES" 0 3 3, C4<0000000000000010>;
P_0x7ffbd58176e0 .param/l "DEV_INIT" 1 3 21, +C4<00000000000000000000000000000001>;
P_0x7ffbd5817720 .param/l "DEV_INIT_WAIT" 1 3 20, +C4<00000000000000000000000000000000>;
P_0x7ffbd5817760 .param/l "DEV_READY" 1 3 22, +C4<00000000000000000000000000000010>;
P_0x7ffbd58177a0 .param/l "SETUP_INSTRUCTIONS" 1 3 24, +C4<00000000000000000000000000000101>;
v0x7ffbd58177e0_0 .net "clk", 0 0, v0x7ffbd58279b0_0;  1 drivers
v0x7ffbd5827070_0 .var "curcommand", 8 0;
v0x7ffbd5827110_0 .var "data", 7 0;
v0x7ffbd58271a0_0 .var "disp_ce", 0 0;
v0x7ffbd5827230_0 .var "disp_rs", 0 0;
v0x7ffbd5827300_0 .var "disp_rw", 0 0;
v0x7ffbd5827390_0 .var "init_complete", 0 0;
v0x7ffbd5827420_0 .net "msg_byte", 7 0, v0x7ffbd5827af0_0;  1 drivers
v0x7ffbd58274d0_0 .net "ready", 0 0, v0x7ffbd5827ba0_0;  1 drivers
v0x7ffbd58275e0_0 .var "sending", 0 0;
v0x7ffbd5827670 .array "startupCommands", 5 0, 7 0;
v0x7ffbd5827710_0 .var "state", 1 0;
v0x7ffbd58277c0_0 .var "waitcounter", 15 0;
E_0x7ffbd5812430 .event posedge, v0x7ffbd58177e0_0;
    .scope S_0x7ffbd5817530;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbd5827710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbd58275e0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7ffbd5827070_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ffbd58277c0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x7ffbd5817530;
T_1 ;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffbd5827670, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffbd5827670, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffbd5827670, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffbd5827670, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffbd5827670, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x7ffbd5817530;
T_2 ;
    %wait E_0x7ffbd5812430;
    %load/vec4 v0x7ffbd5827710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd5827390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd58271a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd5827300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd5827230_0, 0;
    %load/vec4 v0x7ffbd58277c0_0;
    %cmpi/u 2, 0, 16;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x7ffbd58277c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ffbd58277c0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffbd5827710_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x7ffbd5827070_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0x7ffbd58275e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %ix/getv 4, v0x7ffbd5827070_0;
    %load/vec4a v0x7ffbd5827670, 4;
    %assign/vec4 v0x7ffbd5827110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd58271a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd5827300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd5827230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd58275e0_0, 0;
    %load/vec4 v0x7ffbd5827070_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7ffbd5827070_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd58271a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd58275e0_0, 0;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd5827390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd58271a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd5827300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd5827230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd58275e0_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x7ffbd5827110_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffbd5827710_0, 0;
T_2.7 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7ffbd58274d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x7ffbd5827420_0;
    %assign/vec4 v0x7ffbd5827110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd58271a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd5827300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd5827230_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbd58271a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd5827300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffbd5827230_0, 0;
T_2.11 ;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffbd580bde0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbd58279b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbd5827ba0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ffbd5827af0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x7ffbd580bde0;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7ffbd58279b0_0;
    %inv;
    %store/vec4 v0x7ffbd58279b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffbd580bde0;
T_5 ;
    %vpi_call 2 30 "$display", "Starting DISPLAY_INIT" {0 0 0};
    %vpi_call 2 31 "$monitor", "CE %u", v0x7ffbd58278f0_0 {0 0 0};
    %vpi_call 2 32 "$monitor", "CE %u", v0x7ffbd5827d20_0 {0 0 0};
    %vpi_call 2 33 "$monitor", "CE %u", v0x7ffbd5827c70_0 {0 0 0};
    %vpi_call 2 34 "$monitor", "Data %b", v0x7ffbd5827dd0_0 {0 0 0};
    %delay 30, 0;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x7ffbd5827af0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbd5827ba0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbd5827ba0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7ffbd580bde0;
T_6 ;
    %vpi_call 2 43 "$dumpfile", "display.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffbd580bde0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "display_tb.v";
    "./display.v";
