<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_lrc_reg.h source code [linux-5.3.1/drivers/gpu/drm/i915/gt/intel_lrc_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/gt/intel_lrc_reg.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>gt</a>/<a href='intel_lrc_reg.h.html'>intel_lrc_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * SPDX-License-Identifier: MIT</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright Â© 2014-2018 Intel Corporation</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/_INTEL_LRC_REG_H_">_INTEL_LRC_REG_H_</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/_INTEL_LRC_REG_H_" data-ref="_M/_INTEL_LRC_REG_H_">_INTEL_LRC_REG_H_</dfn></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><i>/* GEN8+ Reg State Context */</i></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/CTX_LRI_HEADER_0" data-ref="_M/CTX_LRI_HEADER_0">CTX_LRI_HEADER_0</dfn>		0x01</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/CTX_CONTEXT_CONTROL" data-ref="_M/CTX_CONTEXT_CONTROL">CTX_CONTEXT_CONTROL</dfn>		0x02</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/CTX_RING_HEAD" data-ref="_M/CTX_RING_HEAD">CTX_RING_HEAD</dfn>			0x04</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/CTX_RING_TAIL" data-ref="_M/CTX_RING_TAIL">CTX_RING_TAIL</dfn>			0x06</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/CTX_RING_BUFFER_START" data-ref="_M/CTX_RING_BUFFER_START">CTX_RING_BUFFER_START</dfn>		0x08</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/CTX_RING_BUFFER_CONTROL" data-ref="_M/CTX_RING_BUFFER_CONTROL">CTX_RING_BUFFER_CONTROL</dfn>		0x0a</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/CTX_BB_HEAD_U" data-ref="_M/CTX_BB_HEAD_U">CTX_BB_HEAD_U</dfn>			0x0c</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/CTX_BB_HEAD_L" data-ref="_M/CTX_BB_HEAD_L">CTX_BB_HEAD_L</dfn>			0x0e</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/CTX_BB_STATE" data-ref="_M/CTX_BB_STATE">CTX_BB_STATE</dfn>			0x10</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/CTX_SECOND_BB_HEAD_U" data-ref="_M/CTX_SECOND_BB_HEAD_U">CTX_SECOND_BB_HEAD_U</dfn>		0x12</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/CTX_SECOND_BB_HEAD_L" data-ref="_M/CTX_SECOND_BB_HEAD_L">CTX_SECOND_BB_HEAD_L</dfn>		0x14</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/CTX_SECOND_BB_STATE" data-ref="_M/CTX_SECOND_BB_STATE">CTX_SECOND_BB_STATE</dfn>		0x16</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/CTX_BB_PER_CTX_PTR" data-ref="_M/CTX_BB_PER_CTX_PTR">CTX_BB_PER_CTX_PTR</dfn>		0x18</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/CTX_RCS_INDIRECT_CTX" data-ref="_M/CTX_RCS_INDIRECT_CTX">CTX_RCS_INDIRECT_CTX</dfn>		0x1a</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/CTX_RCS_INDIRECT_CTX_OFFSET" data-ref="_M/CTX_RCS_INDIRECT_CTX_OFFSET">CTX_RCS_INDIRECT_CTX_OFFSET</dfn>	0x1c</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/CTX_LRI_HEADER_1" data-ref="_M/CTX_LRI_HEADER_1">CTX_LRI_HEADER_1</dfn>		0x21</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/CTX_CTX_TIMESTAMP" data-ref="_M/CTX_CTX_TIMESTAMP">CTX_CTX_TIMESTAMP</dfn>		0x22</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/CTX_PDP3_UDW" data-ref="_M/CTX_PDP3_UDW">CTX_PDP3_UDW</dfn>			0x24</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/CTX_PDP3_LDW" data-ref="_M/CTX_PDP3_LDW">CTX_PDP3_LDW</dfn>			0x26</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/CTX_PDP2_UDW" data-ref="_M/CTX_PDP2_UDW">CTX_PDP2_UDW</dfn>			0x28</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/CTX_PDP2_LDW" data-ref="_M/CTX_PDP2_LDW">CTX_PDP2_LDW</dfn>			0x2a</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CTX_PDP1_UDW" data-ref="_M/CTX_PDP1_UDW">CTX_PDP1_UDW</dfn>			0x2c</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CTX_PDP1_LDW" data-ref="_M/CTX_PDP1_LDW">CTX_PDP1_LDW</dfn>			0x2e</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CTX_PDP0_UDW" data-ref="_M/CTX_PDP0_UDW">CTX_PDP0_UDW</dfn>			0x30</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CTX_PDP0_LDW" data-ref="_M/CTX_PDP0_LDW">CTX_PDP0_LDW</dfn>			0x32</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CTX_LRI_HEADER_2" data-ref="_M/CTX_LRI_HEADER_2">CTX_LRI_HEADER_2</dfn>		0x41</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CTX_R_PWR_CLK_STATE" data-ref="_M/CTX_R_PWR_CLK_STATE">CTX_R_PWR_CLK_STATE</dfn>		0x42</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CTX_END" data-ref="_M/CTX_END">CTX_END</dfn>				0x44</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CTX_REG" data-ref="_M/CTX_REG">CTX_REG</dfn>(reg_state, pos, reg, val) do { \</u></td></tr>
<tr><th id="43">43</th><td><u>	u32 *reg_state__ = (reg_state); \</u></td></tr>
<tr><th id="44">44</th><td><u>	const u32 pos__ = (pos); \</u></td></tr>
<tr><th id="45">45</th><td><u>	(reg_state__)[(pos__) + 0] = i915_mmio_reg_offset(reg); \</u></td></tr>
<tr><th id="46">46</th><td><u>	(reg_state__)[(pos__) + 1] = (val); \</u></td></tr>
<tr><th id="47">47</th><td><u>} while (0)</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/ASSIGN_CTX_PDP" data-ref="_M/ASSIGN_CTX_PDP">ASSIGN_CTX_PDP</dfn>(ppgtt, reg_state, n) do { \</u></td></tr>
<tr><th id="50">50</th><td><u>	u32 *reg_state__ = (reg_state); \</u></td></tr>
<tr><th id="51">51</th><td><u>	const u64 addr__ = i915_page_dir_dma_addr((ppgtt), (n)); \</u></td></tr>
<tr><th id="52">52</th><td><u>	(reg_state__)[CTX_PDP ## n ## _UDW + 1] = upper_32_bits(addr__); \</u></td></tr>
<tr><th id="53">53</th><td><u>	(reg_state__)[CTX_PDP ## n ## _LDW + 1] = lower_32_bits(addr__); \</u></td></tr>
<tr><th id="54">54</th><td><u>} while (0)</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ASSIGN_CTX_PML4" data-ref="_M/ASSIGN_CTX_PML4">ASSIGN_CTX_PML4</dfn>(ppgtt, reg_state) do { \</u></td></tr>
<tr><th id="57">57</th><td><u>	u32 *reg_state__ = (reg_state); \</u></td></tr>
<tr><th id="58">58</th><td><u>	const u64 addr__ = px_dma(ppgtt-&gt;pd); \</u></td></tr>
<tr><th id="59">59</th><td><u>	(reg_state__)[CTX_PDP0_UDW + 1] = upper_32_bits(addr__); \</u></td></tr>
<tr><th id="60">60</th><td><u>	(reg_state__)[CTX_PDP0_LDW + 1] = lower_32_bits(addr__); \</u></td></tr>
<tr><th id="61">61</th><td><u>} while (0)</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/GEN8_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT" data-ref="_M/GEN8_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT">GEN8_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT</dfn>	0x17</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/GEN9_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT" data-ref="_M/GEN9_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT">GEN9_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT</dfn>	0x26</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/GEN10_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT" data-ref="_M/GEN10_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT">GEN10_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT</dfn>	0x19</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT" data-ref="_M/GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT">GEN11_CTX_RCS_INDIRECT_CTX_OFFSET_DEFAULT</dfn>	0x1A</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="7">endif</span> /* _INTEL_LRC_REG_H_ */</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../gem/i915_gem_context.c.html'>linux-5.3.1/drivers/gpu/drm/i915/gem/i915_gem_context.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
