
RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000025e8  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004025e8  004025e8  000125e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000043c  20400000  004025f0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000b8  2040043c  00402a2c  0002043c  2**2
                  ALLOC
  4 .stack        00002004  204004f4  00402ae4  0002043c  2**0
                  ALLOC
  5 .heap         00000200  204024f8  00404ae8  0002043c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002046a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000eaca  00000000  00000000  000204c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c97  00000000  00000000  0002ef8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004d11  00000000  00000000  00030c24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000878  00000000  00000000  00035935  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007b8  00000000  00000000  000361ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001d44f  00000000  00000000  00036965  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009045  00000000  00000000  00053db4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000899f7  00000000  00000000  0005cdf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002598  00000000  00000000  000e67f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f8 24 40 20 51 15 40 00 01 16 40 00 01 16 40 00     .$@ Q.@...@...@.
  400010:	01 16 40 00 01 16 40 00 01 16 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	01 16 40 00 01 16 40 00 00 00 00 00 01 16 40 00     ..@...@.......@.
  40003c:	01 16 40 00 01 16 40 00 01 16 40 00 a1 19 40 00     ..@...@...@...@.
  40004c:	41 1a 40 00 01 16 40 00 01 16 40 00 01 16 40 00     A.@...@...@...@.
  40005c:	01 16 40 00 01 16 40 00 00 00 00 00 75 09 40 00     ..@...@.....u.@.
  40006c:	8d 09 40 00 a5 09 40 00 01 16 40 00 01 16 40 00     ..@...@...@...@.
  40007c:	01 16 40 00 bd 09 40 00 d5 09 40 00 01 16 40 00     ..@...@...@...@.
  40008c:	01 16 40 00 01 16 40 00 01 16 40 00 01 16 40 00     ..@...@...@...@.
  40009c:	01 16 40 00 11 1a 40 00 01 16 40 00 01 16 40 00     ..@...@...@...@.
  4000ac:	01 16 40 00 01 16 40 00 01 16 40 00 01 16 40 00     ..@...@...@...@.
  4000bc:	01 16 40 00 01 16 40 00 01 16 40 00 01 16 40 00     ..@...@...@...@.
  4000cc:	01 16 40 00 00 00 00 00 01 16 40 00 00 00 00 00     ..@.......@.....
  4000dc:	01 16 40 00 01 16 40 00 01 16 40 00 01 16 40 00     ..@...@...@...@.
  4000ec:	01 16 40 00 01 16 40 00 01 16 40 00 01 16 40 00     ..@...@...@...@.
  4000fc:	01 16 40 00 01 16 40 00 01 16 40 00 01 16 40 00     ..@...@...@...@.
  40010c:	01 16 40 00 01 16 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 01 16 40 00 01 16 40 00 01 16 40 00     ......@...@...@.
  40012c:	01 16 40 00 01 16 40 00 00 00 00 00 01 16 40 00     ..@...@.......@.
  40013c:	01 16 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040043c 	.word	0x2040043c
  40015c:	00000000 	.word	0x00000000
  400160:	004025f0 	.word	0x004025f0

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004025f0 	.word	0x004025f0
  4001a0:	20400440 	.word	0x20400440
  4001a4:	004025f0 	.word	0x004025f0
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400aed 	.word	0x00400aed
  40022c:	00400b59 	.word	0x00400b59
  400230:	00400bc9 	.word	0x00400bc9

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400b25 	.word	0x00400b25
  4002a0:	00400c41 	.word	0x00400c41

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400c5d 	.word	0x00400c5d
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400c79 	.word	0x00400c79
  400418:	00400c95 	.word	0x00400c95

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401771 	.word	0x00401771
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	004009ed 	.word	0x004009ed
  40051c:	00400a69 	.word	0x00400a69
  400520:	00401609 	.word	0x00401609
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	687a      	ldr	r2, [r7, #4]
  40059c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40059e:	68bb      	ldr	r3, [r7, #8]
  4005a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005a4:	d04a      	beq.n	40063c <pio_set_peripheral+0xb0>
  4005a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005aa:	d808      	bhi.n	4005be <pio_set_peripheral+0x32>
  4005ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005b0:	d016      	beq.n	4005e0 <pio_set_peripheral+0x54>
  4005b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b6:	d02c      	beq.n	400612 <pio_set_peripheral+0x86>
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d069      	beq.n	400690 <pio_set_peripheral+0x104>
  4005bc:	e064      	b.n	400688 <pio_set_peripheral+0xfc>
  4005be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c2:	d065      	beq.n	400690 <pio_set_peripheral+0x104>
  4005c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c8:	d803      	bhi.n	4005d2 <pio_set_peripheral+0x46>
  4005ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ce:	d04a      	beq.n	400666 <pio_set_peripheral+0xda>
  4005d0:	e05a      	b.n	400688 <pio_set_peripheral+0xfc>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d05b      	beq.n	400690 <pio_set_peripheral+0x104>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d058      	beq.n	400690 <pio_set_peripheral+0x104>
  4005de:	e053      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005e4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	43d9      	mvns	r1, r3
  4005ee:	697b      	ldr	r3, [r7, #20]
  4005f0:	400b      	ands	r3, r1
  4005f2:	401a      	ands	r2, r3
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005f8:	68fb      	ldr	r3, [r7, #12]
  4005fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005fc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400602:	687b      	ldr	r3, [r7, #4]
  400604:	43d9      	mvns	r1, r3
  400606:	697b      	ldr	r3, [r7, #20]
  400608:	400b      	ands	r3, r1
  40060a:	401a      	ands	r2, r3
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400610:	e03a      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400618:	687a      	ldr	r2, [r7, #4]
  40061a:	697b      	ldr	r3, [r7, #20]
  40061c:	431a      	orrs	r2, r3
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400626:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400628:	68fb      	ldr	r3, [r7, #12]
  40062a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	43d9      	mvns	r1, r3
  400630:	697b      	ldr	r3, [r7, #20]
  400632:	400b      	ands	r3, r1
  400634:	401a      	ands	r2, r3
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40063a:	e025      	b.n	400688 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400640:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	43d9      	mvns	r1, r3
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	400b      	ands	r3, r1
  40064e:	401a      	ands	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400658:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	431a      	orrs	r2, r3
  400660:	68fb      	ldr	r3, [r7, #12]
  400662:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400664:	e010      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40067a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067c:	687a      	ldr	r2, [r7, #4]
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	431a      	orrs	r2, r3
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400686:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	605a      	str	r2, [r3, #4]
  40068e:	e000      	b.n	400692 <pio_set_peripheral+0x106>
		return;
  400690:	bf00      	nop
}
  400692:	371c      	adds	r7, #28
  400694:	46bd      	mov	sp, r7
  400696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069a:	4770      	bx	lr

0040069c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40069c:	b580      	push	{r7, lr}
  40069e:	b084      	sub	sp, #16
  4006a0:	af00      	add	r7, sp, #0
  4006a2:	60f8      	str	r0, [r7, #12]
  4006a4:	60b9      	str	r1, [r7, #8]
  4006a6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b19      	ldr	r3, [pc, #100]	; (400714 <pio_set_input+0x78>)
  4006ae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	461a      	mov	r2, r3
  4006b8:	68b9      	ldr	r1, [r7, #8]
  4006ba:	68f8      	ldr	r0, [r7, #12]
  4006bc:	4b16      	ldr	r3, [pc, #88]	; (400718 <pio_set_input+0x7c>)
  4006be:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	f003 030a 	and.w	r3, r3, #10
  4006c6:	2b00      	cmp	r3, #0
  4006c8:	d003      	beq.n	4006d2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	621a      	str	r2, [r3, #32]
  4006d0:	e002      	b.n	4006d8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006d8:	687b      	ldr	r3, [r7, #4]
  4006da:	f003 0302 	and.w	r3, r3, #2
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d004      	beq.n	4006ec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	68ba      	ldr	r2, [r7, #8]
  4006e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006ea:	e008      	b.n	4006fe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	f003 0308 	and.w	r3, r3, #8
  4006f2:	2b00      	cmp	r3, #0
  4006f4:	d003      	beq.n	4006fe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	68ba      	ldr	r2, [r7, #8]
  4006fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	68ba      	ldr	r2, [r7, #8]
  400702:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	68ba      	ldr	r2, [r7, #8]
  400708:	601a      	str	r2, [r3, #0]
}
  40070a:	bf00      	nop
  40070c:	3710      	adds	r7, #16
  40070e:	46bd      	mov	sp, r7
  400710:	bd80      	pop	{r7, pc}
  400712:	bf00      	nop
  400714:	00400875 	.word	0x00400875
  400718:	00400529 	.word	0x00400529

0040071c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40071c:	b580      	push	{r7, lr}
  40071e:	b084      	sub	sp, #16
  400720:	af00      	add	r7, sp, #0
  400722:	60f8      	str	r0, [r7, #12]
  400724:	60b9      	str	r1, [r7, #8]
  400726:	607a      	str	r2, [r7, #4]
  400728:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40072a:	68b9      	ldr	r1, [r7, #8]
  40072c:	68f8      	ldr	r0, [r7, #12]
  40072e:	4b12      	ldr	r3, [pc, #72]	; (400778 <pio_set_output+0x5c>)
  400730:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400732:	69ba      	ldr	r2, [r7, #24]
  400734:	68b9      	ldr	r1, [r7, #8]
  400736:	68f8      	ldr	r0, [r7, #12]
  400738:	4b10      	ldr	r3, [pc, #64]	; (40077c <pio_set_output+0x60>)
  40073a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	2b00      	cmp	r3, #0
  400740:	d003      	beq.n	40074a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	651a      	str	r2, [r3, #80]	; 0x50
  400748:	e002      	b.n	400750 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40074a:	68fb      	ldr	r3, [r7, #12]
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400750:	687b      	ldr	r3, [r7, #4]
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e002      	b.n	400764 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400764:	68fb      	ldr	r3, [r7, #12]
  400766:	68ba      	ldr	r2, [r7, #8]
  400768:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	601a      	str	r2, [r3, #0]
}
  400770:	bf00      	nop
  400772:	3710      	adds	r7, #16
  400774:	46bd      	mov	sp, r7
  400776:	bd80      	pop	{r7, pc}
  400778:	00400875 	.word	0x00400875
  40077c:	00400529 	.word	0x00400529

00400780 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  400780:	b590      	push	{r4, r7, lr}
  400782:	b087      	sub	sp, #28
  400784:	af02      	add	r7, sp, #8
  400786:	60f8      	str	r0, [r7, #12]
  400788:	60b9      	str	r1, [r7, #8]
  40078a:	607a      	str	r2, [r7, #4]
  40078c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  40078e:	68bb      	ldr	r3, [r7, #8]
  400790:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400794:	d016      	beq.n	4007c4 <pio_configure+0x44>
  400796:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40079a:	d809      	bhi.n	4007b0 <pio_configure+0x30>
  40079c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4007a0:	d010      	beq.n	4007c4 <pio_configure+0x44>
  4007a2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4007a6:	d00d      	beq.n	4007c4 <pio_configure+0x44>
  4007a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4007ac:	d00a      	beq.n	4007c4 <pio_configure+0x44>
  4007ae:	e03d      	b.n	40082c <pio_configure+0xac>
  4007b0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4007b4:	d01a      	beq.n	4007ec <pio_configure+0x6c>
  4007b6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007ba:	d017      	beq.n	4007ec <pio_configure+0x6c>
  4007bc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4007c0:	d00e      	beq.n	4007e0 <pio_configure+0x60>
  4007c2:	e033      	b.n	40082c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4007c4:	687a      	ldr	r2, [r7, #4]
  4007c6:	68b9      	ldr	r1, [r7, #8]
  4007c8:	68f8      	ldr	r0, [r7, #12]
  4007ca:	4b1c      	ldr	r3, [pc, #112]	; (40083c <pio_configure+0xbc>)
  4007cc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4007ce:	683b      	ldr	r3, [r7, #0]
  4007d0:	f003 0301 	and.w	r3, r3, #1
  4007d4:	461a      	mov	r2, r3
  4007d6:	6879      	ldr	r1, [r7, #4]
  4007d8:	68f8      	ldr	r0, [r7, #12]
  4007da:	4b19      	ldr	r3, [pc, #100]	; (400840 <pio_configure+0xc0>)
  4007dc:	4798      	blx	r3
		break;
  4007de:	e027      	b.n	400830 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4007e0:	683a      	ldr	r2, [r7, #0]
  4007e2:	6879      	ldr	r1, [r7, #4]
  4007e4:	68f8      	ldr	r0, [r7, #12]
  4007e6:	4b17      	ldr	r3, [pc, #92]	; (400844 <pio_configure+0xc4>)
  4007e8:	4798      	blx	r3
		break;
  4007ea:	e021      	b.n	400830 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4007ec:	68bb      	ldr	r3, [r7, #8]
  4007ee:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007f2:	bf0c      	ite	eq
  4007f4:	2301      	moveq	r3, #1
  4007f6:	2300      	movne	r3, #0
  4007f8:	b2db      	uxtb	r3, r3
  4007fa:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4007fc:	683b      	ldr	r3, [r7, #0]
  4007fe:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400802:	2b00      	cmp	r3, #0
  400804:	bf14      	ite	ne
  400806:	2301      	movne	r3, #1
  400808:	2300      	moveq	r3, #0
  40080a:	b2db      	uxtb	r3, r3
  40080c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  40080e:	683b      	ldr	r3, [r7, #0]
  400810:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400814:	2b00      	cmp	r3, #0
  400816:	bf14      	ite	ne
  400818:	2301      	movne	r3, #1
  40081a:	2300      	moveq	r3, #0
  40081c:	b2db      	uxtb	r3, r3
  40081e:	9300      	str	r3, [sp, #0]
  400820:	460b      	mov	r3, r1
  400822:	6879      	ldr	r1, [r7, #4]
  400824:	68f8      	ldr	r0, [r7, #12]
  400826:	4c08      	ldr	r4, [pc, #32]	; (400848 <pio_configure+0xc8>)
  400828:	47a0      	blx	r4
		break;
  40082a:	e001      	b.n	400830 <pio_configure+0xb0>

	default:
		return 0;
  40082c:	2300      	movs	r3, #0
  40082e:	e000      	b.n	400832 <pio_configure+0xb2>
	}

	return 1;
  400830:	2301      	movs	r3, #1
}
  400832:	4618      	mov	r0, r3
  400834:	3714      	adds	r7, #20
  400836:	46bd      	mov	sp, r7
  400838:	bd90      	pop	{r4, r7, pc}
  40083a:	bf00      	nop
  40083c:	0040058d 	.word	0x0040058d
  400840:	00400529 	.word	0x00400529
  400844:	0040069d 	.word	0x0040069d
  400848:	0040071d 	.word	0x0040071d

0040084c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	6078      	str	r0, [r7, #4]
  400854:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400856:	687b      	ldr	r3, [r7, #4]
  400858:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40085a:	683b      	ldr	r3, [r7, #0]
  40085c:	4013      	ands	r3, r2
  40085e:	2b00      	cmp	r3, #0
  400860:	d101      	bne.n	400866 <pio_get_output_data_status+0x1a>
		return 0;
  400862:	2300      	movs	r3, #0
  400864:	e000      	b.n	400868 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400866:	2301      	movs	r3, #1
	}
}
  400868:	4618      	mov	r0, r3
  40086a:	370c      	adds	r7, #12
  40086c:	46bd      	mov	sp, r7
  40086e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400872:	4770      	bx	lr

00400874 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400874:	b480      	push	{r7}
  400876:	b083      	sub	sp, #12
  400878:	af00      	add	r7, sp, #0
  40087a:	6078      	str	r0, [r7, #4]
  40087c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40087e:	687b      	ldr	r3, [r7, #4]
  400880:	683a      	ldr	r2, [r7, #0]
  400882:	645a      	str	r2, [r3, #68]	; 0x44
}
  400884:	bf00      	nop
  400886:	370c      	adds	r7, #12
  400888:	46bd      	mov	sp, r7
  40088a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40088e:	4770      	bx	lr

00400890 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400890:	b480      	push	{r7}
  400892:	b083      	sub	sp, #12
  400894:	af00      	add	r7, sp, #0
  400896:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400898:	687b      	ldr	r3, [r7, #4]
  40089a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40089c:	4618      	mov	r0, r3
  40089e:	370c      	adds	r7, #12
  4008a0:	46bd      	mov	sp, r7
  4008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a6:	4770      	bx	lr

004008a8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4008a8:	b480      	push	{r7}
  4008aa:	b083      	sub	sp, #12
  4008ac:	af00      	add	r7, sp, #0
  4008ae:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4008b0:	687b      	ldr	r3, [r7, #4]
  4008b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4008b4:	4618      	mov	r0, r3
  4008b6:	370c      	adds	r7, #12
  4008b8:	46bd      	mov	sp, r7
  4008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008be:	4770      	bx	lr

004008c0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4008c0:	b580      	push	{r7, lr}
  4008c2:	b084      	sub	sp, #16
  4008c4:	af00      	add	r7, sp, #0
  4008c6:	6078      	str	r0, [r7, #4]
  4008c8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4008ca:	6878      	ldr	r0, [r7, #4]
  4008cc:	4b26      	ldr	r3, [pc, #152]	; (400968 <pio_handler_process+0xa8>)
  4008ce:	4798      	blx	r3
  4008d0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4008d2:	6878      	ldr	r0, [r7, #4]
  4008d4:	4b25      	ldr	r3, [pc, #148]	; (40096c <pio_handler_process+0xac>)
  4008d6:	4798      	blx	r3
  4008d8:	4602      	mov	r2, r0
  4008da:	68fb      	ldr	r3, [r7, #12]
  4008dc:	4013      	ands	r3, r2
  4008de:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4008e0:	68fb      	ldr	r3, [r7, #12]
  4008e2:	2b00      	cmp	r3, #0
  4008e4:	d03c      	beq.n	400960 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4008e6:	2300      	movs	r3, #0
  4008e8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4008ea:	e034      	b.n	400956 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4008ec:	4a20      	ldr	r2, [pc, #128]	; (400970 <pio_handler_process+0xb0>)
  4008ee:	68bb      	ldr	r3, [r7, #8]
  4008f0:	011b      	lsls	r3, r3, #4
  4008f2:	4413      	add	r3, r2
  4008f4:	681a      	ldr	r2, [r3, #0]
  4008f6:	683b      	ldr	r3, [r7, #0]
  4008f8:	429a      	cmp	r2, r3
  4008fa:	d126      	bne.n	40094a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008fc:	4a1c      	ldr	r2, [pc, #112]	; (400970 <pio_handler_process+0xb0>)
  4008fe:	68bb      	ldr	r3, [r7, #8]
  400900:	011b      	lsls	r3, r3, #4
  400902:	4413      	add	r3, r2
  400904:	3304      	adds	r3, #4
  400906:	681a      	ldr	r2, [r3, #0]
  400908:	68fb      	ldr	r3, [r7, #12]
  40090a:	4013      	ands	r3, r2
  40090c:	2b00      	cmp	r3, #0
  40090e:	d01c      	beq.n	40094a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400910:	4a17      	ldr	r2, [pc, #92]	; (400970 <pio_handler_process+0xb0>)
  400912:	68bb      	ldr	r3, [r7, #8]
  400914:	011b      	lsls	r3, r3, #4
  400916:	4413      	add	r3, r2
  400918:	330c      	adds	r3, #12
  40091a:	681b      	ldr	r3, [r3, #0]
  40091c:	4914      	ldr	r1, [pc, #80]	; (400970 <pio_handler_process+0xb0>)
  40091e:	68ba      	ldr	r2, [r7, #8]
  400920:	0112      	lsls	r2, r2, #4
  400922:	440a      	add	r2, r1
  400924:	6810      	ldr	r0, [r2, #0]
  400926:	4912      	ldr	r1, [pc, #72]	; (400970 <pio_handler_process+0xb0>)
  400928:	68ba      	ldr	r2, [r7, #8]
  40092a:	0112      	lsls	r2, r2, #4
  40092c:	440a      	add	r2, r1
  40092e:	3204      	adds	r2, #4
  400930:	6812      	ldr	r2, [r2, #0]
  400932:	4611      	mov	r1, r2
  400934:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400936:	4a0e      	ldr	r2, [pc, #56]	; (400970 <pio_handler_process+0xb0>)
  400938:	68bb      	ldr	r3, [r7, #8]
  40093a:	011b      	lsls	r3, r3, #4
  40093c:	4413      	add	r3, r2
  40093e:	3304      	adds	r3, #4
  400940:	681b      	ldr	r3, [r3, #0]
  400942:	43db      	mvns	r3, r3
  400944:	68fa      	ldr	r2, [r7, #12]
  400946:	4013      	ands	r3, r2
  400948:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40094a:	68bb      	ldr	r3, [r7, #8]
  40094c:	3301      	adds	r3, #1
  40094e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400950:	68bb      	ldr	r3, [r7, #8]
  400952:	2b06      	cmp	r3, #6
  400954:	d803      	bhi.n	40095e <pio_handler_process+0x9e>
		while (status != 0) {
  400956:	68fb      	ldr	r3, [r7, #12]
  400958:	2b00      	cmp	r3, #0
  40095a:	d1c7      	bne.n	4008ec <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40095c:	e000      	b.n	400960 <pio_handler_process+0xa0>
				break;
  40095e:	bf00      	nop
}
  400960:	bf00      	nop
  400962:	3710      	adds	r7, #16
  400964:	46bd      	mov	sp, r7
  400966:	bd80      	pop	{r7, pc}
  400968:	00400891 	.word	0x00400891
  40096c:	004008a9 	.word	0x004008a9
  400970:	20400458 	.word	0x20400458

00400974 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400974:	b580      	push	{r7, lr}
  400976:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400978:	210a      	movs	r1, #10
  40097a:	4802      	ldr	r0, [pc, #8]	; (400984 <PIOA_Handler+0x10>)
  40097c:	4b02      	ldr	r3, [pc, #8]	; (400988 <PIOA_Handler+0x14>)
  40097e:	4798      	blx	r3
}
  400980:	bf00      	nop
  400982:	bd80      	pop	{r7, pc}
  400984:	400e0e00 	.word	0x400e0e00
  400988:	004008c1 	.word	0x004008c1

0040098c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40098c:	b580      	push	{r7, lr}
  40098e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400990:	210b      	movs	r1, #11
  400992:	4802      	ldr	r0, [pc, #8]	; (40099c <PIOB_Handler+0x10>)
  400994:	4b02      	ldr	r3, [pc, #8]	; (4009a0 <PIOB_Handler+0x14>)
  400996:	4798      	blx	r3
}
  400998:	bf00      	nop
  40099a:	bd80      	pop	{r7, pc}
  40099c:	400e1000 	.word	0x400e1000
  4009a0:	004008c1 	.word	0x004008c1

004009a4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4009a4:	b580      	push	{r7, lr}
  4009a6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4009a8:	210c      	movs	r1, #12
  4009aa:	4802      	ldr	r0, [pc, #8]	; (4009b4 <PIOC_Handler+0x10>)
  4009ac:	4b02      	ldr	r3, [pc, #8]	; (4009b8 <PIOC_Handler+0x14>)
  4009ae:	4798      	blx	r3
}
  4009b0:	bf00      	nop
  4009b2:	bd80      	pop	{r7, pc}
  4009b4:	400e1200 	.word	0x400e1200
  4009b8:	004008c1 	.word	0x004008c1

004009bc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4009bc:	b580      	push	{r7, lr}
  4009be:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4009c0:	2110      	movs	r1, #16
  4009c2:	4802      	ldr	r0, [pc, #8]	; (4009cc <PIOD_Handler+0x10>)
  4009c4:	4b02      	ldr	r3, [pc, #8]	; (4009d0 <PIOD_Handler+0x14>)
  4009c6:	4798      	blx	r3
}
  4009c8:	bf00      	nop
  4009ca:	bd80      	pop	{r7, pc}
  4009cc:	400e1400 	.word	0x400e1400
  4009d0:	004008c1 	.word	0x004008c1

004009d4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4009d4:	b580      	push	{r7, lr}
  4009d6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4009d8:	2111      	movs	r1, #17
  4009da:	4802      	ldr	r0, [pc, #8]	; (4009e4 <PIOE_Handler+0x10>)
  4009dc:	4b02      	ldr	r3, [pc, #8]	; (4009e8 <PIOE_Handler+0x14>)
  4009de:	4798      	blx	r3
}
  4009e0:	bf00      	nop
  4009e2:	bd80      	pop	{r7, pc}
  4009e4:	400e1600 	.word	0x400e1600
  4009e8:	004008c1 	.word	0x004008c1

004009ec <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4009ec:	b480      	push	{r7}
  4009ee:	b083      	sub	sp, #12
  4009f0:	af00      	add	r7, sp, #0
  4009f2:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4009f4:	687b      	ldr	r3, [r7, #4]
  4009f6:	3b01      	subs	r3, #1
  4009f8:	2b03      	cmp	r3, #3
  4009fa:	d81a      	bhi.n	400a32 <pmc_mck_set_division+0x46>
  4009fc:	a201      	add	r2, pc, #4	; (adr r2, 400a04 <pmc_mck_set_division+0x18>)
  4009fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a02:	bf00      	nop
  400a04:	00400a15 	.word	0x00400a15
  400a08:	00400a1b 	.word	0x00400a1b
  400a0c:	00400a23 	.word	0x00400a23
  400a10:	00400a2b 	.word	0x00400a2b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a14:	2300      	movs	r3, #0
  400a16:	607b      	str	r3, [r7, #4]
			break;
  400a18:	e00e      	b.n	400a38 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a1a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a1e:	607b      	str	r3, [r7, #4]
			break;
  400a20:	e00a      	b.n	400a38 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a22:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a26:	607b      	str	r3, [r7, #4]
			break;
  400a28:	e006      	b.n	400a38 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a2a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a2e:	607b      	str	r3, [r7, #4]
			break;
  400a30:	e002      	b.n	400a38 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a32:	2300      	movs	r3, #0
  400a34:	607b      	str	r3, [r7, #4]
			break;
  400a36:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a38:	490a      	ldr	r1, [pc, #40]	; (400a64 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a3a:	4b0a      	ldr	r3, [pc, #40]	; (400a64 <pmc_mck_set_division+0x78>)
  400a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a3e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a42:	687b      	ldr	r3, [r7, #4]
  400a44:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400a46:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400a48:	bf00      	nop
  400a4a:	4b06      	ldr	r3, [pc, #24]	; (400a64 <pmc_mck_set_division+0x78>)
  400a4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a4e:	f003 0308 	and.w	r3, r3, #8
  400a52:	2b00      	cmp	r3, #0
  400a54:	d0f9      	beq.n	400a4a <pmc_mck_set_division+0x5e>
}
  400a56:	bf00      	nop
  400a58:	370c      	adds	r7, #12
  400a5a:	46bd      	mov	sp, r7
  400a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a60:	4770      	bx	lr
  400a62:	bf00      	nop
  400a64:	400e0600 	.word	0x400e0600

00400a68 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400a68:	b480      	push	{r7}
  400a6a:	b085      	sub	sp, #20
  400a6c:	af00      	add	r7, sp, #0
  400a6e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400a70:	491d      	ldr	r1, [pc, #116]	; (400ae8 <pmc_switch_mck_to_pllack+0x80>)
  400a72:	4b1d      	ldr	r3, [pc, #116]	; (400ae8 <pmc_switch_mck_to_pllack+0x80>)
  400a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a76:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400a7a:	687b      	ldr	r3, [r7, #4]
  400a7c:	4313      	orrs	r3, r2
  400a7e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400a84:	60fb      	str	r3, [r7, #12]
  400a86:	e007      	b.n	400a98 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400a88:	68fb      	ldr	r3, [r7, #12]
  400a8a:	2b00      	cmp	r3, #0
  400a8c:	d101      	bne.n	400a92 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400a8e:	2301      	movs	r3, #1
  400a90:	e023      	b.n	400ada <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400a92:	68fb      	ldr	r3, [r7, #12]
  400a94:	3b01      	subs	r3, #1
  400a96:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a98:	4b13      	ldr	r3, [pc, #76]	; (400ae8 <pmc_switch_mck_to_pllack+0x80>)
  400a9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a9c:	f003 0308 	and.w	r3, r3, #8
  400aa0:	2b00      	cmp	r3, #0
  400aa2:	d0f1      	beq.n	400a88 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400aa4:	4a10      	ldr	r2, [pc, #64]	; (400ae8 <pmc_switch_mck_to_pllack+0x80>)
  400aa6:	4b10      	ldr	r3, [pc, #64]	; (400ae8 <pmc_switch_mck_to_pllack+0x80>)
  400aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400aaa:	f023 0303 	bic.w	r3, r3, #3
  400aae:	f043 0302 	orr.w	r3, r3, #2
  400ab2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ab4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ab8:	60fb      	str	r3, [r7, #12]
  400aba:	e007      	b.n	400acc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400abc:	68fb      	ldr	r3, [r7, #12]
  400abe:	2b00      	cmp	r3, #0
  400ac0:	d101      	bne.n	400ac6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400ac2:	2301      	movs	r3, #1
  400ac4:	e009      	b.n	400ada <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400ac6:	68fb      	ldr	r3, [r7, #12]
  400ac8:	3b01      	subs	r3, #1
  400aca:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400acc:	4b06      	ldr	r3, [pc, #24]	; (400ae8 <pmc_switch_mck_to_pllack+0x80>)
  400ace:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ad0:	f003 0308 	and.w	r3, r3, #8
  400ad4:	2b00      	cmp	r3, #0
  400ad6:	d0f1      	beq.n	400abc <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400ad8:	2300      	movs	r3, #0
}
  400ada:	4618      	mov	r0, r3
  400adc:	3714      	adds	r7, #20
  400ade:	46bd      	mov	sp, r7
  400ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ae4:	4770      	bx	lr
  400ae6:	bf00      	nop
  400ae8:	400e0600 	.word	0x400e0600

00400aec <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400aec:	b480      	push	{r7}
  400aee:	b083      	sub	sp, #12
  400af0:	af00      	add	r7, sp, #0
  400af2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400af4:	687b      	ldr	r3, [r7, #4]
  400af6:	2b01      	cmp	r3, #1
  400af8:	d105      	bne.n	400b06 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400afa:	4907      	ldr	r1, [pc, #28]	; (400b18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400afc:	4b06      	ldr	r3, [pc, #24]	; (400b18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400afe:	689a      	ldr	r2, [r3, #8]
  400b00:	4b06      	ldr	r3, [pc, #24]	; (400b1c <pmc_switch_sclk_to_32kxtal+0x30>)
  400b02:	4313      	orrs	r3, r2
  400b04:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b06:	4b04      	ldr	r3, [pc, #16]	; (400b18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b08:	4a05      	ldr	r2, [pc, #20]	; (400b20 <pmc_switch_sclk_to_32kxtal+0x34>)
  400b0a:	601a      	str	r2, [r3, #0]
}
  400b0c:	bf00      	nop
  400b0e:	370c      	adds	r7, #12
  400b10:	46bd      	mov	sp, r7
  400b12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b16:	4770      	bx	lr
  400b18:	400e1810 	.word	0x400e1810
  400b1c:	a5100000 	.word	0xa5100000
  400b20:	a5000008 	.word	0xa5000008

00400b24 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b24:	b480      	push	{r7}
  400b26:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b28:	4b09      	ldr	r3, [pc, #36]	; (400b50 <pmc_osc_is_ready_32kxtal+0x2c>)
  400b2a:	695b      	ldr	r3, [r3, #20]
  400b2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b30:	2b00      	cmp	r3, #0
  400b32:	d007      	beq.n	400b44 <pmc_osc_is_ready_32kxtal+0x20>
  400b34:	4b07      	ldr	r3, [pc, #28]	; (400b54 <pmc_osc_is_ready_32kxtal+0x30>)
  400b36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b38:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b3c:	2b00      	cmp	r3, #0
  400b3e:	d001      	beq.n	400b44 <pmc_osc_is_ready_32kxtal+0x20>
  400b40:	2301      	movs	r3, #1
  400b42:	e000      	b.n	400b46 <pmc_osc_is_ready_32kxtal+0x22>
  400b44:	2300      	movs	r3, #0
}
  400b46:	4618      	mov	r0, r3
  400b48:	46bd      	mov	sp, r7
  400b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b4e:	4770      	bx	lr
  400b50:	400e1810 	.word	0x400e1810
  400b54:	400e0600 	.word	0x400e0600

00400b58 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400b58:	b480      	push	{r7}
  400b5a:	b083      	sub	sp, #12
  400b5c:	af00      	add	r7, sp, #0
  400b5e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400b60:	4915      	ldr	r1, [pc, #84]	; (400bb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b62:	4b15      	ldr	r3, [pc, #84]	; (400bb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b64:	6a1a      	ldr	r2, [r3, #32]
  400b66:	4b15      	ldr	r3, [pc, #84]	; (400bbc <pmc_switch_mainck_to_fastrc+0x64>)
  400b68:	4313      	orrs	r3, r2
  400b6a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400b6c:	bf00      	nop
  400b6e:	4b12      	ldr	r3, [pc, #72]	; (400bb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400b76:	2b00      	cmp	r3, #0
  400b78:	d0f9      	beq.n	400b6e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400b7a:	490f      	ldr	r1, [pc, #60]	; (400bb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b7c:	4b0e      	ldr	r3, [pc, #56]	; (400bb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b7e:	6a1a      	ldr	r2, [r3, #32]
  400b80:	4b0f      	ldr	r3, [pc, #60]	; (400bc0 <pmc_switch_mainck_to_fastrc+0x68>)
  400b82:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400b84:	687a      	ldr	r2, [r7, #4]
  400b86:	4313      	orrs	r3, r2
  400b88:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400b8c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400b8e:	bf00      	nop
  400b90:	4b09      	ldr	r3, [pc, #36]	; (400bb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400b98:	2b00      	cmp	r3, #0
  400b9a:	d0f9      	beq.n	400b90 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400b9c:	4906      	ldr	r1, [pc, #24]	; (400bb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400b9e:	4b06      	ldr	r3, [pc, #24]	; (400bb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400ba0:	6a1a      	ldr	r2, [r3, #32]
  400ba2:	4b08      	ldr	r3, [pc, #32]	; (400bc4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400ba4:	4013      	ands	r3, r2
  400ba6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400baa:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400bac:	bf00      	nop
  400bae:	370c      	adds	r7, #12
  400bb0:	46bd      	mov	sp, r7
  400bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb6:	4770      	bx	lr
  400bb8:	400e0600 	.word	0x400e0600
  400bbc:	00370008 	.word	0x00370008
  400bc0:	ffc8ff8f 	.word	0xffc8ff8f
  400bc4:	fec8ffff 	.word	0xfec8ffff

00400bc8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400bc8:	b480      	push	{r7}
  400bca:	b083      	sub	sp, #12
  400bcc:	af00      	add	r7, sp, #0
  400bce:	6078      	str	r0, [r7, #4]
  400bd0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400bd2:	687b      	ldr	r3, [r7, #4]
  400bd4:	2b00      	cmp	r3, #0
  400bd6:	d008      	beq.n	400bea <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bd8:	4913      	ldr	r1, [pc, #76]	; (400c28 <pmc_switch_mainck_to_xtal+0x60>)
  400bda:	4b13      	ldr	r3, [pc, #76]	; (400c28 <pmc_switch_mainck_to_xtal+0x60>)
  400bdc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bde:	4a13      	ldr	r2, [pc, #76]	; (400c2c <pmc_switch_mainck_to_xtal+0x64>)
  400be0:	401a      	ands	r2, r3
  400be2:	4b13      	ldr	r3, [pc, #76]	; (400c30 <pmc_switch_mainck_to_xtal+0x68>)
  400be4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400be6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400be8:	e018      	b.n	400c1c <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bea:	490f      	ldr	r1, [pc, #60]	; (400c28 <pmc_switch_mainck_to_xtal+0x60>)
  400bec:	4b0e      	ldr	r3, [pc, #56]	; (400c28 <pmc_switch_mainck_to_xtal+0x60>)
  400bee:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bf0:	4b10      	ldr	r3, [pc, #64]	; (400c34 <pmc_switch_mainck_to_xtal+0x6c>)
  400bf2:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400bf4:	683a      	ldr	r2, [r7, #0]
  400bf6:	0212      	lsls	r2, r2, #8
  400bf8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bfa:	431a      	orrs	r2, r3
  400bfc:	4b0e      	ldr	r3, [pc, #56]	; (400c38 <pmc_switch_mainck_to_xtal+0x70>)
  400bfe:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c00:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c02:	bf00      	nop
  400c04:	4b08      	ldr	r3, [pc, #32]	; (400c28 <pmc_switch_mainck_to_xtal+0x60>)
  400c06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c08:	f003 0301 	and.w	r3, r3, #1
  400c0c:	2b00      	cmp	r3, #0
  400c0e:	d0f9      	beq.n	400c04 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c10:	4905      	ldr	r1, [pc, #20]	; (400c28 <pmc_switch_mainck_to_xtal+0x60>)
  400c12:	4b05      	ldr	r3, [pc, #20]	; (400c28 <pmc_switch_mainck_to_xtal+0x60>)
  400c14:	6a1a      	ldr	r2, [r3, #32]
  400c16:	4b09      	ldr	r3, [pc, #36]	; (400c3c <pmc_switch_mainck_to_xtal+0x74>)
  400c18:	4313      	orrs	r3, r2
  400c1a:	620b      	str	r3, [r1, #32]
}
  400c1c:	bf00      	nop
  400c1e:	370c      	adds	r7, #12
  400c20:	46bd      	mov	sp, r7
  400c22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c26:	4770      	bx	lr
  400c28:	400e0600 	.word	0x400e0600
  400c2c:	fec8fffc 	.word	0xfec8fffc
  400c30:	01370002 	.word	0x01370002
  400c34:	ffc8fffc 	.word	0xffc8fffc
  400c38:	00370001 	.word	0x00370001
  400c3c:	01370000 	.word	0x01370000

00400c40 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c40:	b480      	push	{r7}
  400c42:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c44:	4b04      	ldr	r3, [pc, #16]	; (400c58 <pmc_osc_is_ready_mainck+0x18>)
  400c46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400c4c:	4618      	mov	r0, r3
  400c4e:	46bd      	mov	sp, r7
  400c50:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c54:	4770      	bx	lr
  400c56:	bf00      	nop
  400c58:	400e0600 	.word	0x400e0600

00400c5c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400c5c:	b480      	push	{r7}
  400c5e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c60:	4b04      	ldr	r3, [pc, #16]	; (400c74 <pmc_disable_pllack+0x18>)
  400c62:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c66:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400c68:	bf00      	nop
  400c6a:	46bd      	mov	sp, r7
  400c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c70:	4770      	bx	lr
  400c72:	bf00      	nop
  400c74:	400e0600 	.word	0x400e0600

00400c78 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400c78:	b480      	push	{r7}
  400c7a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c7c:	4b04      	ldr	r3, [pc, #16]	; (400c90 <pmc_is_locked_pllack+0x18>)
  400c7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c80:	f003 0302 	and.w	r3, r3, #2
}
  400c84:	4618      	mov	r0, r3
  400c86:	46bd      	mov	sp, r7
  400c88:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c8c:	4770      	bx	lr
  400c8e:	bf00      	nop
  400c90:	400e0600 	.word	0x400e0600

00400c94 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400c94:	b480      	push	{r7}
  400c96:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400c98:	4b04      	ldr	r3, [pc, #16]	; (400cac <pmc_is_locked_upll+0x18>)
  400c9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400ca0:	4618      	mov	r0, r3
  400ca2:	46bd      	mov	sp, r7
  400ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca8:	4770      	bx	lr
  400caa:	bf00      	nop
  400cac:	400e0600 	.word	0x400e0600

00400cb0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400cb0:	b480      	push	{r7}
  400cb2:	b083      	sub	sp, #12
  400cb4:	af00      	add	r7, sp, #0
  400cb6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400cb8:	687b      	ldr	r3, [r7, #4]
  400cba:	2b3f      	cmp	r3, #63	; 0x3f
  400cbc:	d901      	bls.n	400cc2 <pmc_enable_periph_clk+0x12>
		return 1;
  400cbe:	2301      	movs	r3, #1
  400cc0:	e02f      	b.n	400d22 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400cc2:	687b      	ldr	r3, [r7, #4]
  400cc4:	2b1f      	cmp	r3, #31
  400cc6:	d813      	bhi.n	400cf0 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400cc8:	4b19      	ldr	r3, [pc, #100]	; (400d30 <pmc_enable_periph_clk+0x80>)
  400cca:	699a      	ldr	r2, [r3, #24]
  400ccc:	2101      	movs	r1, #1
  400cce:	687b      	ldr	r3, [r7, #4]
  400cd0:	fa01 f303 	lsl.w	r3, r1, r3
  400cd4:	401a      	ands	r2, r3
  400cd6:	2101      	movs	r1, #1
  400cd8:	687b      	ldr	r3, [r7, #4]
  400cda:	fa01 f303 	lsl.w	r3, r1, r3
  400cde:	429a      	cmp	r2, r3
  400ce0:	d01e      	beq.n	400d20 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ce2:	4a13      	ldr	r2, [pc, #76]	; (400d30 <pmc_enable_periph_clk+0x80>)
  400ce4:	2101      	movs	r1, #1
  400ce6:	687b      	ldr	r3, [r7, #4]
  400ce8:	fa01 f303 	lsl.w	r3, r1, r3
  400cec:	6113      	str	r3, [r2, #16]
  400cee:	e017      	b.n	400d20 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400cf0:	687b      	ldr	r3, [r7, #4]
  400cf2:	3b20      	subs	r3, #32
  400cf4:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400cf6:	4b0e      	ldr	r3, [pc, #56]	; (400d30 <pmc_enable_periph_clk+0x80>)
  400cf8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400cfc:	2101      	movs	r1, #1
  400cfe:	687b      	ldr	r3, [r7, #4]
  400d00:	fa01 f303 	lsl.w	r3, r1, r3
  400d04:	401a      	ands	r2, r3
  400d06:	2101      	movs	r1, #1
  400d08:	687b      	ldr	r3, [r7, #4]
  400d0a:	fa01 f303 	lsl.w	r3, r1, r3
  400d0e:	429a      	cmp	r2, r3
  400d10:	d006      	beq.n	400d20 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d12:	4a07      	ldr	r2, [pc, #28]	; (400d30 <pmc_enable_periph_clk+0x80>)
  400d14:	2101      	movs	r1, #1
  400d16:	687b      	ldr	r3, [r7, #4]
  400d18:	fa01 f303 	lsl.w	r3, r1, r3
  400d1c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d20:	2300      	movs	r3, #0
}
  400d22:	4618      	mov	r0, r3
  400d24:	370c      	adds	r7, #12
  400d26:	46bd      	mov	sp, r7
  400d28:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d2c:	4770      	bx	lr
  400d2e:	bf00      	nop
  400d30:	400e0600 	.word	0x400e0600

00400d34 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  400d34:	b480      	push	{r7}
  400d36:	b083      	sub	sp, #12
  400d38:	af00      	add	r7, sp, #0
  400d3a:	6078      	str	r0, [r7, #4]
  400d3c:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  400d3e:	683b      	ldr	r3, [r7, #0]
  400d40:	2b00      	cmp	r3, #0
  400d42:	d006      	beq.n	400d52 <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400d44:	687b      	ldr	r3, [r7, #4]
  400d46:	685b      	ldr	r3, [r3, #4]
  400d48:	f043 0201 	orr.w	r2, r3, #1
  400d4c:	687b      	ldr	r3, [r7, #4]
  400d4e:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  400d50:	e005      	b.n	400d5e <rtc_set_hour_mode+0x2a>
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400d52:	687b      	ldr	r3, [r7, #4]
  400d54:	685b      	ldr	r3, [r3, #4]
  400d56:	f023 0201 	bic.w	r2, r3, #1
  400d5a:	687b      	ldr	r3, [r7, #4]
  400d5c:	605a      	str	r2, [r3, #4]
}
  400d5e:	bf00      	nop
  400d60:	370c      	adds	r7, #12
  400d62:	46bd      	mov	sp, r7
  400d64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d68:	4770      	bx	lr

00400d6a <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  400d6a:	b480      	push	{r7}
  400d6c:	b083      	sub	sp, #12
  400d6e:	af00      	add	r7, sp, #0
  400d70:	6078      	str	r0, [r7, #4]
  400d72:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  400d74:	687b      	ldr	r3, [r7, #4]
  400d76:	683a      	ldr	r2, [r7, #0]
  400d78:	621a      	str	r2, [r3, #32]
}
  400d7a:	bf00      	nop
  400d7c:	370c      	adds	r7, #12
  400d7e:	46bd      	mov	sp, r7
  400d80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d84:	4770      	bx	lr
	...

00400d88 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400d88:	b480      	push	{r7}
  400d8a:	b087      	sub	sp, #28
  400d8c:	af00      	add	r7, sp, #0
  400d8e:	60f8      	str	r0, [r7, #12]
  400d90:	60b9      	str	r1, [r7, #8]
  400d92:	607a      	str	r2, [r7, #4]
  400d94:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  400d96:	2300      	movs	r3, #0
  400d98:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400d9a:	68fb      	ldr	r3, [r7, #12]
  400d9c:	685b      	ldr	r3, [r3, #4]
  400d9e:	f003 0301 	and.w	r3, r3, #1
  400da2:	2b01      	cmp	r3, #1
  400da4:	d109      	bne.n	400dba <rtc_set_time+0x32>
		if (ul_hour > 12) {
  400da6:	68bb      	ldr	r3, [r7, #8]
  400da8:	2b0c      	cmp	r3, #12
  400daa:	d906      	bls.n	400dba <rtc_set_time+0x32>
			ul_hour -= 12;
  400dac:	68bb      	ldr	r3, [r7, #8]
  400dae:	3b0c      	subs	r3, #12
  400db0:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  400db2:	697b      	ldr	r3, [r7, #20]
  400db4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400db8:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400dba:	68bb      	ldr	r3, [r7, #8]
  400dbc:	4a33      	ldr	r2, [pc, #204]	; (400e8c <rtc_set_time+0x104>)
  400dbe:	fba2 2303 	umull	r2, r3, r2, r3
  400dc2:	08db      	lsrs	r3, r3, #3
  400dc4:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400dc6:	68b9      	ldr	r1, [r7, #8]
  400dc8:	4b30      	ldr	r3, [pc, #192]	; (400e8c <rtc_set_time+0x104>)
  400dca:	fba3 2301 	umull	r2, r3, r3, r1
  400dce:	08da      	lsrs	r2, r3, #3
  400dd0:	4613      	mov	r3, r2
  400dd2:	009b      	lsls	r3, r3, #2
  400dd4:	4413      	add	r3, r2
  400dd6:	005b      	lsls	r3, r3, #1
  400dd8:	1aca      	subs	r2, r1, r3
  400dda:	0413      	lsls	r3, r2, #16
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400ddc:	4303      	orrs	r3, r0
  400dde:	697a      	ldr	r2, [r7, #20]
  400de0:	4313      	orrs	r3, r2
  400de2:	617b      	str	r3, [r7, #20]

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	4a29      	ldr	r2, [pc, #164]	; (400e8c <rtc_set_time+0x104>)
  400de8:	fba2 2303 	umull	r2, r3, r2, r3
  400dec:	08db      	lsrs	r3, r3, #3
  400dee:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400df0:	6879      	ldr	r1, [r7, #4]
  400df2:	4b26      	ldr	r3, [pc, #152]	; (400e8c <rtc_set_time+0x104>)
  400df4:	fba3 2301 	umull	r2, r3, r3, r1
  400df8:	08da      	lsrs	r2, r3, #3
  400dfa:	4613      	mov	r3, r2
  400dfc:	009b      	lsls	r3, r3, #2
  400dfe:	4413      	add	r3, r2
  400e00:	005b      	lsls	r3, r3, #1
  400e02:	1aca      	subs	r2, r1, r3
  400e04:	0213      	lsls	r3, r2, #8
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400e06:	4303      	orrs	r3, r0
  400e08:	697a      	ldr	r2, [r7, #20]
  400e0a:	4313      	orrs	r3, r2
  400e0c:	617b      	str	r3, [r7, #20]

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400e0e:	683b      	ldr	r3, [r7, #0]
  400e10:	4a1e      	ldr	r2, [pc, #120]	; (400e8c <rtc_set_time+0x104>)
  400e12:	fba2 2303 	umull	r2, r3, r2, r3
  400e16:	08db      	lsrs	r3, r3, #3
  400e18:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400e1a:	6839      	ldr	r1, [r7, #0]
  400e1c:	4b1b      	ldr	r3, [pc, #108]	; (400e8c <rtc_set_time+0x104>)
  400e1e:	fba3 2301 	umull	r2, r3, r3, r1
  400e22:	08da      	lsrs	r2, r3, #3
  400e24:	4613      	mov	r3, r2
  400e26:	009b      	lsls	r3, r3, #2
  400e28:	4413      	add	r3, r2
  400e2a:	005b      	lsls	r3, r3, #1
  400e2c:	1aca      	subs	r2, r1, r3
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400e2e:	ea40 0302 	orr.w	r3, r0, r2
  400e32:	697a      	ldr	r2, [r7, #20]
  400e34:	4313      	orrs	r3, r2
  400e36:	617b      	str	r3, [r7, #20]

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400e38:	68fb      	ldr	r3, [r7, #12]
  400e3a:	681b      	ldr	r3, [r3, #0]
  400e3c:	f043 0201 	orr.w	r2, r3, #1
  400e40:	68fb      	ldr	r3, [r7, #12]
  400e42:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400e44:	bf00      	nop
  400e46:	68fb      	ldr	r3, [r7, #12]
  400e48:	699b      	ldr	r3, [r3, #24]
  400e4a:	f003 0301 	and.w	r3, r3, #1
  400e4e:	2b01      	cmp	r3, #1
  400e50:	d1f9      	bne.n	400e46 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400e52:	68fb      	ldr	r3, [r7, #12]
  400e54:	2201      	movs	r2, #1
  400e56:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  400e58:	68fb      	ldr	r3, [r7, #12]
  400e5a:	697a      	ldr	r2, [r7, #20]
  400e5c:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400e5e:	68fb      	ldr	r3, [r7, #12]
  400e60:	681b      	ldr	r3, [r3, #0]
  400e62:	f023 0201 	bic.w	r2, r3, #1
  400e66:	68fb      	ldr	r3, [r7, #12]
  400e68:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  400e6a:	68fb      	ldr	r3, [r7, #12]
  400e6c:	69db      	ldr	r3, [r3, #28]
  400e6e:	f043 0204 	orr.w	r2, r3, #4
  400e72:	68fb      	ldr	r3, [r7, #12]
  400e74:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400e76:	68fb      	ldr	r3, [r7, #12]
  400e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400e7a:	f003 0301 	and.w	r3, r3, #1
}
  400e7e:	4618      	mov	r0, r3
  400e80:	371c      	adds	r7, #28
  400e82:	46bd      	mov	sp, r7
  400e84:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e88:	4770      	bx	lr
  400e8a:	bf00      	nop
  400e8c:	cccccccd 	.word	0xcccccccd

00400e90 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  400e90:	b480      	push	{r7}
  400e92:	b087      	sub	sp, #28
  400e94:	af00      	add	r7, sp, #0
  400e96:	60f8      	str	r0, [r7, #12]
  400e98:	60b9      	str	r1, [r7, #8]
  400e9a:	607a      	str	r2, [r7, #4]
  400e9c:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  400e9e:	2300      	movs	r3, #0
  400ea0:	617b      	str	r3, [r7, #20]

	/* Hour alarm setting */
	if (ul_hour_flag) {
  400ea2:	68bb      	ldr	r3, [r7, #8]
  400ea4:	2b00      	cmp	r3, #0
  400ea6:	d024      	beq.n	400ef2 <rtc_set_time_alarm+0x62>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400ea8:	68fb      	ldr	r3, [r7, #12]
  400eaa:	685b      	ldr	r3, [r3, #4]
  400eac:	f003 0301 	and.w	r3, r3, #1
  400eb0:	2b01      	cmp	r3, #1
  400eb2:	d109      	bne.n	400ec8 <rtc_set_time_alarm+0x38>
			if (ul_hour > 12) {
  400eb4:	687b      	ldr	r3, [r7, #4]
  400eb6:	2b0c      	cmp	r3, #12
  400eb8:	d906      	bls.n	400ec8 <rtc_set_time_alarm+0x38>
				ul_hour -= 12;
  400eba:	687b      	ldr	r3, [r7, #4]
  400ebc:	3b0c      	subs	r3, #12
  400ebe:	607b      	str	r3, [r7, #4]
				ul_alarm |= RTC_TIMR_AMPM;
  400ec0:	697b      	ldr	r3, [r7, #20]
  400ec2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400ec6:	617b      	str	r3, [r7, #20]
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400ec8:	687b      	ldr	r3, [r7, #4]
  400eca:	4a2e      	ldr	r2, [pc, #184]	; (400f84 <rtc_set_time_alarm+0xf4>)
  400ecc:	fba2 2303 	umull	r2, r3, r2, r3
  400ed0:	08db      	lsrs	r3, r3, #3
  400ed2:	0518      	lsls	r0, r3, #20
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400ed4:	6879      	ldr	r1, [r7, #4]
  400ed6:	4b2b      	ldr	r3, [pc, #172]	; (400f84 <rtc_set_time_alarm+0xf4>)
  400ed8:	fba3 2301 	umull	r2, r3, r3, r1
  400edc:	08da      	lsrs	r2, r3, #3
  400ede:	4613      	mov	r3, r2
  400ee0:	009b      	lsls	r3, r3, #2
  400ee2:	4413      	add	r3, r2
  400ee4:	005b      	lsls	r3, r3, #1
  400ee6:	1aca      	subs	r2, r1, r3
  400ee8:	0413      	lsls	r3, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400eea:	4303      	orrs	r3, r0
  400eec:	697a      	ldr	r2, [r7, #20]
  400eee:	4313      	orrs	r3, r2
  400ef0:	617b      	str	r3, [r7, #20]
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  400ef2:	683b      	ldr	r3, [r7, #0]
  400ef4:	2b00      	cmp	r3, #0
  400ef6:	d014      	beq.n	400f22 <rtc_set_time_alarm+0x92>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400ef8:	6a3b      	ldr	r3, [r7, #32]
  400efa:	4a22      	ldr	r2, [pc, #136]	; (400f84 <rtc_set_time_alarm+0xf4>)
  400efc:	fba2 2303 	umull	r2, r3, r2, r3
  400f00:	08db      	lsrs	r3, r3, #3
  400f02:	0318      	lsls	r0, r3, #12
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400f04:	6a39      	ldr	r1, [r7, #32]
  400f06:	4b1f      	ldr	r3, [pc, #124]	; (400f84 <rtc_set_time_alarm+0xf4>)
  400f08:	fba3 2301 	umull	r2, r3, r3, r1
  400f0c:	08da      	lsrs	r2, r3, #3
  400f0e:	4613      	mov	r3, r2
  400f10:	009b      	lsls	r3, r3, #2
  400f12:	4413      	add	r3, r2
  400f14:	005b      	lsls	r3, r3, #1
  400f16:	1aca      	subs	r2, r1, r3
  400f18:	0213      	lsls	r3, r2, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400f1a:	4303      	orrs	r3, r0
  400f1c:	697a      	ldr	r2, [r7, #20]
  400f1e:	4313      	orrs	r3, r2
  400f20:	617b      	str	r3, [r7, #20]
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f24:	2b00      	cmp	r3, #0
  400f26:	d014      	beq.n	400f52 <rtc_set_time_alarm+0xc2>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400f2a:	4a16      	ldr	r2, [pc, #88]	; (400f84 <rtc_set_time_alarm+0xf4>)
  400f2c:	fba2 2303 	umull	r2, r3, r2, r3
  400f30:	08db      	lsrs	r3, r3, #3
  400f32:	0118      	lsls	r0, r3, #4
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400f34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  400f36:	4b13      	ldr	r3, [pc, #76]	; (400f84 <rtc_set_time_alarm+0xf4>)
  400f38:	fba3 2301 	umull	r2, r3, r3, r1
  400f3c:	08da      	lsrs	r2, r3, #3
  400f3e:	4613      	mov	r3, r2
  400f40:	009b      	lsls	r3, r3, #2
  400f42:	4413      	add	r3, r2
  400f44:	005b      	lsls	r3, r3, #1
  400f46:	1aca      	subs	r2, r1, r3
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400f48:	ea40 0302 	orr.w	r3, r0, r2
  400f4c:	697a      	ldr	r2, [r7, #20]
  400f4e:	4313      	orrs	r3, r2
  400f50:	617b      	str	r3, [r7, #20]
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400f52:	68fb      	ldr	r3, [r7, #12]
  400f54:	691a      	ldr	r2, [r3, #16]
  400f56:	4b0c      	ldr	r3, [pc, #48]	; (400f88 <rtc_set_time_alarm+0xf8>)
  400f58:	4013      	ands	r3, r2
  400f5a:	68fa      	ldr	r2, [r7, #12]
  400f5c:	6113      	str	r3, [r2, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400f5e:	68fb      	ldr	r3, [r7, #12]
  400f60:	697a      	ldr	r2, [r7, #20]
  400f62:	611a      	str	r2, [r3, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400f64:	68fb      	ldr	r3, [r7, #12]
  400f66:	691a      	ldr	r2, [r3, #16]
  400f68:	4b08      	ldr	r3, [pc, #32]	; (400f8c <rtc_set_time_alarm+0xfc>)
  400f6a:	4313      	orrs	r3, r2
  400f6c:	68fa      	ldr	r2, [r7, #12]
  400f6e:	6113      	str	r3, [r2, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  400f70:	68fb      	ldr	r3, [r7, #12]
  400f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400f74:	f003 0304 	and.w	r3, r3, #4
}
  400f78:	4618      	mov	r0, r3
  400f7a:	371c      	adds	r7, #28
  400f7c:	46bd      	mov	sp, r7
  400f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f82:	4770      	bx	lr
  400f84:	cccccccd 	.word	0xcccccccd
  400f88:	ff7f7f7f 	.word	0xff7f7f7f
  400f8c:	00808080 	.word	0x00808080

00400f90 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400f90:	b480      	push	{r7}
  400f92:	b087      	sub	sp, #28
  400f94:	af00      	add	r7, sp, #0
  400f96:	60f8      	str	r0, [r7, #12]
  400f98:	60b9      	str	r1, [r7, #8]
  400f9a:	607a      	str	r2, [r7, #4]
  400f9c:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  400f9e:	2300      	movs	r3, #0
  400fa0:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400fa2:	68bb      	ldr	r3, [r7, #8]
  400fa4:	4a46      	ldr	r2, [pc, #280]	; (4010c0 <rtc_set_date+0x130>)
  400fa6:	fba2 2303 	umull	r2, r3, r2, r3
  400faa:	099b      	lsrs	r3, r3, #6
  400fac:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400fae:	68bb      	ldr	r3, [r7, #8]
  400fb0:	4a44      	ldr	r2, [pc, #272]	; (4010c4 <rtc_set_date+0x134>)
  400fb2:	fba2 2303 	umull	r2, r3, r2, r3
  400fb6:	0959      	lsrs	r1, r3, #5
  400fb8:	4b43      	ldr	r3, [pc, #268]	; (4010c8 <rtc_set_date+0x138>)
  400fba:	fba3 2301 	umull	r2, r3, r3, r1
  400fbe:	08da      	lsrs	r2, r3, #3
  400fc0:	4613      	mov	r3, r2
  400fc2:	009b      	lsls	r3, r3, #2
  400fc4:	4413      	add	r3, r2
  400fc6:	005b      	lsls	r3, r3, #1
  400fc8:	1aca      	subs	r2, r1, r3
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  400fca:	ea40 0302 	orr.w	r3, r0, r2
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400fce:	697a      	ldr	r2, [r7, #20]
  400fd0:	4313      	orrs	r3, r2
  400fd2:	617b      	str	r3, [r7, #20]

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400fd4:	68bb      	ldr	r3, [r7, #8]
  400fd6:	4a3c      	ldr	r2, [pc, #240]	; (4010c8 <rtc_set_date+0x138>)
  400fd8:	fba2 2303 	umull	r2, r3, r2, r3
  400fdc:	08d9      	lsrs	r1, r3, #3
  400fde:	4b3a      	ldr	r3, [pc, #232]	; (4010c8 <rtc_set_date+0x138>)
  400fe0:	fba3 2301 	umull	r2, r3, r3, r1
  400fe4:	08da      	lsrs	r2, r3, #3
  400fe6:	4613      	mov	r3, r2
  400fe8:	009b      	lsls	r3, r3, #2
  400fea:	4413      	add	r3, r2
  400fec:	005b      	lsls	r3, r3, #1
  400fee:	1aca      	subs	r2, r1, r3
  400ff0:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400ff2:	68b9      	ldr	r1, [r7, #8]
  400ff4:	4b34      	ldr	r3, [pc, #208]	; (4010c8 <rtc_set_date+0x138>)
  400ff6:	fba3 2301 	umull	r2, r3, r3, r1
  400ffa:	08da      	lsrs	r2, r3, #3
  400ffc:	4613      	mov	r3, r2
  400ffe:	009b      	lsls	r3, r3, #2
  401000:	4413      	add	r3, r2
  401002:	005b      	lsls	r3, r3, #1
  401004:	1aca      	subs	r2, r1, r3
  401006:	0213      	lsls	r3, r2, #8
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  401008:	4303      	orrs	r3, r0
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40100a:	697a      	ldr	r2, [r7, #20]
  40100c:	4313      	orrs	r3, r2
  40100e:	617b      	str	r3, [r7, #20]

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401010:	687b      	ldr	r3, [r7, #4]
  401012:	4a2d      	ldr	r2, [pc, #180]	; (4010c8 <rtc_set_date+0x138>)
  401014:	fba2 2303 	umull	r2, r3, r2, r3
  401018:	08db      	lsrs	r3, r3, #3
  40101a:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40101c:	6879      	ldr	r1, [r7, #4]
  40101e:	4b2a      	ldr	r3, [pc, #168]	; (4010c8 <rtc_set_date+0x138>)
  401020:	fba3 2301 	umull	r2, r3, r3, r1
  401024:	08da      	lsrs	r2, r3, #3
  401026:	4613      	mov	r3, r2
  401028:	009b      	lsls	r3, r3, #2
  40102a:	4413      	add	r3, r2
  40102c:	005b      	lsls	r3, r3, #1
  40102e:	1aca      	subs	r2, r1, r3
  401030:	0413      	lsls	r3, r2, #16
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401032:	4303      	orrs	r3, r0
  401034:	697a      	ldr	r2, [r7, #20]
  401036:	4313      	orrs	r3, r2
  401038:	617b      	str	r3, [r7, #20]

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40103a:	6a3b      	ldr	r3, [r7, #32]
  40103c:	055b      	lsls	r3, r3, #21
  40103e:	697a      	ldr	r2, [r7, #20]
  401040:	4313      	orrs	r3, r2
  401042:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401044:	683b      	ldr	r3, [r7, #0]
  401046:	4a20      	ldr	r2, [pc, #128]	; (4010c8 <rtc_set_date+0x138>)
  401048:	fba2 2303 	umull	r2, r3, r2, r3
  40104c:	08db      	lsrs	r3, r3, #3
  40104e:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  401050:	6839      	ldr	r1, [r7, #0]
  401052:	4b1d      	ldr	r3, [pc, #116]	; (4010c8 <rtc_set_date+0x138>)
  401054:	fba3 2301 	umull	r2, r3, r3, r1
  401058:	08da      	lsrs	r2, r3, #3
  40105a:	4613      	mov	r3, r2
  40105c:	009b      	lsls	r3, r3, #2
  40105e:	4413      	add	r3, r2
  401060:	005b      	lsls	r3, r3, #1
  401062:	1aca      	subs	r2, r1, r3
  401064:	0613      	lsls	r3, r2, #24
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401066:	4303      	orrs	r3, r0
  401068:	697a      	ldr	r2, [r7, #20]
  40106a:	4313      	orrs	r3, r2
  40106c:	617b      	str	r3, [r7, #20]

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40106e:	68fb      	ldr	r3, [r7, #12]
  401070:	681b      	ldr	r3, [r3, #0]
  401072:	f043 0202 	orr.w	r2, r3, #2
  401076:	68fb      	ldr	r3, [r7, #12]
  401078:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40107a:	bf00      	nop
  40107c:	68fb      	ldr	r3, [r7, #12]
  40107e:	699b      	ldr	r3, [r3, #24]
  401080:	f003 0301 	and.w	r3, r3, #1
  401084:	2b01      	cmp	r3, #1
  401086:	d1f9      	bne.n	40107c <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  401088:	68fb      	ldr	r3, [r7, #12]
  40108a:	2201      	movs	r2, #1
  40108c:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  40108e:	68fb      	ldr	r3, [r7, #12]
  401090:	697a      	ldr	r2, [r7, #20]
  401092:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  401094:	68fb      	ldr	r3, [r7, #12]
  401096:	681b      	ldr	r3, [r3, #0]
  401098:	f023 0202 	bic.w	r2, r3, #2
  40109c:	68fb      	ldr	r3, [r7, #12]
  40109e:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4010a0:	68fb      	ldr	r3, [r7, #12]
  4010a2:	69db      	ldr	r3, [r3, #28]
  4010a4:	f043 0204 	orr.w	r2, r3, #4
  4010a8:	68fb      	ldr	r3, [r7, #12]
  4010aa:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4010ac:	68fb      	ldr	r3, [r7, #12]
  4010ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4010b0:	f003 0302 	and.w	r3, r3, #2
}
  4010b4:	4618      	mov	r0, r3
  4010b6:	371c      	adds	r7, #28
  4010b8:	46bd      	mov	sp, r7
  4010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010be:	4770      	bx	lr
  4010c0:	10624dd3 	.word	0x10624dd3
  4010c4:	51eb851f 	.word	0x51eb851f
  4010c8:	cccccccd 	.word	0xcccccccd

004010cc <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  4010cc:	b480      	push	{r7}
  4010ce:	b087      	sub	sp, #28
  4010d0:	af00      	add	r7, sp, #0
  4010d2:	60f8      	str	r0, [r7, #12]
  4010d4:	60b9      	str	r1, [r7, #8]
  4010d6:	607a      	str	r2, [r7, #4]
  4010d8:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  4010da:	2300      	movs	r3, #0
  4010dc:	617b      	str	r3, [r7, #20]

	/* Month alarm setting */
	if (ul_month_flag) {
  4010de:	68bb      	ldr	r3, [r7, #8]
  4010e0:	2b00      	cmp	r3, #0
  4010e2:	d014      	beq.n	40110e <rtc_set_date_alarm+0x42>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4010e4:	687b      	ldr	r3, [r7, #4]
  4010e6:	4a22      	ldr	r2, [pc, #136]	; (401170 <rtc_set_date_alarm+0xa4>)
  4010e8:	fba2 2303 	umull	r2, r3, r2, r3
  4010ec:	08db      	lsrs	r3, r3, #3
  4010ee:	0518      	lsls	r0, r3, #20
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4010f0:	6879      	ldr	r1, [r7, #4]
  4010f2:	4b1f      	ldr	r3, [pc, #124]	; (401170 <rtc_set_date_alarm+0xa4>)
  4010f4:	fba3 2301 	umull	r2, r3, r3, r1
  4010f8:	08da      	lsrs	r2, r3, #3
  4010fa:	4613      	mov	r3, r2
  4010fc:	009b      	lsls	r3, r3, #2
  4010fe:	4413      	add	r3, r2
  401100:	005b      	lsls	r3, r3, #1
  401102:	1aca      	subs	r2, r1, r3
  401104:	0413      	lsls	r3, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401106:	4303      	orrs	r3, r0
  401108:	697a      	ldr	r2, [r7, #20]
  40110a:	4313      	orrs	r3, r2
  40110c:	617b      	str	r3, [r7, #20]
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40110e:	683b      	ldr	r3, [r7, #0]
  401110:	2b00      	cmp	r3, #0
  401112:	d014      	beq.n	40113e <rtc_set_date_alarm+0x72>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401114:	6a3b      	ldr	r3, [r7, #32]
  401116:	4a16      	ldr	r2, [pc, #88]	; (401170 <rtc_set_date_alarm+0xa4>)
  401118:	fba2 2303 	umull	r2, r3, r2, r3
  40111c:	08db      	lsrs	r3, r3, #3
  40111e:	0718      	lsls	r0, r3, #28
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  401120:	6a39      	ldr	r1, [r7, #32]
  401122:	4b13      	ldr	r3, [pc, #76]	; (401170 <rtc_set_date_alarm+0xa4>)
  401124:	fba3 2301 	umull	r2, r3, r3, r1
  401128:	08da      	lsrs	r2, r3, #3
  40112a:	4613      	mov	r3, r2
  40112c:	009b      	lsls	r3, r3, #2
  40112e:	4413      	add	r3, r2
  401130:	005b      	lsls	r3, r3, #1
  401132:	1aca      	subs	r2, r1, r3
  401134:	0613      	lsls	r3, r2, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401136:	4303      	orrs	r3, r0
  401138:	697a      	ldr	r2, [r7, #20]
  40113a:	4313      	orrs	r3, r2
  40113c:	617b      	str	r3, [r7, #20]
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  40113e:	68fb      	ldr	r3, [r7, #12]
  401140:	695a      	ldr	r2, [r3, #20]
  401142:	4b0c      	ldr	r3, [pc, #48]	; (401174 <rtc_set_date_alarm+0xa8>)
  401144:	4013      	ands	r3, r2
  401146:	68fa      	ldr	r2, [r7, #12]
  401148:	6153      	str	r3, [r2, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  40114a:	68fb      	ldr	r3, [r7, #12]
  40114c:	697a      	ldr	r2, [r7, #20]
  40114e:	615a      	str	r2, [r3, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  401150:	68fb      	ldr	r3, [r7, #12]
  401152:	695a      	ldr	r2, [r3, #20]
  401154:	4b08      	ldr	r3, [pc, #32]	; (401178 <rtc_set_date_alarm+0xac>)
  401156:	4313      	orrs	r3, r2
  401158:	68fa      	ldr	r2, [r7, #12]
  40115a:	6153      	str	r3, [r2, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  40115c:	68fb      	ldr	r3, [r7, #12]
  40115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401160:	f003 0308 	and.w	r3, r3, #8
}
  401164:	4618      	mov	r0, r3
  401166:	371c      	adds	r7, #28
  401168:	46bd      	mov	sp, r7
  40116a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40116e:	4770      	bx	lr
  401170:	cccccccd 	.word	0xcccccccd
  401174:	7f7fffff 	.word	0x7f7fffff
  401178:	80800000 	.word	0x80800000

0040117c <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  40117c:	b480      	push	{r7}
  40117e:	b083      	sub	sp, #12
  401180:	af00      	add	r7, sp, #0
  401182:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  401184:	687b      	ldr	r3, [r7, #4]
  401186:	699b      	ldr	r3, [r3, #24]
}
  401188:	4618      	mov	r0, r3
  40118a:	370c      	adds	r7, #12
  40118c:	46bd      	mov	sp, r7
  40118e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401192:	4770      	bx	lr

00401194 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  401194:	b480      	push	{r7}
  401196:	b083      	sub	sp, #12
  401198:	af00      	add	r7, sp, #0
  40119a:	6078      	str	r0, [r7, #4]
  40119c:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  40119e:	687b      	ldr	r3, [r7, #4]
  4011a0:	683a      	ldr	r2, [r7, #0]
  4011a2:	61da      	str	r2, [r3, #28]
}
  4011a4:	bf00      	nop
  4011a6:	370c      	adds	r7, #12
  4011a8:	46bd      	mov	sp, r7
  4011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ae:	4770      	bx	lr

004011b0 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4011b0:	b480      	push	{r7}
  4011b2:	b083      	sub	sp, #12
  4011b4:	af00      	add	r7, sp, #0
  4011b6:	6078      	str	r0, [r7, #4]
  4011b8:	460b      	mov	r3, r1
  4011ba:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4011bc:	887a      	ldrh	r2, [r7, #2]
  4011be:	4b07      	ldr	r3, [pc, #28]	; (4011dc <rtt_init+0x2c>)
  4011c0:	681b      	ldr	r3, [r3, #0]
  4011c2:	4313      	orrs	r3, r2
  4011c4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4011c8:	687b      	ldr	r3, [r7, #4]
  4011ca:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  4011cc:	2300      	movs	r3, #0
}
  4011ce:	4618      	mov	r0, r3
  4011d0:	370c      	adds	r7, #12
  4011d2:	46bd      	mov	sp, r7
  4011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d8:	4770      	bx	lr
  4011da:	bf00      	nop
  4011dc:	204004c8 	.word	0x204004c8

004011e0 <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  4011e0:	b480      	push	{r7}
  4011e2:	b083      	sub	sp, #12
  4011e4:	af00      	add	r7, sp, #0
  4011e6:	6078      	str	r0, [r7, #4]
  4011e8:	460b      	mov	r3, r1
  4011ea:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  4011ec:	78fb      	ldrb	r3, [r7, #3]
  4011ee:	2b00      	cmp	r3, #0
  4011f0:	d00d      	beq.n	40120e <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4011f2:	4b10      	ldr	r3, [pc, #64]	; (401234 <rtt_sel_source+0x54>)
  4011f4:	681b      	ldr	r3, [r3, #0]
  4011f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4011fa:	4a0e      	ldr	r2, [pc, #56]	; (401234 <rtt_sel_source+0x54>)
  4011fc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4011fe:	687b      	ldr	r3, [r7, #4]
  401200:	681a      	ldr	r2, [r3, #0]
  401202:	4b0c      	ldr	r3, [pc, #48]	; (401234 <rtt_sel_source+0x54>)
  401204:	681b      	ldr	r3, [r3, #0]
  401206:	431a      	orrs	r2, r3
  401208:	687b      	ldr	r3, [r7, #4]
  40120a:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  40120c:	e00c      	b.n	401228 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40120e:	4b09      	ldr	r3, [pc, #36]	; (401234 <rtt_sel_source+0x54>)
  401210:	681b      	ldr	r3, [r3, #0]
  401212:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  401216:	4a07      	ldr	r2, [pc, #28]	; (401234 <rtt_sel_source+0x54>)
  401218:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40121a:	687b      	ldr	r3, [r7, #4]
  40121c:	681a      	ldr	r2, [r3, #0]
  40121e:	4b05      	ldr	r3, [pc, #20]	; (401234 <rtt_sel_source+0x54>)
  401220:	681b      	ldr	r3, [r3, #0]
  401222:	431a      	orrs	r2, r3
  401224:	687b      	ldr	r3, [r7, #4]
  401226:	601a      	str	r2, [r3, #0]
}
  401228:	bf00      	nop
  40122a:	370c      	adds	r7, #12
  40122c:	46bd      	mov	sp, r7
  40122e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401232:	4770      	bx	lr
  401234:	204004c8 	.word	0x204004c8

00401238 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  401238:	b480      	push	{r7}
  40123a:	b085      	sub	sp, #20
  40123c:	af00      	add	r7, sp, #0
  40123e:	6078      	str	r0, [r7, #4]
  401240:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  401242:	687b      	ldr	r3, [r7, #4]
  401244:	681b      	ldr	r3, [r3, #0]
  401246:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  401248:	68fa      	ldr	r2, [r7, #12]
  40124a:	683b      	ldr	r3, [r7, #0]
  40124c:	4313      	orrs	r3, r2
  40124e:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  401250:	4b06      	ldr	r3, [pc, #24]	; (40126c <rtt_enable_interrupt+0x34>)
  401252:	681b      	ldr	r3, [r3, #0]
  401254:	68fa      	ldr	r2, [r7, #12]
  401256:	4313      	orrs	r3, r2
  401258:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  40125a:	687b      	ldr	r3, [r7, #4]
  40125c:	68fa      	ldr	r2, [r7, #12]
  40125e:	601a      	str	r2, [r3, #0]
}
  401260:	bf00      	nop
  401262:	3714      	adds	r7, #20
  401264:	46bd      	mov	sp, r7
  401266:	f85d 7b04 	ldr.w	r7, [sp], #4
  40126a:	4770      	bx	lr
  40126c:	204004c8 	.word	0x204004c8

00401270 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  401270:	b480      	push	{r7}
  401272:	b085      	sub	sp, #20
  401274:	af00      	add	r7, sp, #0
  401276:	6078      	str	r0, [r7, #4]
  401278:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  40127a:	2300      	movs	r3, #0
  40127c:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  40127e:	687b      	ldr	r3, [r7, #4]
  401280:	681b      	ldr	r3, [r3, #0]
  401282:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  401284:	683b      	ldr	r3, [r7, #0]
  401286:	43db      	mvns	r3, r3
  401288:	68fa      	ldr	r2, [r7, #12]
  40128a:	4013      	ands	r3, r2
  40128c:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40128e:	4b07      	ldr	r3, [pc, #28]	; (4012ac <rtt_disable_interrupt+0x3c>)
  401290:	681b      	ldr	r3, [r3, #0]
  401292:	68fa      	ldr	r2, [r7, #12]
  401294:	4313      	orrs	r3, r2
  401296:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  401298:	687b      	ldr	r3, [r7, #4]
  40129a:	68fa      	ldr	r2, [r7, #12]
  40129c:	601a      	str	r2, [r3, #0]
}
  40129e:	bf00      	nop
  4012a0:	3714      	adds	r7, #20
  4012a2:	46bd      	mov	sp, r7
  4012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012a8:	4770      	bx	lr
  4012aa:	bf00      	nop
  4012ac:	204004c8 	.word	0x204004c8

004012b0 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  4012b0:	b480      	push	{r7}
  4012b2:	b085      	sub	sp, #20
  4012b4:	af00      	add	r7, sp, #0
  4012b6:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  4012b8:	687b      	ldr	r3, [r7, #4]
  4012ba:	689b      	ldr	r3, [r3, #8]
  4012bc:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  4012be:	e002      	b.n	4012c6 <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  4012c0:	687b      	ldr	r3, [r7, #4]
  4012c2:	689b      	ldr	r3, [r3, #8]
  4012c4:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  4012c6:	687b      	ldr	r3, [r7, #4]
  4012c8:	689a      	ldr	r2, [r3, #8]
  4012ca:	68fb      	ldr	r3, [r7, #12]
  4012cc:	429a      	cmp	r2, r3
  4012ce:	d1f7      	bne.n	4012c0 <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  4012d0:	68fb      	ldr	r3, [r7, #12]
}
  4012d2:	4618      	mov	r0, r3
  4012d4:	3714      	adds	r7, #20
  4012d6:	46bd      	mov	sp, r7
  4012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012dc:	4770      	bx	lr

004012de <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  4012de:	b480      	push	{r7}
  4012e0:	b083      	sub	sp, #12
  4012e2:	af00      	add	r7, sp, #0
  4012e4:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  4012e6:	687b      	ldr	r3, [r7, #4]
  4012e8:	68db      	ldr	r3, [r3, #12]
}
  4012ea:	4618      	mov	r0, r3
  4012ec:	370c      	adds	r7, #12
  4012ee:	46bd      	mov	sp, r7
  4012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012f4:	4770      	bx	lr
	...

004012f8 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  4012f8:	b580      	push	{r7, lr}
  4012fa:	b084      	sub	sp, #16
  4012fc:	af00      	add	r7, sp, #0
  4012fe:	6078      	str	r0, [r7, #4]
  401300:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  401302:	687b      	ldr	r3, [r7, #4]
  401304:	681b      	ldr	r3, [r3, #0]
  401306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40130a:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  40130c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401310:	480d      	ldr	r0, [pc, #52]	; (401348 <rtt_write_alarm_time+0x50>)
  401312:	4b0e      	ldr	r3, [pc, #56]	; (40134c <rtt_write_alarm_time+0x54>)
  401314:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  401316:	683b      	ldr	r3, [r7, #0]
  401318:	2b00      	cmp	r3, #0
  40131a:	d104      	bne.n	401326 <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  40131c:	687b      	ldr	r3, [r7, #4]
  40131e:	f04f 32ff 	mov.w	r2, #4294967295
  401322:	605a      	str	r2, [r3, #4]
  401324:	e003      	b.n	40132e <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  401326:	683b      	ldr	r3, [r7, #0]
  401328:	1e5a      	subs	r2, r3, #1
  40132a:	687b      	ldr	r3, [r7, #4]
  40132c:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  40132e:	68fb      	ldr	r3, [r7, #12]
  401330:	2b00      	cmp	r3, #0
  401332:	d004      	beq.n	40133e <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  401334:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401338:	4803      	ldr	r0, [pc, #12]	; (401348 <rtt_write_alarm_time+0x50>)
  40133a:	4b05      	ldr	r3, [pc, #20]	; (401350 <rtt_write_alarm_time+0x58>)
  40133c:	4798      	blx	r3
	}

	return 0;
  40133e:	2300      	movs	r3, #0
}
  401340:	4618      	mov	r0, r3
  401342:	3710      	adds	r7, #16
  401344:	46bd      	mov	sp, r7
  401346:	bd80      	pop	{r7, pc}
  401348:	400e1830 	.word	0x400e1830
  40134c:	00401271 	.word	0x00401271
  401350:	00401239 	.word	0x00401239

00401354 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  401354:	b480      	push	{r7}
  401356:	b087      	sub	sp, #28
  401358:	af00      	add	r7, sp, #0
  40135a:	60f8      	str	r0, [r7, #12]
  40135c:	60b9      	str	r1, [r7, #8]
  40135e:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401360:	68fa      	ldr	r2, [r7, #12]
  401362:	68bb      	ldr	r3, [r7, #8]
  401364:	019b      	lsls	r3, r3, #6
  401366:	4413      	add	r3, r2
  401368:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40136a:	697b      	ldr	r3, [r7, #20]
  40136c:	2202      	movs	r2, #2
  40136e:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401370:	697b      	ldr	r3, [r7, #20]
  401372:	f04f 32ff 	mov.w	r2, #4294967295
  401376:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401378:	697b      	ldr	r3, [r7, #20]
  40137a:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40137c:	697b      	ldr	r3, [r7, #20]
  40137e:	687a      	ldr	r2, [r7, #4]
  401380:	605a      	str	r2, [r3, #4]
}
  401382:	bf00      	nop
  401384:	371c      	adds	r7, #28
  401386:	46bd      	mov	sp, r7
  401388:	f85d 7b04 	ldr.w	r7, [sp], #4
  40138c:	4770      	bx	lr

0040138e <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40138e:	b480      	push	{r7}
  401390:	b083      	sub	sp, #12
  401392:	af00      	add	r7, sp, #0
  401394:	6078      	str	r0, [r7, #4]
  401396:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  401398:	687a      	ldr	r2, [r7, #4]
  40139a:	683b      	ldr	r3, [r7, #0]
  40139c:	019b      	lsls	r3, r3, #6
  40139e:	4413      	add	r3, r2
  4013a0:	2205      	movs	r2, #5
  4013a2:	601a      	str	r2, [r3, #0]
}
  4013a4:	bf00      	nop
  4013a6:	370c      	adds	r7, #12
  4013a8:	46bd      	mov	sp, r7
  4013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013ae:	4770      	bx	lr

004013b0 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4013b0:	b480      	push	{r7}
  4013b2:	b085      	sub	sp, #20
  4013b4:	af00      	add	r7, sp, #0
  4013b6:	60f8      	str	r0, [r7, #12]
  4013b8:	60b9      	str	r1, [r7, #8]
  4013ba:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4013bc:	68fa      	ldr	r2, [r7, #12]
  4013be:	68bb      	ldr	r3, [r7, #8]
  4013c0:	019b      	lsls	r3, r3, #6
  4013c2:	4413      	add	r3, r2
  4013c4:	331c      	adds	r3, #28
  4013c6:	687a      	ldr	r2, [r7, #4]
  4013c8:	601a      	str	r2, [r3, #0]
}
  4013ca:	bf00      	nop
  4013cc:	3714      	adds	r7, #20
  4013ce:	46bd      	mov	sp, r7
  4013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013d4:	4770      	bx	lr

004013d6 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4013d6:	b480      	push	{r7}
  4013d8:	b087      	sub	sp, #28
  4013da:	af00      	add	r7, sp, #0
  4013dc:	60f8      	str	r0, [r7, #12]
  4013de:	60b9      	str	r1, [r7, #8]
  4013e0:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4013e2:	68fa      	ldr	r2, [r7, #12]
  4013e4:	68bb      	ldr	r3, [r7, #8]
  4013e6:	019b      	lsls	r3, r3, #6
  4013e8:	4413      	add	r3, r2
  4013ea:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4013ec:	697b      	ldr	r3, [r7, #20]
  4013ee:	687a      	ldr	r2, [r7, #4]
  4013f0:	625a      	str	r2, [r3, #36]	; 0x24
}
  4013f2:	bf00      	nop
  4013f4:	371c      	adds	r7, #28
  4013f6:	46bd      	mov	sp, r7
  4013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013fc:	4770      	bx	lr

004013fe <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4013fe:	b480      	push	{r7}
  401400:	b085      	sub	sp, #20
  401402:	af00      	add	r7, sp, #0
  401404:	6078      	str	r0, [r7, #4]
  401406:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401408:	687a      	ldr	r2, [r7, #4]
  40140a:	683b      	ldr	r3, [r7, #0]
  40140c:	019b      	lsls	r3, r3, #6
  40140e:	4413      	add	r3, r2
  401410:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  401412:	68fb      	ldr	r3, [r7, #12]
  401414:	6a1b      	ldr	r3, [r3, #32]
}
  401416:	4618      	mov	r0, r3
  401418:	3714      	adds	r7, #20
  40141a:	46bd      	mov	sp, r7
  40141c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401420:	4770      	bx	lr

00401422 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  401422:	b480      	push	{r7}
  401424:	b08d      	sub	sp, #52	; 0x34
  401426:	af00      	add	r7, sp, #0
  401428:	60f8      	str	r0, [r7, #12]
  40142a:	60b9      	str	r1, [r7, #8]
  40142c:	607a      	str	r2, [r7, #4]
  40142e:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401430:	2302      	movs	r3, #2
  401432:	613b      	str	r3, [r7, #16]
  401434:	2308      	movs	r3, #8
  401436:	617b      	str	r3, [r7, #20]
  401438:	2320      	movs	r3, #32
  40143a:	61bb      	str	r3, [r7, #24]
  40143c:	2380      	movs	r3, #128	; 0x80
  40143e:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  401440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401442:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401444:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401446:	2300      	movs	r3, #0
  401448:	62fb      	str	r3, [r7, #44]	; 0x2c
  40144a:	e01a      	b.n	401482 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  40144c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40144e:	009b      	lsls	r3, r3, #2
  401450:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401454:	4413      	add	r3, r2
  401456:	f853 3c20 	ldr.w	r3, [r3, #-32]
  40145a:	68ba      	ldr	r2, [r7, #8]
  40145c:	fbb2 f3f3 	udiv	r3, r2, r3
  401460:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401462:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401464:	0c1b      	lsrs	r3, r3, #16
  401466:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  401468:	68fa      	ldr	r2, [r7, #12]
  40146a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40146c:	429a      	cmp	r2, r3
  40146e:	d901      	bls.n	401474 <tc_find_mck_divisor+0x52>
			return 0;
  401470:	2300      	movs	r3, #0
  401472:	e023      	b.n	4014bc <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401474:	68fa      	ldr	r2, [r7, #12]
  401476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401478:	429a      	cmp	r2, r3
  40147a:	d206      	bcs.n	40148a <tc_find_mck_divisor+0x68>
			ul_index++) {
  40147c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40147e:	3301      	adds	r3, #1
  401480:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  401482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401484:	2b04      	cmp	r3, #4
  401486:	d9e1      	bls.n	40144c <tc_find_mck_divisor+0x2a>
  401488:	e000      	b.n	40148c <tc_find_mck_divisor+0x6a>
			break;
  40148a:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  40148c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40148e:	2b04      	cmp	r3, #4
  401490:	d901      	bls.n	401496 <tc_find_mck_divisor+0x74>
		return 0;
  401492:	2300      	movs	r3, #0
  401494:	e012      	b.n	4014bc <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  401496:	687b      	ldr	r3, [r7, #4]
  401498:	2b00      	cmp	r3, #0
  40149a:	d008      	beq.n	4014ae <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  40149c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40149e:	009b      	lsls	r3, r3, #2
  4014a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4014a4:	4413      	add	r3, r2
  4014a6:	f853 2c20 	ldr.w	r2, [r3, #-32]
  4014aa:	687b      	ldr	r3, [r7, #4]
  4014ac:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  4014ae:	683b      	ldr	r3, [r7, #0]
  4014b0:	2b00      	cmp	r3, #0
  4014b2:	d002      	beq.n	4014ba <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  4014b4:	683b      	ldr	r3, [r7, #0]
  4014b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4014b8:	601a      	str	r2, [r3, #0]
	}

	return 1;
  4014ba:	2301      	movs	r3, #1
}
  4014bc:	4618      	mov	r0, r3
  4014be:	3734      	adds	r7, #52	; 0x34
  4014c0:	46bd      	mov	sp, r7
  4014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014c6:	4770      	bx	lr

004014c8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4014c8:	b480      	push	{r7}
  4014ca:	b083      	sub	sp, #12
  4014cc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4014ce:	f3ef 8310 	mrs	r3, PRIMASK
  4014d2:	607b      	str	r3, [r7, #4]
  return(result);
  4014d4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4014d6:	2b00      	cmp	r3, #0
  4014d8:	bf0c      	ite	eq
  4014da:	2301      	moveq	r3, #1
  4014dc:	2300      	movne	r3, #0
  4014de:	b2db      	uxtb	r3, r3
  4014e0:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4014e2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4014e4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4014e8:	4b04      	ldr	r3, [pc, #16]	; (4014fc <cpu_irq_save+0x34>)
  4014ea:	2200      	movs	r2, #0
  4014ec:	701a      	strb	r2, [r3, #0]
	return flags;
  4014ee:	683b      	ldr	r3, [r7, #0]
}
  4014f0:	4618      	mov	r0, r3
  4014f2:	370c      	adds	r7, #12
  4014f4:	46bd      	mov	sp, r7
  4014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014fa:	4770      	bx	lr
  4014fc:	2040000a 	.word	0x2040000a

00401500 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401500:	b480      	push	{r7}
  401502:	b083      	sub	sp, #12
  401504:	af00      	add	r7, sp, #0
  401506:	6078      	str	r0, [r7, #4]
	return (flags);
  401508:	687b      	ldr	r3, [r7, #4]
  40150a:	2b00      	cmp	r3, #0
  40150c:	bf14      	ite	ne
  40150e:	2301      	movne	r3, #1
  401510:	2300      	moveq	r3, #0
  401512:	b2db      	uxtb	r3, r3
}
  401514:	4618      	mov	r0, r3
  401516:	370c      	adds	r7, #12
  401518:	46bd      	mov	sp, r7
  40151a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151e:	4770      	bx	lr

00401520 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401520:	b580      	push	{r7, lr}
  401522:	b082      	sub	sp, #8
  401524:	af00      	add	r7, sp, #0
  401526:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401528:	6878      	ldr	r0, [r7, #4]
  40152a:	4b07      	ldr	r3, [pc, #28]	; (401548 <cpu_irq_restore+0x28>)
  40152c:	4798      	blx	r3
  40152e:	4603      	mov	r3, r0
  401530:	2b00      	cmp	r3, #0
  401532:	d005      	beq.n	401540 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401534:	4b05      	ldr	r3, [pc, #20]	; (40154c <cpu_irq_restore+0x2c>)
  401536:	2201      	movs	r2, #1
  401538:	701a      	strb	r2, [r3, #0]
  40153a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40153e:	b662      	cpsie	i
}
  401540:	bf00      	nop
  401542:	3708      	adds	r7, #8
  401544:	46bd      	mov	sp, r7
  401546:	bd80      	pop	{r7, pc}
  401548:	00401501 	.word	0x00401501
  40154c:	2040000a 	.word	0x2040000a

00401550 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401550:	b580      	push	{r7, lr}
  401552:	b084      	sub	sp, #16
  401554:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401556:	4b1e      	ldr	r3, [pc, #120]	; (4015d0 <Reset_Handler+0x80>)
  401558:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40155a:	4b1e      	ldr	r3, [pc, #120]	; (4015d4 <Reset_Handler+0x84>)
  40155c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40155e:	68fa      	ldr	r2, [r7, #12]
  401560:	68bb      	ldr	r3, [r7, #8]
  401562:	429a      	cmp	r2, r3
  401564:	d00c      	beq.n	401580 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401566:	e007      	b.n	401578 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401568:	68bb      	ldr	r3, [r7, #8]
  40156a:	1d1a      	adds	r2, r3, #4
  40156c:	60ba      	str	r2, [r7, #8]
  40156e:	68fa      	ldr	r2, [r7, #12]
  401570:	1d11      	adds	r1, r2, #4
  401572:	60f9      	str	r1, [r7, #12]
  401574:	6812      	ldr	r2, [r2, #0]
  401576:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401578:	68bb      	ldr	r3, [r7, #8]
  40157a:	4a17      	ldr	r2, [pc, #92]	; (4015d8 <Reset_Handler+0x88>)
  40157c:	4293      	cmp	r3, r2
  40157e:	d3f3      	bcc.n	401568 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401580:	4b16      	ldr	r3, [pc, #88]	; (4015dc <Reset_Handler+0x8c>)
  401582:	60bb      	str	r3, [r7, #8]
  401584:	e004      	b.n	401590 <Reset_Handler+0x40>
                *pDest++ = 0;
  401586:	68bb      	ldr	r3, [r7, #8]
  401588:	1d1a      	adds	r2, r3, #4
  40158a:	60ba      	str	r2, [r7, #8]
  40158c:	2200      	movs	r2, #0
  40158e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401590:	68bb      	ldr	r3, [r7, #8]
  401592:	4a13      	ldr	r2, [pc, #76]	; (4015e0 <Reset_Handler+0x90>)
  401594:	4293      	cmp	r3, r2
  401596:	d3f6      	bcc.n	401586 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401598:	4b12      	ldr	r3, [pc, #72]	; (4015e4 <Reset_Handler+0x94>)
  40159a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40159c:	4a12      	ldr	r2, [pc, #72]	; (4015e8 <Reset_Handler+0x98>)
  40159e:	68fb      	ldr	r3, [r7, #12]
  4015a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4015a4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4015a6:	4b11      	ldr	r3, [pc, #68]	; (4015ec <Reset_Handler+0x9c>)
  4015a8:	4798      	blx	r3
  4015aa:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4015ac:	4a10      	ldr	r2, [pc, #64]	; (4015f0 <Reset_Handler+0xa0>)
  4015ae:	4b10      	ldr	r3, [pc, #64]	; (4015f0 <Reset_Handler+0xa0>)
  4015b0:	681b      	ldr	r3, [r3, #0]
  4015b2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4015b6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4015b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4015bc:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4015c0:	6878      	ldr	r0, [r7, #4]
  4015c2:	4b0c      	ldr	r3, [pc, #48]	; (4015f4 <Reset_Handler+0xa4>)
  4015c4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4015c6:	4b0c      	ldr	r3, [pc, #48]	; (4015f8 <Reset_Handler+0xa8>)
  4015c8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4015ca:	4b0c      	ldr	r3, [pc, #48]	; (4015fc <Reset_Handler+0xac>)
  4015cc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4015ce:	e7fe      	b.n	4015ce <Reset_Handler+0x7e>
  4015d0:	004025f0 	.word	0x004025f0
  4015d4:	20400000 	.word	0x20400000
  4015d8:	2040043c 	.word	0x2040043c
  4015dc:	2040043c 	.word	0x2040043c
  4015e0:	204004f4 	.word	0x204004f4
  4015e4:	00400000 	.word	0x00400000
  4015e8:	e000ed00 	.word	0xe000ed00
  4015ec:	004014c9 	.word	0x004014c9
  4015f0:	e000ed88 	.word	0xe000ed88
  4015f4:	00401521 	.word	0x00401521
  4015f8:	00402435 	.word	0x00402435
  4015fc:	00401ff5 	.word	0x00401ff5

00401600 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401600:	b480      	push	{r7}
  401602:	af00      	add	r7, sp, #0
        while (1) {
  401604:	e7fe      	b.n	401604 <Dummy_Handler+0x4>
	...

00401608 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401608:	b480      	push	{r7}
  40160a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40160c:	4b52      	ldr	r3, [pc, #328]	; (401758 <SystemCoreClockUpdate+0x150>)
  40160e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401610:	f003 0303 	and.w	r3, r3, #3
  401614:	2b01      	cmp	r3, #1
  401616:	d014      	beq.n	401642 <SystemCoreClockUpdate+0x3a>
  401618:	2b01      	cmp	r3, #1
  40161a:	d302      	bcc.n	401622 <SystemCoreClockUpdate+0x1a>
  40161c:	2b02      	cmp	r3, #2
  40161e:	d038      	beq.n	401692 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401620:	e07a      	b.n	401718 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401622:	4b4e      	ldr	r3, [pc, #312]	; (40175c <SystemCoreClockUpdate+0x154>)
  401624:	695b      	ldr	r3, [r3, #20]
  401626:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40162a:	2b00      	cmp	r3, #0
  40162c:	d004      	beq.n	401638 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40162e:	4b4c      	ldr	r3, [pc, #304]	; (401760 <SystemCoreClockUpdate+0x158>)
  401630:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401634:	601a      	str	r2, [r3, #0]
    break;
  401636:	e06f      	b.n	401718 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401638:	4b49      	ldr	r3, [pc, #292]	; (401760 <SystemCoreClockUpdate+0x158>)
  40163a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40163e:	601a      	str	r2, [r3, #0]
    break;
  401640:	e06a      	b.n	401718 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401642:	4b45      	ldr	r3, [pc, #276]	; (401758 <SystemCoreClockUpdate+0x150>)
  401644:	6a1b      	ldr	r3, [r3, #32]
  401646:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40164a:	2b00      	cmp	r3, #0
  40164c:	d003      	beq.n	401656 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40164e:	4b44      	ldr	r3, [pc, #272]	; (401760 <SystemCoreClockUpdate+0x158>)
  401650:	4a44      	ldr	r2, [pc, #272]	; (401764 <SystemCoreClockUpdate+0x15c>)
  401652:	601a      	str	r2, [r3, #0]
    break;
  401654:	e060      	b.n	401718 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401656:	4b42      	ldr	r3, [pc, #264]	; (401760 <SystemCoreClockUpdate+0x158>)
  401658:	4a43      	ldr	r2, [pc, #268]	; (401768 <SystemCoreClockUpdate+0x160>)
  40165a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40165c:	4b3e      	ldr	r3, [pc, #248]	; (401758 <SystemCoreClockUpdate+0x150>)
  40165e:	6a1b      	ldr	r3, [r3, #32]
  401660:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401664:	2b10      	cmp	r3, #16
  401666:	d004      	beq.n	401672 <SystemCoreClockUpdate+0x6a>
  401668:	2b20      	cmp	r3, #32
  40166a:	d008      	beq.n	40167e <SystemCoreClockUpdate+0x76>
  40166c:	2b00      	cmp	r3, #0
  40166e:	d00e      	beq.n	40168e <SystemCoreClockUpdate+0x86>
          break;
  401670:	e00e      	b.n	401690 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401672:	4b3b      	ldr	r3, [pc, #236]	; (401760 <SystemCoreClockUpdate+0x158>)
  401674:	681b      	ldr	r3, [r3, #0]
  401676:	005b      	lsls	r3, r3, #1
  401678:	4a39      	ldr	r2, [pc, #228]	; (401760 <SystemCoreClockUpdate+0x158>)
  40167a:	6013      	str	r3, [r2, #0]
          break;
  40167c:	e008      	b.n	401690 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40167e:	4b38      	ldr	r3, [pc, #224]	; (401760 <SystemCoreClockUpdate+0x158>)
  401680:	681a      	ldr	r2, [r3, #0]
  401682:	4613      	mov	r3, r2
  401684:	005b      	lsls	r3, r3, #1
  401686:	4413      	add	r3, r2
  401688:	4a35      	ldr	r2, [pc, #212]	; (401760 <SystemCoreClockUpdate+0x158>)
  40168a:	6013      	str	r3, [r2, #0]
          break;
  40168c:	e000      	b.n	401690 <SystemCoreClockUpdate+0x88>
          break;
  40168e:	bf00      	nop
    break;
  401690:	e042      	b.n	401718 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401692:	4b31      	ldr	r3, [pc, #196]	; (401758 <SystemCoreClockUpdate+0x150>)
  401694:	6a1b      	ldr	r3, [r3, #32]
  401696:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40169a:	2b00      	cmp	r3, #0
  40169c:	d003      	beq.n	4016a6 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40169e:	4b30      	ldr	r3, [pc, #192]	; (401760 <SystemCoreClockUpdate+0x158>)
  4016a0:	4a30      	ldr	r2, [pc, #192]	; (401764 <SystemCoreClockUpdate+0x15c>)
  4016a2:	601a      	str	r2, [r3, #0]
  4016a4:	e01c      	b.n	4016e0 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4016a6:	4b2e      	ldr	r3, [pc, #184]	; (401760 <SystemCoreClockUpdate+0x158>)
  4016a8:	4a2f      	ldr	r2, [pc, #188]	; (401768 <SystemCoreClockUpdate+0x160>)
  4016aa:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4016ac:	4b2a      	ldr	r3, [pc, #168]	; (401758 <SystemCoreClockUpdate+0x150>)
  4016ae:	6a1b      	ldr	r3, [r3, #32]
  4016b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016b4:	2b10      	cmp	r3, #16
  4016b6:	d004      	beq.n	4016c2 <SystemCoreClockUpdate+0xba>
  4016b8:	2b20      	cmp	r3, #32
  4016ba:	d008      	beq.n	4016ce <SystemCoreClockUpdate+0xc6>
  4016bc:	2b00      	cmp	r3, #0
  4016be:	d00e      	beq.n	4016de <SystemCoreClockUpdate+0xd6>
          break;
  4016c0:	e00e      	b.n	4016e0 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4016c2:	4b27      	ldr	r3, [pc, #156]	; (401760 <SystemCoreClockUpdate+0x158>)
  4016c4:	681b      	ldr	r3, [r3, #0]
  4016c6:	005b      	lsls	r3, r3, #1
  4016c8:	4a25      	ldr	r2, [pc, #148]	; (401760 <SystemCoreClockUpdate+0x158>)
  4016ca:	6013      	str	r3, [r2, #0]
          break;
  4016cc:	e008      	b.n	4016e0 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4016ce:	4b24      	ldr	r3, [pc, #144]	; (401760 <SystemCoreClockUpdate+0x158>)
  4016d0:	681a      	ldr	r2, [r3, #0]
  4016d2:	4613      	mov	r3, r2
  4016d4:	005b      	lsls	r3, r3, #1
  4016d6:	4413      	add	r3, r2
  4016d8:	4a21      	ldr	r2, [pc, #132]	; (401760 <SystemCoreClockUpdate+0x158>)
  4016da:	6013      	str	r3, [r2, #0]
          break;
  4016dc:	e000      	b.n	4016e0 <SystemCoreClockUpdate+0xd8>
          break;
  4016de:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4016e0:	4b1d      	ldr	r3, [pc, #116]	; (401758 <SystemCoreClockUpdate+0x150>)
  4016e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016e4:	f003 0303 	and.w	r3, r3, #3
  4016e8:	2b02      	cmp	r3, #2
  4016ea:	d114      	bne.n	401716 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4016ec:	4b1a      	ldr	r3, [pc, #104]	; (401758 <SystemCoreClockUpdate+0x150>)
  4016ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4016f0:	0c1b      	lsrs	r3, r3, #16
  4016f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4016f6:	3301      	adds	r3, #1
  4016f8:	4a19      	ldr	r2, [pc, #100]	; (401760 <SystemCoreClockUpdate+0x158>)
  4016fa:	6812      	ldr	r2, [r2, #0]
  4016fc:	fb02 f303 	mul.w	r3, r2, r3
  401700:	4a17      	ldr	r2, [pc, #92]	; (401760 <SystemCoreClockUpdate+0x158>)
  401702:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401704:	4b14      	ldr	r3, [pc, #80]	; (401758 <SystemCoreClockUpdate+0x150>)
  401706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401708:	b2db      	uxtb	r3, r3
  40170a:	4a15      	ldr	r2, [pc, #84]	; (401760 <SystemCoreClockUpdate+0x158>)
  40170c:	6812      	ldr	r2, [r2, #0]
  40170e:	fbb2 f3f3 	udiv	r3, r2, r3
  401712:	4a13      	ldr	r2, [pc, #76]	; (401760 <SystemCoreClockUpdate+0x158>)
  401714:	6013      	str	r3, [r2, #0]
    break;
  401716:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401718:	4b0f      	ldr	r3, [pc, #60]	; (401758 <SystemCoreClockUpdate+0x150>)
  40171a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40171c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401720:	2b70      	cmp	r3, #112	; 0x70
  401722:	d108      	bne.n	401736 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401724:	4b0e      	ldr	r3, [pc, #56]	; (401760 <SystemCoreClockUpdate+0x158>)
  401726:	681b      	ldr	r3, [r3, #0]
  401728:	4a10      	ldr	r2, [pc, #64]	; (40176c <SystemCoreClockUpdate+0x164>)
  40172a:	fba2 2303 	umull	r2, r3, r2, r3
  40172e:	085b      	lsrs	r3, r3, #1
  401730:	4a0b      	ldr	r2, [pc, #44]	; (401760 <SystemCoreClockUpdate+0x158>)
  401732:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401734:	e00a      	b.n	40174c <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401736:	4b08      	ldr	r3, [pc, #32]	; (401758 <SystemCoreClockUpdate+0x150>)
  401738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40173a:	091b      	lsrs	r3, r3, #4
  40173c:	f003 0307 	and.w	r3, r3, #7
  401740:	4a07      	ldr	r2, [pc, #28]	; (401760 <SystemCoreClockUpdate+0x158>)
  401742:	6812      	ldr	r2, [r2, #0]
  401744:	fa22 f303 	lsr.w	r3, r2, r3
  401748:	4a05      	ldr	r2, [pc, #20]	; (401760 <SystemCoreClockUpdate+0x158>)
  40174a:	6013      	str	r3, [r2, #0]
}
  40174c:	bf00      	nop
  40174e:	46bd      	mov	sp, r7
  401750:	f85d 7b04 	ldr.w	r7, [sp], #4
  401754:	4770      	bx	lr
  401756:	bf00      	nop
  401758:	400e0600 	.word	0x400e0600
  40175c:	400e1810 	.word	0x400e1810
  401760:	2040000c 	.word	0x2040000c
  401764:	00b71b00 	.word	0x00b71b00
  401768:	003d0900 	.word	0x003d0900
  40176c:	aaaaaaab 	.word	0xaaaaaaab

00401770 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401770:	b480      	push	{r7}
  401772:	b083      	sub	sp, #12
  401774:	af00      	add	r7, sp, #0
  401776:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401778:	687b      	ldr	r3, [r7, #4]
  40177a:	4a19      	ldr	r2, [pc, #100]	; (4017e0 <system_init_flash+0x70>)
  40177c:	4293      	cmp	r3, r2
  40177e:	d804      	bhi.n	40178a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401780:	4b18      	ldr	r3, [pc, #96]	; (4017e4 <system_init_flash+0x74>)
  401782:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401786:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401788:	e023      	b.n	4017d2 <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40178a:	687b      	ldr	r3, [r7, #4]
  40178c:	4a16      	ldr	r2, [pc, #88]	; (4017e8 <system_init_flash+0x78>)
  40178e:	4293      	cmp	r3, r2
  401790:	d803      	bhi.n	40179a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401792:	4b14      	ldr	r3, [pc, #80]	; (4017e4 <system_init_flash+0x74>)
  401794:	4a15      	ldr	r2, [pc, #84]	; (4017ec <system_init_flash+0x7c>)
  401796:	601a      	str	r2, [r3, #0]
}
  401798:	e01b      	b.n	4017d2 <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40179a:	687b      	ldr	r3, [r7, #4]
  40179c:	4a14      	ldr	r2, [pc, #80]	; (4017f0 <system_init_flash+0x80>)
  40179e:	4293      	cmp	r3, r2
  4017a0:	d803      	bhi.n	4017aa <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4017a2:	4b10      	ldr	r3, [pc, #64]	; (4017e4 <system_init_flash+0x74>)
  4017a4:	4a13      	ldr	r2, [pc, #76]	; (4017f4 <system_init_flash+0x84>)
  4017a6:	601a      	str	r2, [r3, #0]
}
  4017a8:	e013      	b.n	4017d2 <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4017aa:	687b      	ldr	r3, [r7, #4]
  4017ac:	4a12      	ldr	r2, [pc, #72]	; (4017f8 <system_init_flash+0x88>)
  4017ae:	4293      	cmp	r3, r2
  4017b0:	d803      	bhi.n	4017ba <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4017b2:	4b0c      	ldr	r3, [pc, #48]	; (4017e4 <system_init_flash+0x74>)
  4017b4:	4a11      	ldr	r2, [pc, #68]	; (4017fc <system_init_flash+0x8c>)
  4017b6:	601a      	str	r2, [r3, #0]
}
  4017b8:	e00b      	b.n	4017d2 <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4017ba:	687b      	ldr	r3, [r7, #4]
  4017bc:	4a10      	ldr	r2, [pc, #64]	; (401800 <system_init_flash+0x90>)
  4017be:	4293      	cmp	r3, r2
  4017c0:	d804      	bhi.n	4017cc <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4017c2:	4b08      	ldr	r3, [pc, #32]	; (4017e4 <system_init_flash+0x74>)
  4017c4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4017c8:	601a      	str	r2, [r3, #0]
}
  4017ca:	e002      	b.n	4017d2 <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4017cc:	4b05      	ldr	r3, [pc, #20]	; (4017e4 <system_init_flash+0x74>)
  4017ce:	4a0d      	ldr	r2, [pc, #52]	; (401804 <system_init_flash+0x94>)
  4017d0:	601a      	str	r2, [r3, #0]
}
  4017d2:	bf00      	nop
  4017d4:	370c      	adds	r7, #12
  4017d6:	46bd      	mov	sp, r7
  4017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017dc:	4770      	bx	lr
  4017de:	bf00      	nop
  4017e0:	01312cff 	.word	0x01312cff
  4017e4:	400e0c00 	.word	0x400e0c00
  4017e8:	026259ff 	.word	0x026259ff
  4017ec:	04000100 	.word	0x04000100
  4017f0:	039386ff 	.word	0x039386ff
  4017f4:	04000200 	.word	0x04000200
  4017f8:	04c4b3ff 	.word	0x04c4b3ff
  4017fc:	04000300 	.word	0x04000300
  401800:	05f5e0ff 	.word	0x05f5e0ff
  401804:	04000500 	.word	0x04000500

00401808 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401808:	b480      	push	{r7}
  40180a:	b083      	sub	sp, #12
  40180c:	af00      	add	r7, sp, #0
  40180e:	4603      	mov	r3, r0
  401810:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401812:	4909      	ldr	r1, [pc, #36]	; (401838 <NVIC_EnableIRQ+0x30>)
  401814:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401818:	095b      	lsrs	r3, r3, #5
  40181a:	79fa      	ldrb	r2, [r7, #7]
  40181c:	f002 021f 	and.w	r2, r2, #31
  401820:	2001      	movs	r0, #1
  401822:	fa00 f202 	lsl.w	r2, r0, r2
  401826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40182a:	bf00      	nop
  40182c:	370c      	adds	r7, #12
  40182e:	46bd      	mov	sp, r7
  401830:	f85d 7b04 	ldr.w	r7, [sp], #4
  401834:	4770      	bx	lr
  401836:	bf00      	nop
  401838:	e000e100 	.word	0xe000e100

0040183c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40183c:	b480      	push	{r7}
  40183e:	b083      	sub	sp, #12
  401840:	af00      	add	r7, sp, #0
  401842:	4603      	mov	r3, r0
  401844:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401846:	4909      	ldr	r1, [pc, #36]	; (40186c <NVIC_DisableIRQ+0x30>)
  401848:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40184c:	095b      	lsrs	r3, r3, #5
  40184e:	79fa      	ldrb	r2, [r7, #7]
  401850:	f002 021f 	and.w	r2, r2, #31
  401854:	2001      	movs	r0, #1
  401856:	fa00 f202 	lsl.w	r2, r0, r2
  40185a:	3320      	adds	r3, #32
  40185c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401860:	bf00      	nop
  401862:	370c      	adds	r7, #12
  401864:	46bd      	mov	sp, r7
  401866:	f85d 7b04 	ldr.w	r7, [sp], #4
  40186a:	4770      	bx	lr
  40186c:	e000e100 	.word	0xe000e100

00401870 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401870:	b480      	push	{r7}
  401872:	b083      	sub	sp, #12
  401874:	af00      	add	r7, sp, #0
  401876:	4603      	mov	r3, r0
  401878:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40187a:	4909      	ldr	r1, [pc, #36]	; (4018a0 <NVIC_ClearPendingIRQ+0x30>)
  40187c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401880:	095b      	lsrs	r3, r3, #5
  401882:	79fa      	ldrb	r2, [r7, #7]
  401884:	f002 021f 	and.w	r2, r2, #31
  401888:	2001      	movs	r0, #1
  40188a:	fa00 f202 	lsl.w	r2, r0, r2
  40188e:	3360      	adds	r3, #96	; 0x60
  401890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401894:	bf00      	nop
  401896:	370c      	adds	r7, #12
  401898:	46bd      	mov	sp, r7
  40189a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40189e:	4770      	bx	lr
  4018a0:	e000e100 	.word	0xe000e100

004018a4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4018a4:	b480      	push	{r7}
  4018a6:	b083      	sub	sp, #12
  4018a8:	af00      	add	r7, sp, #0
  4018aa:	4603      	mov	r3, r0
  4018ac:	6039      	str	r1, [r7, #0]
  4018ae:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4018b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4018b4:	2b00      	cmp	r3, #0
  4018b6:	da0b      	bge.n	4018d0 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4018b8:	490d      	ldr	r1, [pc, #52]	; (4018f0 <NVIC_SetPriority+0x4c>)
  4018ba:	79fb      	ldrb	r3, [r7, #7]
  4018bc:	f003 030f 	and.w	r3, r3, #15
  4018c0:	3b04      	subs	r3, #4
  4018c2:	683a      	ldr	r2, [r7, #0]
  4018c4:	b2d2      	uxtb	r2, r2
  4018c6:	0152      	lsls	r2, r2, #5
  4018c8:	b2d2      	uxtb	r2, r2
  4018ca:	440b      	add	r3, r1
  4018cc:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4018ce:	e009      	b.n	4018e4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4018d0:	4908      	ldr	r1, [pc, #32]	; (4018f4 <NVIC_SetPriority+0x50>)
  4018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4018d6:	683a      	ldr	r2, [r7, #0]
  4018d8:	b2d2      	uxtb	r2, r2
  4018da:	0152      	lsls	r2, r2, #5
  4018dc:	b2d2      	uxtb	r2, r2
  4018de:	440b      	add	r3, r1
  4018e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4018e4:	bf00      	nop
  4018e6:	370c      	adds	r7, #12
  4018e8:	46bd      	mov	sp, r7
  4018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018ee:	4770      	bx	lr
  4018f0:	e000ed00 	.word	0xe000ed00
  4018f4:	e000e100 	.word	0xe000e100

004018f8 <osc_get_rate>:
{
  4018f8:	b480      	push	{r7}
  4018fa:	b083      	sub	sp, #12
  4018fc:	af00      	add	r7, sp, #0
  4018fe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401900:	687b      	ldr	r3, [r7, #4]
  401902:	2b07      	cmp	r3, #7
  401904:	d825      	bhi.n	401952 <osc_get_rate+0x5a>
  401906:	a201      	add	r2, pc, #4	; (adr r2, 40190c <osc_get_rate+0x14>)
  401908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40190c:	0040192d 	.word	0x0040192d
  401910:	00401933 	.word	0x00401933
  401914:	00401939 	.word	0x00401939
  401918:	0040193f 	.word	0x0040193f
  40191c:	00401943 	.word	0x00401943
  401920:	00401947 	.word	0x00401947
  401924:	0040194b 	.word	0x0040194b
  401928:	0040194f 	.word	0x0040194f
		return OSC_SLCK_32K_RC_HZ;
  40192c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401930:	e010      	b.n	401954 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401932:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401936:	e00d      	b.n	401954 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401938:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40193c:	e00a      	b.n	401954 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40193e:	4b08      	ldr	r3, [pc, #32]	; (401960 <osc_get_rate+0x68>)
  401940:	e008      	b.n	401954 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401942:	4b08      	ldr	r3, [pc, #32]	; (401964 <osc_get_rate+0x6c>)
  401944:	e006      	b.n	401954 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401946:	4b08      	ldr	r3, [pc, #32]	; (401968 <osc_get_rate+0x70>)
  401948:	e004      	b.n	401954 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40194a:	4b07      	ldr	r3, [pc, #28]	; (401968 <osc_get_rate+0x70>)
  40194c:	e002      	b.n	401954 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40194e:	4b06      	ldr	r3, [pc, #24]	; (401968 <osc_get_rate+0x70>)
  401950:	e000      	b.n	401954 <osc_get_rate+0x5c>
	return 0;
  401952:	2300      	movs	r3, #0
}
  401954:	4618      	mov	r0, r3
  401956:	370c      	adds	r7, #12
  401958:	46bd      	mov	sp, r7
  40195a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40195e:	4770      	bx	lr
  401960:	003d0900 	.word	0x003d0900
  401964:	007a1200 	.word	0x007a1200
  401968:	00b71b00 	.word	0x00b71b00

0040196c <sysclk_get_main_hz>:
{
  40196c:	b580      	push	{r7, lr}
  40196e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401970:	2006      	movs	r0, #6
  401972:	4b05      	ldr	r3, [pc, #20]	; (401988 <sysclk_get_main_hz+0x1c>)
  401974:	4798      	blx	r3
  401976:	4602      	mov	r2, r0
  401978:	4613      	mov	r3, r2
  40197a:	009b      	lsls	r3, r3, #2
  40197c:	4413      	add	r3, r2
  40197e:	009a      	lsls	r2, r3, #2
  401980:	4413      	add	r3, r2
}
  401982:	4618      	mov	r0, r3
  401984:	bd80      	pop	{r7, pc}
  401986:	bf00      	nop
  401988:	004018f9 	.word	0x004018f9

0040198c <sysclk_get_cpu_hz>:
{
  40198c:	b580      	push	{r7, lr}
  40198e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401990:	4b02      	ldr	r3, [pc, #8]	; (40199c <sysclk_get_cpu_hz+0x10>)
  401992:	4798      	blx	r3
  401994:	4603      	mov	r3, r0
}
  401996:	4618      	mov	r0, r3
  401998:	bd80      	pop	{r7, pc}
  40199a:	bf00      	nop
  40199c:	0040196d 	.word	0x0040196d

004019a0 <RTC_Handler>:
* \brief Interrupt handler for the RTC. Refresh the display.
*/

// RTC
void RTC_Handler(void)
{
  4019a0:	b580      	push	{r7, lr}
  4019a2:	b082      	sub	sp, #8
  4019a4:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  4019a6:	4816      	ldr	r0, [pc, #88]	; (401a00 <RTC_Handler+0x60>)
  4019a8:	4b16      	ldr	r3, [pc, #88]	; (401a04 <RTC_Handler+0x64>)
  4019aa:	4798      	blx	r3
  4019ac:	6078      	str	r0, [r7, #4]
	/*
	*  Verifica por qual motivo entrou
	*  na interrupcao, se foi por segundo
	*  ou Alarm
	*/
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  4019ae:	687b      	ldr	r3, [r7, #4]
  4019b0:	f003 0304 	and.w	r3, r3, #4
  4019b4:	2b00      	cmp	r3, #0
  4019b6:	d003      	beq.n	4019c0 <RTC_Handler+0x20>
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  4019b8:	2104      	movs	r1, #4
  4019ba:	4811      	ldr	r0, [pc, #68]	; (401a00 <RTC_Handler+0x60>)
  4019bc:	4b12      	ldr	r3, [pc, #72]	; (401a08 <RTC_Handler+0x68>)
  4019be:	4798      	blx	r3
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  4019c0:	687b      	ldr	r3, [r7, #4]
  4019c2:	f003 0302 	and.w	r3, r3, #2
  4019c6:	2b00      	cmp	r3, #0
  4019c8:	d006      	beq.n	4019d8 <RTC_Handler+0x38>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  4019ca:	2102      	movs	r1, #2
  4019cc:	480c      	ldr	r0, [pc, #48]	; (401a00 <RTC_Handler+0x60>)
  4019ce:	4b0e      	ldr	r3, [pc, #56]	; (401a08 <RTC_Handler+0x68>)
  4019d0:	4798      	blx	r3
      flag_rtc = 1;
  4019d2:	4b0e      	ldr	r3, [pc, #56]	; (401a0c <RTC_Handler+0x6c>)
  4019d4:	2201      	movs	r2, #1
  4019d6:	701a      	strb	r2, [r3, #0]
	}
	
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  4019d8:	2101      	movs	r1, #1
  4019da:	4809      	ldr	r0, [pc, #36]	; (401a00 <RTC_Handler+0x60>)
  4019dc:	4b0a      	ldr	r3, [pc, #40]	; (401a08 <RTC_Handler+0x68>)
  4019de:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  4019e0:	2108      	movs	r1, #8
  4019e2:	4807      	ldr	r0, [pc, #28]	; (401a00 <RTC_Handler+0x60>)
  4019e4:	4b08      	ldr	r3, [pc, #32]	; (401a08 <RTC_Handler+0x68>)
  4019e6:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  4019e8:	2110      	movs	r1, #16
  4019ea:	4805      	ldr	r0, [pc, #20]	; (401a00 <RTC_Handler+0x60>)
  4019ec:	4b06      	ldr	r3, [pc, #24]	; (401a08 <RTC_Handler+0x68>)
  4019ee:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  4019f0:	2120      	movs	r1, #32
  4019f2:	4803      	ldr	r0, [pc, #12]	; (401a00 <RTC_Handler+0x60>)
  4019f4:	4b04      	ldr	r3, [pc, #16]	; (401a08 <RTC_Handler+0x68>)
  4019f6:	4798      	blx	r3
}
  4019f8:	bf00      	nop
  4019fa:	3708      	adds	r7, #8
  4019fc:	46bd      	mov	sp, r7
  4019fe:	bd80      	pop	{r7, pc}
  401a00:	400e1860 	.word	0x400e1860
  401a04:	0040117d 	.word	0x0040117d
  401a08:	00401195 	.word	0x00401195
  401a0c:	204004cc 	.word	0x204004cc

00401a10 <TC1_Handler>:
}

/**
*  Interrupt handler for TC1 interrupt.
*/
void TC1_Handler(void){
  401a10:	b580      	push	{r7, lr}
  401a12:	b082      	sub	sp, #8
  401a14:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401a16:	2101      	movs	r1, #1
  401a18:	4806      	ldr	r0, [pc, #24]	; (401a34 <TC1_Handler+0x24>)
  401a1a:	4b07      	ldr	r3, [pc, #28]	; (401a38 <TC1_Handler+0x28>)
  401a1c:	4798      	blx	r3
  401a1e:	4603      	mov	r3, r0
  401a20:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401a22:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */
	flag_tc = 1;
  401a24:	4b05      	ldr	r3, [pc, #20]	; (401a3c <TC1_Handler+0x2c>)
  401a26:	2201      	movs	r2, #1
  401a28:	701a      	strb	r2, [r3, #0]
}
  401a2a:	bf00      	nop
  401a2c:	3708      	adds	r7, #8
  401a2e:	46bd      	mov	sp, r7
  401a30:	bd80      	pop	{r7, pc}
  401a32:	bf00      	nop
  401a34:	4000c000 	.word	0x4000c000
  401a38:	004013ff 	.word	0x004013ff
  401a3c:	204004cd 	.word	0x204004cd

00401a40 <RTT_Handler>:

// RTT
void RTT_Handler(void)
{
  401a40:	b580      	push	{r7, lr}
  401a42:	b082      	sub	sp, #8
  401a44:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  401a46:	480a      	ldr	r0, [pc, #40]	; (401a70 <RTT_Handler+0x30>)
  401a48:	4b0a      	ldr	r3, [pc, #40]	; (401a74 <RTT_Handler+0x34>)
  401a4a:	4798      	blx	r3
  401a4c:	6078      	str	r0, [r7, #4]

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {  }

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  401a4e:	687b      	ldr	r3, [r7, #4]
  401a50:	f003 0301 	and.w	r3, r3, #1
  401a54:	2b00      	cmp	r3, #0
  401a56:	d007      	beq.n	401a68 <RTT_Handler+0x28>
		pin_toggle(LED_PIO_RTT, LED_IDX_RTT_MASK);    // BLINK Led
  401a58:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401a5c:	4806      	ldr	r0, [pc, #24]	; (401a78 <RTT_Handler+0x38>)
  401a5e:	4b07      	ldr	r3, [pc, #28]	; (401a7c <RTT_Handler+0x3c>)
  401a60:	4798      	blx	r3
		f_rtt_alarme = true;                  // flag RTT alarme
  401a62:	4b07      	ldr	r3, [pc, #28]	; (401a80 <RTT_Handler+0x40>)
  401a64:	2201      	movs	r2, #1
  401a66:	701a      	strb	r2, [r3, #0]
	}
}
  401a68:	bf00      	nop
  401a6a:	3708      	adds	r7, #8
  401a6c:	46bd      	mov	sp, r7
  401a6e:	bd80      	pop	{r7, pc}
  401a70:	400e1830 	.word	0x400e1830
  401a74:	004012df 	.word	0x004012df
  401a78:	400e1200 	.word	0x400e1200
  401a7c:	00401ef1 	.word	0x00401ef1
  401a80:	204004ce 	.word	0x204004ce

00401a84 <pisca_led>:
/* Funcoes                                                              */
/************************************************************************/

// RTC
// pisca led N vez no periodo T
void pisca_led(int n, int t){
  401a84:	b5f0      	push	{r4, r5, r6, r7, lr}
  401a86:	b085      	sub	sp, #20
  401a88:	af00      	add	r7, sp, #0
  401a8a:	6078      	str	r0, [r7, #4]
  401a8c:	6039      	str	r1, [r7, #0]
  for (int i=0;i<n;i++){
  401a8e:	2300      	movs	r3, #0
  401a90:	60fb      	str	r3, [r7, #12]
  401a92:	e08e      	b.n	401bb2 <pisca_led+0x12e>
    pio_clear(LED_PIO, LED_IDX_MASK);
  401a94:	f44f 7180 	mov.w	r1, #256	; 0x100
  401a98:	484a      	ldr	r0, [pc, #296]	; (401bc4 <pisca_led+0x140>)
  401a9a:	4b4b      	ldr	r3, [pc, #300]	; (401bc8 <pisca_led+0x144>)
  401a9c:	4798      	blx	r3
    delay_ms(t);
  401a9e:	683b      	ldr	r3, [r7, #0]
  401aa0:	2b00      	cmp	r3, #0
  401aa2:	d026      	beq.n	401af2 <pisca_led+0x6e>
  401aa4:	683b      	ldr	r3, [r7, #0]
  401aa6:	461d      	mov	r5, r3
  401aa8:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401aac:	4b47      	ldr	r3, [pc, #284]	; (401bcc <pisca_led+0x148>)
  401aae:	4798      	blx	r3
  401ab0:	4603      	mov	r3, r0
  401ab2:	f04f 0400 	mov.w	r4, #0
  401ab6:	fb03 f106 	mul.w	r1, r3, r6
  401aba:	fb05 f204 	mul.w	r2, r5, r4
  401abe:	440a      	add	r2, r1
  401ac0:	fba5 3403 	umull	r3, r4, r5, r3
  401ac4:	4422      	add	r2, r4
  401ac6:	4614      	mov	r4, r2
  401ac8:	f241 712b 	movw	r1, #5931	; 0x172b
  401acc:	f04f 0200 	mov.w	r2, #0
  401ad0:	185d      	adds	r5, r3, r1
  401ad2:	eb44 0602 	adc.w	r6, r4, r2
  401ad6:	4628      	mov	r0, r5
  401ad8:	4631      	mov	r1, r6
  401ada:	4c3d      	ldr	r4, [pc, #244]	; (401bd0 <pisca_led+0x14c>)
  401adc:	f241 722c 	movw	r2, #5932	; 0x172c
  401ae0:	f04f 0300 	mov.w	r3, #0
  401ae4:	47a0      	blx	r4
  401ae6:	4603      	mov	r3, r0
  401ae8:	460c      	mov	r4, r1
  401aea:	4618      	mov	r0, r3
  401aec:	4b39      	ldr	r3, [pc, #228]	; (401bd4 <pisca_led+0x150>)
  401aee:	4798      	blx	r3
  401af0:	e016      	b.n	401b20 <pisca_led+0x9c>
  401af2:	4b36      	ldr	r3, [pc, #216]	; (401bcc <pisca_led+0x148>)
  401af4:	4798      	blx	r3
  401af6:	4603      	mov	r3, r0
  401af8:	f04f 0400 	mov.w	r4, #0
  401afc:	4936      	ldr	r1, [pc, #216]	; (401bd8 <pisca_led+0x154>)
  401afe:	f04f 0200 	mov.w	r2, #0
  401b02:	185d      	adds	r5, r3, r1
  401b04:	eb44 0602 	adc.w	r6, r4, r2
  401b08:	4628      	mov	r0, r5
  401b0a:	4631      	mov	r1, r6
  401b0c:	4c30      	ldr	r4, [pc, #192]	; (401bd0 <pisca_led+0x14c>)
  401b0e:	4a33      	ldr	r2, [pc, #204]	; (401bdc <pisca_led+0x158>)
  401b10:	f04f 0300 	mov.w	r3, #0
  401b14:	47a0      	blx	r4
  401b16:	4603      	mov	r3, r0
  401b18:	460c      	mov	r4, r1
  401b1a:	4618      	mov	r0, r3
  401b1c:	4b2d      	ldr	r3, [pc, #180]	; (401bd4 <pisca_led+0x150>)
  401b1e:	4798      	blx	r3
    pio_set(LED_PIO, LED_IDX_MASK);
  401b20:	f44f 7180 	mov.w	r1, #256	; 0x100
  401b24:	4827      	ldr	r0, [pc, #156]	; (401bc4 <pisca_led+0x140>)
  401b26:	4b2e      	ldr	r3, [pc, #184]	; (401be0 <pisca_led+0x15c>)
  401b28:	4798      	blx	r3
    delay_ms(t);
  401b2a:	683b      	ldr	r3, [r7, #0]
  401b2c:	2b00      	cmp	r3, #0
  401b2e:	d026      	beq.n	401b7e <pisca_led+0xfa>
  401b30:	683b      	ldr	r3, [r7, #0]
  401b32:	461d      	mov	r5, r3
  401b34:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401b38:	4b24      	ldr	r3, [pc, #144]	; (401bcc <pisca_led+0x148>)
  401b3a:	4798      	blx	r3
  401b3c:	4603      	mov	r3, r0
  401b3e:	f04f 0400 	mov.w	r4, #0
  401b42:	fb03 f106 	mul.w	r1, r3, r6
  401b46:	fb05 f204 	mul.w	r2, r5, r4
  401b4a:	440a      	add	r2, r1
  401b4c:	fba5 3403 	umull	r3, r4, r5, r3
  401b50:	4422      	add	r2, r4
  401b52:	4614      	mov	r4, r2
  401b54:	f241 712b 	movw	r1, #5931	; 0x172b
  401b58:	f04f 0200 	mov.w	r2, #0
  401b5c:	185d      	adds	r5, r3, r1
  401b5e:	eb44 0602 	adc.w	r6, r4, r2
  401b62:	4628      	mov	r0, r5
  401b64:	4631      	mov	r1, r6
  401b66:	4c1a      	ldr	r4, [pc, #104]	; (401bd0 <pisca_led+0x14c>)
  401b68:	f241 722c 	movw	r2, #5932	; 0x172c
  401b6c:	f04f 0300 	mov.w	r3, #0
  401b70:	47a0      	blx	r4
  401b72:	4603      	mov	r3, r0
  401b74:	460c      	mov	r4, r1
  401b76:	4618      	mov	r0, r3
  401b78:	4b16      	ldr	r3, [pc, #88]	; (401bd4 <pisca_led+0x150>)
  401b7a:	4798      	blx	r3
  401b7c:	e016      	b.n	401bac <pisca_led+0x128>
  401b7e:	4b13      	ldr	r3, [pc, #76]	; (401bcc <pisca_led+0x148>)
  401b80:	4798      	blx	r3
  401b82:	4603      	mov	r3, r0
  401b84:	f04f 0400 	mov.w	r4, #0
  401b88:	4913      	ldr	r1, [pc, #76]	; (401bd8 <pisca_led+0x154>)
  401b8a:	f04f 0200 	mov.w	r2, #0
  401b8e:	185d      	adds	r5, r3, r1
  401b90:	eb44 0602 	adc.w	r6, r4, r2
  401b94:	4628      	mov	r0, r5
  401b96:	4631      	mov	r1, r6
  401b98:	4c0d      	ldr	r4, [pc, #52]	; (401bd0 <pisca_led+0x14c>)
  401b9a:	4a10      	ldr	r2, [pc, #64]	; (401bdc <pisca_led+0x158>)
  401b9c:	f04f 0300 	mov.w	r3, #0
  401ba0:	47a0      	blx	r4
  401ba2:	4603      	mov	r3, r0
  401ba4:	460c      	mov	r4, r1
  401ba6:	4618      	mov	r0, r3
  401ba8:	4b0a      	ldr	r3, [pc, #40]	; (401bd4 <pisca_led+0x150>)
  401baa:	4798      	blx	r3
  for (int i=0;i<n;i++){
  401bac:	68fb      	ldr	r3, [r7, #12]
  401bae:	3301      	adds	r3, #1
  401bb0:	60fb      	str	r3, [r7, #12]
  401bb2:	68fa      	ldr	r2, [r7, #12]
  401bb4:	687b      	ldr	r3, [r7, #4]
  401bb6:	429a      	cmp	r2, r3
  401bb8:	f6ff af6c 	blt.w	401a94 <pisca_led+0x10>
  }
}
  401bbc:	bf00      	nop
  401bbe:	3714      	adds	r7, #20
  401bc0:	46bd      	mov	sp, r7
  401bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401bc4:	400e1200 	.word	0x400e1200
  401bc8:	00400571 	.word	0x00400571
  401bcc:	0040198d 	.word	0x0040198d
  401bd0:	00402125 	.word	0x00402125
  401bd4:	20400001 	.word	0x20400001
  401bd8:	005a83df 	.word	0x005a83df
  401bdc:	005a83e0 	.word	0x005a83e0
  401be0:	00400555 	.word	0x00400555

00401be4 <LED_init>:

/**
* @Brief Inicializa o pino do LED
*/
void LED_init(int estado){
  401be4:	b590      	push	{r4, r7, lr}
  401be6:	b085      	sub	sp, #20
  401be8:	af02      	add	r7, sp, #8
  401bea:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_ID);
  401bec:	200c      	movs	r0, #12
  401bee:	4b07      	ldr	r3, [pc, #28]	; (401c0c <LED_init+0x28>)
  401bf0:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_IDX_MASK, estado, 0, 0 );
  401bf2:	687a      	ldr	r2, [r7, #4]
  401bf4:	2300      	movs	r3, #0
  401bf6:	9300      	str	r3, [sp, #0]
  401bf8:	2300      	movs	r3, #0
  401bfa:	f44f 7180 	mov.w	r1, #256	; 0x100
  401bfe:	4804      	ldr	r0, [pc, #16]	; (401c10 <LED_init+0x2c>)
  401c00:	4c04      	ldr	r4, [pc, #16]	; (401c14 <LED_init+0x30>)
  401c02:	47a0      	blx	r4
};
  401c04:	bf00      	nop
  401c06:	370c      	adds	r7, #12
  401c08:	46bd      	mov	sp, r7
  401c0a:	bd90      	pop	{r4, r7, pc}
  401c0c:	00400cb1 	.word	0x00400cb1
  401c10:	400e1200 	.word	0x400e1200
  401c14:	0040071d 	.word	0x0040071d

00401c18 <RTC_init>:

/**
* Configura o RTC para funcionar com interrupcao de alarme
*/
void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type){
  401c18:	b082      	sub	sp, #8
  401c1a:	b590      	push	{r4, r7, lr}
  401c1c:	b085      	sub	sp, #20
  401c1e:	af02      	add	r7, sp, #8
  401c20:	6078      	str	r0, [r7, #4]
  401c22:	6039      	str	r1, [r7, #0]
  401c24:	f107 0118 	add.w	r1, r7, #24
  401c28:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  401c2c:	2002      	movs	r0, #2
  401c2e:	4b1a      	ldr	r3, [pc, #104]	; (401c98 <RTC_init+0x80>)
  401c30:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  401c32:	2100      	movs	r1, #0
  401c34:	6878      	ldr	r0, [r7, #4]
  401c36:	4b19      	ldr	r3, [pc, #100]	; (401c9c <RTC_init+0x84>)
  401c38:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  401c3a:	69b9      	ldr	r1, [r7, #24]
  401c3c:	69fa      	ldr	r2, [r7, #28]
  401c3e:	6a38      	ldr	r0, [r7, #32]
  401c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c42:	9300      	str	r3, [sp, #0]
  401c44:	4603      	mov	r3, r0
  401c46:	6878      	ldr	r0, [r7, #4]
  401c48:	4c15      	ldr	r4, [pc, #84]	; (401ca0 <RTC_init+0x88>)
  401c4a:	47a0      	blx	r4
	rtc_set_time(rtc, t.hour, t.minute, t.seccond);
  401c4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  401c4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  401c52:	6878      	ldr	r0, [r7, #4]
  401c54:	4c13      	ldr	r4, [pc, #76]	; (401ca4 <RTC_init+0x8c>)
  401c56:	47a0      	blx	r4

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  401c58:	683b      	ldr	r3, [r7, #0]
  401c5a:	b25b      	sxtb	r3, r3
  401c5c:	4618      	mov	r0, r3
  401c5e:	4b12      	ldr	r3, [pc, #72]	; (401ca8 <RTC_init+0x90>)
  401c60:	4798      	blx	r3
	NVIC_ClearPendingIRQ(id_rtc);
  401c62:	683b      	ldr	r3, [r7, #0]
  401c64:	b25b      	sxtb	r3, r3
  401c66:	4618      	mov	r0, r3
  401c68:	4b10      	ldr	r3, [pc, #64]	; (401cac <RTC_init+0x94>)
  401c6a:	4798      	blx	r3
	NVIC_SetPriority(id_rtc, 0);
  401c6c:	683b      	ldr	r3, [r7, #0]
  401c6e:	b25b      	sxtb	r3, r3
  401c70:	2100      	movs	r1, #0
  401c72:	4618      	mov	r0, r3
  401c74:	4b0e      	ldr	r3, [pc, #56]	; (401cb0 <RTC_init+0x98>)
  401c76:	4798      	blx	r3
	NVIC_EnableIRQ(id_rtc);
  401c78:	683b      	ldr	r3, [r7, #0]
  401c7a:	b25b      	sxtb	r3, r3
  401c7c:	4618      	mov	r0, r3
  401c7e:	4b0d      	ldr	r3, [pc, #52]	; (401cb4 <RTC_init+0x9c>)
  401c80:	4798      	blx	r3

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  401c82:	6b79      	ldr	r1, [r7, #52]	; 0x34
  401c84:	6878      	ldr	r0, [r7, #4]
  401c86:	4b0c      	ldr	r3, [pc, #48]	; (401cb8 <RTC_init+0xa0>)
  401c88:	4798      	blx	r3
}
  401c8a:	bf00      	nop
  401c8c:	370c      	adds	r7, #12
  401c8e:	46bd      	mov	sp, r7
  401c90:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  401c94:	b002      	add	sp, #8
  401c96:	4770      	bx	lr
  401c98:	00400cb1 	.word	0x00400cb1
  401c9c:	00400d35 	.word	0x00400d35
  401ca0:	00400f91 	.word	0x00400f91
  401ca4:	00400d89 	.word	0x00400d89
  401ca8:	0040183d 	.word	0x0040183d
  401cac:	00401871 	.word	0x00401871
  401cb0:	004018a5 	.word	0x004018a5
  401cb4:	00401809 	.word	0x00401809
  401cb8:	00400d6b 	.word	0x00400d6b

00401cbc <pisca_led_TC>:

// TC
/*
 * @Brief Pisca LED placa
 */
void pisca_led_TC(int n, int t){
  401cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  401cbe:	b085      	sub	sp, #20
  401cc0:	af00      	add	r7, sp, #0
  401cc2:	6078      	str	r0, [r7, #4]
  401cc4:	6039      	str	r1, [r7, #0]
  for (int i=0;i<n;i++){
  401cc6:	2300      	movs	r3, #0
  401cc8:	60fb      	str	r3, [r7, #12]
  401cca:	e08c      	b.n	401de6 <pisca_led_TC+0x12a>
    pio_clear(LED_PIO_TC, LED_IDX_TC_MASK);
  401ccc:	2101      	movs	r1, #1
  401cce:	484a      	ldr	r0, [pc, #296]	; (401df8 <pisca_led_TC+0x13c>)
  401cd0:	4b4a      	ldr	r3, [pc, #296]	; (401dfc <pisca_led_TC+0x140>)
  401cd2:	4798      	blx	r3
    delay_ms(t);
  401cd4:	683b      	ldr	r3, [r7, #0]
  401cd6:	2b00      	cmp	r3, #0
  401cd8:	d026      	beq.n	401d28 <pisca_led_TC+0x6c>
  401cda:	683b      	ldr	r3, [r7, #0]
  401cdc:	461d      	mov	r5, r3
  401cde:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401ce2:	4b47      	ldr	r3, [pc, #284]	; (401e00 <pisca_led_TC+0x144>)
  401ce4:	4798      	blx	r3
  401ce6:	4603      	mov	r3, r0
  401ce8:	f04f 0400 	mov.w	r4, #0
  401cec:	fb03 f106 	mul.w	r1, r3, r6
  401cf0:	fb05 f204 	mul.w	r2, r5, r4
  401cf4:	440a      	add	r2, r1
  401cf6:	fba5 3403 	umull	r3, r4, r5, r3
  401cfa:	4422      	add	r2, r4
  401cfc:	4614      	mov	r4, r2
  401cfe:	f241 712b 	movw	r1, #5931	; 0x172b
  401d02:	f04f 0200 	mov.w	r2, #0
  401d06:	185d      	adds	r5, r3, r1
  401d08:	eb44 0602 	adc.w	r6, r4, r2
  401d0c:	4628      	mov	r0, r5
  401d0e:	4631      	mov	r1, r6
  401d10:	4c3c      	ldr	r4, [pc, #240]	; (401e04 <pisca_led_TC+0x148>)
  401d12:	f241 722c 	movw	r2, #5932	; 0x172c
  401d16:	f04f 0300 	mov.w	r3, #0
  401d1a:	47a0      	blx	r4
  401d1c:	4603      	mov	r3, r0
  401d1e:	460c      	mov	r4, r1
  401d20:	4618      	mov	r0, r3
  401d22:	4b39      	ldr	r3, [pc, #228]	; (401e08 <pisca_led_TC+0x14c>)
  401d24:	4798      	blx	r3
  401d26:	e016      	b.n	401d56 <pisca_led_TC+0x9a>
  401d28:	4b35      	ldr	r3, [pc, #212]	; (401e00 <pisca_led_TC+0x144>)
  401d2a:	4798      	blx	r3
  401d2c:	4603      	mov	r3, r0
  401d2e:	f04f 0400 	mov.w	r4, #0
  401d32:	4936      	ldr	r1, [pc, #216]	; (401e0c <pisca_led_TC+0x150>)
  401d34:	f04f 0200 	mov.w	r2, #0
  401d38:	185d      	adds	r5, r3, r1
  401d3a:	eb44 0602 	adc.w	r6, r4, r2
  401d3e:	4628      	mov	r0, r5
  401d40:	4631      	mov	r1, r6
  401d42:	4c30      	ldr	r4, [pc, #192]	; (401e04 <pisca_led_TC+0x148>)
  401d44:	4a32      	ldr	r2, [pc, #200]	; (401e10 <pisca_led_TC+0x154>)
  401d46:	f04f 0300 	mov.w	r3, #0
  401d4a:	47a0      	blx	r4
  401d4c:	4603      	mov	r3, r0
  401d4e:	460c      	mov	r4, r1
  401d50:	4618      	mov	r0, r3
  401d52:	4b2d      	ldr	r3, [pc, #180]	; (401e08 <pisca_led_TC+0x14c>)
  401d54:	4798      	blx	r3
    pio_set(LED_PIO_TC, LED_IDX_TC_MASK);
  401d56:	2101      	movs	r1, #1
  401d58:	4827      	ldr	r0, [pc, #156]	; (401df8 <pisca_led_TC+0x13c>)
  401d5a:	4b2e      	ldr	r3, [pc, #184]	; (401e14 <pisca_led_TC+0x158>)
  401d5c:	4798      	blx	r3
    delay_ms(t);
  401d5e:	683b      	ldr	r3, [r7, #0]
  401d60:	2b00      	cmp	r3, #0
  401d62:	d026      	beq.n	401db2 <pisca_led_TC+0xf6>
  401d64:	683b      	ldr	r3, [r7, #0]
  401d66:	461d      	mov	r5, r3
  401d68:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401d6c:	4b24      	ldr	r3, [pc, #144]	; (401e00 <pisca_led_TC+0x144>)
  401d6e:	4798      	blx	r3
  401d70:	4603      	mov	r3, r0
  401d72:	f04f 0400 	mov.w	r4, #0
  401d76:	fb03 f106 	mul.w	r1, r3, r6
  401d7a:	fb05 f204 	mul.w	r2, r5, r4
  401d7e:	440a      	add	r2, r1
  401d80:	fba5 3403 	umull	r3, r4, r5, r3
  401d84:	4422      	add	r2, r4
  401d86:	4614      	mov	r4, r2
  401d88:	f241 712b 	movw	r1, #5931	; 0x172b
  401d8c:	f04f 0200 	mov.w	r2, #0
  401d90:	185d      	adds	r5, r3, r1
  401d92:	eb44 0602 	adc.w	r6, r4, r2
  401d96:	4628      	mov	r0, r5
  401d98:	4631      	mov	r1, r6
  401d9a:	4c1a      	ldr	r4, [pc, #104]	; (401e04 <pisca_led_TC+0x148>)
  401d9c:	f241 722c 	movw	r2, #5932	; 0x172c
  401da0:	f04f 0300 	mov.w	r3, #0
  401da4:	47a0      	blx	r4
  401da6:	4603      	mov	r3, r0
  401da8:	460c      	mov	r4, r1
  401daa:	4618      	mov	r0, r3
  401dac:	4b16      	ldr	r3, [pc, #88]	; (401e08 <pisca_led_TC+0x14c>)
  401dae:	4798      	blx	r3
  401db0:	e016      	b.n	401de0 <pisca_led_TC+0x124>
  401db2:	4b13      	ldr	r3, [pc, #76]	; (401e00 <pisca_led_TC+0x144>)
  401db4:	4798      	blx	r3
  401db6:	4603      	mov	r3, r0
  401db8:	f04f 0400 	mov.w	r4, #0
  401dbc:	4913      	ldr	r1, [pc, #76]	; (401e0c <pisca_led_TC+0x150>)
  401dbe:	f04f 0200 	mov.w	r2, #0
  401dc2:	185d      	adds	r5, r3, r1
  401dc4:	eb44 0602 	adc.w	r6, r4, r2
  401dc8:	4628      	mov	r0, r5
  401dca:	4631      	mov	r1, r6
  401dcc:	4c0d      	ldr	r4, [pc, #52]	; (401e04 <pisca_led_TC+0x148>)
  401dce:	4a10      	ldr	r2, [pc, #64]	; (401e10 <pisca_led_TC+0x154>)
  401dd0:	f04f 0300 	mov.w	r3, #0
  401dd4:	47a0      	blx	r4
  401dd6:	4603      	mov	r3, r0
  401dd8:	460c      	mov	r4, r1
  401dda:	4618      	mov	r0, r3
  401ddc:	4b0a      	ldr	r3, [pc, #40]	; (401e08 <pisca_led_TC+0x14c>)
  401dde:	4798      	blx	r3
  for (int i=0;i<n;i++){
  401de0:	68fb      	ldr	r3, [r7, #12]
  401de2:	3301      	adds	r3, #1
  401de4:	60fb      	str	r3, [r7, #12]
  401de6:	68fa      	ldr	r2, [r7, #12]
  401de8:	687b      	ldr	r3, [r7, #4]
  401dea:	429a      	cmp	r2, r3
  401dec:	f6ff af6e 	blt.w	401ccc <pisca_led_TC+0x10>
  }
}
  401df0:	bf00      	nop
  401df2:	3714      	adds	r7, #20
  401df4:	46bd      	mov	sp, r7
  401df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401df8:	400e0e00 	.word	0x400e0e00
  401dfc:	00400571 	.word	0x00400571
  401e00:	0040198d 	.word	0x0040198d
  401e04:	00402125 	.word	0x00402125
  401e08:	20400001 	.word	0x20400001
  401e0c:	005a83df 	.word	0x005a83df
  401e10:	005a83e0 	.word	0x005a83e0
  401e14:	00400555 	.word	0x00400555

00401e18 <LED_init_TC>:

/**
* @Brief Inicializa o pino do LED
*/
void LED_init_TC(int estado){
  401e18:	b590      	push	{r4, r7, lr}
  401e1a:	b085      	sub	sp, #20
  401e1c:	af02      	add	r7, sp, #8
  401e1e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_TC_ID);
  401e20:	200a      	movs	r0, #10
  401e22:	4b07      	ldr	r3, [pc, #28]	; (401e40 <LED_init_TC+0x28>)
  401e24:	4798      	blx	r3
	pio_set_output(LED_PIO_TC, LED_IDX_TC_MASK, estado, 0, 0);
  401e26:	687a      	ldr	r2, [r7, #4]
  401e28:	2300      	movs	r3, #0
  401e2a:	9300      	str	r3, [sp, #0]
  401e2c:	2300      	movs	r3, #0
  401e2e:	2101      	movs	r1, #1
  401e30:	4804      	ldr	r0, [pc, #16]	; (401e44 <LED_init_TC+0x2c>)
  401e32:	4c05      	ldr	r4, [pc, #20]	; (401e48 <LED_init_TC+0x30>)
  401e34:	47a0      	blx	r4
};
  401e36:	bf00      	nop
  401e38:	370c      	adds	r7, #12
  401e3a:	46bd      	mov	sp, r7
  401e3c:	bd90      	pop	{r4, r7, pc}
  401e3e:	bf00      	nop
  401e40:	00400cb1 	.word	0x00400cb1
  401e44:	400e0e00 	.word	0x400e0e00
  401e48:	0040071d 	.word	0x0040071d

00401e4c <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401e4c:	b590      	push	{r4, r7, lr}
  401e4e:	b08b      	sub	sp, #44	; 0x2c
  401e50:	af02      	add	r7, sp, #8
  401e52:	60f8      	str	r0, [r7, #12]
  401e54:	60b9      	str	r1, [r7, #8]
  401e56:	607a      	str	r2, [r7, #4]
  401e58:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  401e5a:	4b1d      	ldr	r3, [pc, #116]	; (401ed0 <TC_init+0x84>)
  401e5c:	4798      	blx	r3
  401e5e:	61f8      	str	r0, [r7, #28]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  401e60:	68bb      	ldr	r3, [r7, #8]
  401e62:	4618      	mov	r0, r3
  401e64:	4b1b      	ldr	r3, [pc, #108]	; (401ed4 <TC_init+0x88>)
  401e66:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401e68:	6838      	ldr	r0, [r7, #0]
  401e6a:	f107 0114 	add.w	r1, r7, #20
  401e6e:	f107 0218 	add.w	r2, r7, #24
  401e72:	69fb      	ldr	r3, [r7, #28]
  401e74:	9300      	str	r3, [sp, #0]
  401e76:	460b      	mov	r3, r1
  401e78:	69f9      	ldr	r1, [r7, #28]
  401e7a:	4c17      	ldr	r4, [pc, #92]	; (401ed8 <TC_init+0x8c>)
  401e7c:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401e7e:	6879      	ldr	r1, [r7, #4]
  401e80:	697b      	ldr	r3, [r7, #20]
  401e82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401e86:	461a      	mov	r2, r3
  401e88:	68f8      	ldr	r0, [r7, #12]
  401e8a:	4b14      	ldr	r3, [pc, #80]	; (401edc <TC_init+0x90>)
  401e8c:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401e8e:	6879      	ldr	r1, [r7, #4]
  401e90:	69bb      	ldr	r3, [r7, #24]
  401e92:	69fa      	ldr	r2, [r7, #28]
  401e94:	fbb2 f2f3 	udiv	r2, r2, r3
  401e98:	683b      	ldr	r3, [r7, #0]
  401e9a:	fbb2 f3f3 	udiv	r3, r2, r3
  401e9e:	461a      	mov	r2, r3
  401ea0:	68f8      	ldr	r0, [r7, #12]
  401ea2:	4b0f      	ldr	r3, [pc, #60]	; (401ee0 <TC_init+0x94>)
  401ea4:	4798      	blx	r3

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  401ea6:	68bb      	ldr	r3, [r7, #8]
  401ea8:	b25b      	sxtb	r3, r3
  401eaa:	4618      	mov	r0, r3
  401eac:	4b0d      	ldr	r3, [pc, #52]	; (401ee4 <TC_init+0x98>)
  401eae:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  401eb0:	687b      	ldr	r3, [r7, #4]
  401eb2:	2210      	movs	r2, #16
  401eb4:	4619      	mov	r1, r3
  401eb6:	68f8      	ldr	r0, [r7, #12]
  401eb8:	4b0b      	ldr	r3, [pc, #44]	; (401ee8 <TC_init+0x9c>)
  401eba:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  401ebc:	687b      	ldr	r3, [r7, #4]
  401ebe:	4619      	mov	r1, r3
  401ec0:	68f8      	ldr	r0, [r7, #12]
  401ec2:	4b0a      	ldr	r3, [pc, #40]	; (401eec <TC_init+0xa0>)
  401ec4:	4798      	blx	r3
}
  401ec6:	bf00      	nop
  401ec8:	3724      	adds	r7, #36	; 0x24
  401eca:	46bd      	mov	sp, r7
  401ecc:	bd90      	pop	{r4, r7, pc}
  401ece:	bf00      	nop
  401ed0:	0040198d 	.word	0x0040198d
  401ed4:	00400cb1 	.word	0x00400cb1
  401ed8:	00401423 	.word	0x00401423
  401edc:	00401355 	.word	0x00401355
  401ee0:	004013b1 	.word	0x004013b1
  401ee4:	00401809 	.word	0x00401809
  401ee8:	004013d7 	.word	0x004013d7
  401eec:	0040138f 	.word	0x0040138f

00401ef0 <pin_toggle>:


// RTT
void pin_toggle(Pio *pio, uint32_t mask){
  401ef0:	b580      	push	{r7, lr}
  401ef2:	b082      	sub	sp, #8
  401ef4:	af00      	add	r7, sp, #0
  401ef6:	6078      	str	r0, [r7, #4]
  401ef8:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  401efa:	6839      	ldr	r1, [r7, #0]
  401efc:	6878      	ldr	r0, [r7, #4]
  401efe:	4b09      	ldr	r3, [pc, #36]	; (401f24 <pin_toggle+0x34>)
  401f00:	4798      	blx	r3
  401f02:	4603      	mov	r3, r0
  401f04:	2b00      	cmp	r3, #0
  401f06:	d004      	beq.n	401f12 <pin_toggle+0x22>
	pio_clear(pio, mask);
  401f08:	6839      	ldr	r1, [r7, #0]
  401f0a:	6878      	ldr	r0, [r7, #4]
  401f0c:	4b06      	ldr	r3, [pc, #24]	; (401f28 <pin_toggle+0x38>)
  401f0e:	4798      	blx	r3
	else
	pio_set(pio,mask);
}
  401f10:	e003      	b.n	401f1a <pin_toggle+0x2a>
	pio_set(pio,mask);
  401f12:	6839      	ldr	r1, [r7, #0]
  401f14:	6878      	ldr	r0, [r7, #4]
  401f16:	4b05      	ldr	r3, [pc, #20]	; (401f2c <pin_toggle+0x3c>)
  401f18:	4798      	blx	r3
}
  401f1a:	bf00      	nop
  401f1c:	3708      	adds	r7, #8
  401f1e:	46bd      	mov	sp, r7
  401f20:	bd80      	pop	{r7, pc}
  401f22:	bf00      	nop
  401f24:	0040084d 	.word	0x0040084d
  401f28:	00400571 	.word	0x00400571
  401f2c:	00400555 	.word	0x00400555

00401f30 <io_init>:

void io_init(void){
  401f30:	b598      	push	{r3, r4, r7, lr}
  401f32:	af00      	add	r7, sp, #0
	/* led */
	pmc_enable_periph_clk(LED_PIO_RTT_ID);
  401f34:	200c      	movs	r0, #12
  401f36:	4b06      	ldr	r3, [pc, #24]	; (401f50 <io_init+0x20>)
  401f38:	4798      	blx	r3
	pio_configure(LED_PIO_RTT, PIO_OUTPUT_0, LED_IDX_RTT_MASK, PIO_DEFAULT);
  401f3a:	2300      	movs	r3, #0
  401f3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401f40:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401f44:	4803      	ldr	r0, [pc, #12]	; (401f54 <io_init+0x24>)
  401f46:	4c04      	ldr	r4, [pc, #16]	; (401f58 <io_init+0x28>)
  401f48:	47a0      	blx	r4
}
  401f4a:	bf00      	nop
  401f4c:	bd98      	pop	{r3, r4, r7, pc}
  401f4e:	bf00      	nop
  401f50:	00400cb1 	.word	0x00400cb1
  401f54:	400e1200 	.word	0x400e1200
  401f58:	00400781 	.word	0x00400781

00401f5c <RTT_init>:
static float get_time_rtt(){
	uint ul_previous_time = rtt_read_timer_value(RTT);
}

static void RTT_init(uint16_t pllPreScale, uint32_t IrqNPulses)
{
  401f5c:	b580      	push	{r7, lr}
  401f5e:	b084      	sub	sp, #16
  401f60:	af00      	add	r7, sp, #0
  401f62:	4603      	mov	r3, r0
  401f64:	6039      	str	r1, [r7, #0]
  401f66:	80fb      	strh	r3, [r7, #6]
	uint32_t ul_previous_time;

	/* Configure RTT for a 1 second tick interrupt */
	rtt_sel_source(RTT, false);
  401f68:	2100      	movs	r1, #0
  401f6a:	4818      	ldr	r0, [pc, #96]	; (401fcc <RTT_init+0x70>)
  401f6c:	4b18      	ldr	r3, [pc, #96]	; (401fd0 <RTT_init+0x74>)
  401f6e:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  401f70:	88fb      	ldrh	r3, [r7, #6]
  401f72:	4619      	mov	r1, r3
  401f74:	4815      	ldr	r0, [pc, #84]	; (401fcc <RTT_init+0x70>)
  401f76:	4b17      	ldr	r3, [pc, #92]	; (401fd4 <RTT_init+0x78>)
  401f78:	4798      	blx	r3
	
	ul_previous_time = rtt_read_timer_value(RTT);
  401f7a:	4814      	ldr	r0, [pc, #80]	; (401fcc <RTT_init+0x70>)
  401f7c:	4b16      	ldr	r3, [pc, #88]	; (401fd8 <RTT_init+0x7c>)
  401f7e:	4798      	blx	r3
  401f80:	60f8      	str	r0, [r7, #12]
	while (ul_previous_time == rtt_read_timer_value(RTT));
  401f82:	bf00      	nop
  401f84:	4811      	ldr	r0, [pc, #68]	; (401fcc <RTT_init+0x70>)
  401f86:	4b14      	ldr	r3, [pc, #80]	; (401fd8 <RTT_init+0x7c>)
  401f88:	4798      	blx	r3
  401f8a:	4602      	mov	r2, r0
  401f8c:	68fb      	ldr	r3, [r7, #12]
  401f8e:	429a      	cmp	r2, r3
  401f90:	d0f8      	beq.n	401f84 <RTT_init+0x28>
	
	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401f92:	683a      	ldr	r2, [r7, #0]
  401f94:	68fb      	ldr	r3, [r7, #12]
  401f96:	4413      	add	r3, r2
  401f98:	4619      	mov	r1, r3
  401f9a:	480c      	ldr	r0, [pc, #48]	; (401fcc <RTT_init+0x70>)
  401f9c:	4b0f      	ldr	r3, [pc, #60]	; (401fdc <RTT_init+0x80>)
  401f9e:	4798      	blx	r3

	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
  401fa0:	2003      	movs	r0, #3
  401fa2:	4b0f      	ldr	r3, [pc, #60]	; (401fe0 <RTT_init+0x84>)
  401fa4:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  401fa6:	2003      	movs	r0, #3
  401fa8:	4b0e      	ldr	r3, [pc, #56]	; (401fe4 <RTT_init+0x88>)
  401faa:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 0);
  401fac:	2100      	movs	r1, #0
  401fae:	2003      	movs	r0, #3
  401fb0:	4b0d      	ldr	r3, [pc, #52]	; (401fe8 <RTT_init+0x8c>)
  401fb2:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  401fb4:	2003      	movs	r0, #3
  401fb6:	4b0d      	ldr	r3, [pc, #52]	; (401fec <RTT_init+0x90>)
  401fb8:	4798      	blx	r3
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  401fba:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401fbe:	4803      	ldr	r0, [pc, #12]	; (401fcc <RTT_init+0x70>)
  401fc0:	4b0b      	ldr	r3, [pc, #44]	; (401ff0 <RTT_init+0x94>)
  401fc2:	4798      	blx	r3
}
  401fc4:	bf00      	nop
  401fc6:	3710      	adds	r7, #16
  401fc8:	46bd      	mov	sp, r7
  401fca:	bd80      	pop	{r7, pc}
  401fcc:	400e1830 	.word	0x400e1830
  401fd0:	004011e1 	.word	0x004011e1
  401fd4:	004011b1 	.word	0x004011b1
  401fd8:	004012b1 	.word	0x004012b1
  401fdc:	004012f9 	.word	0x004012f9
  401fe0:	0040183d 	.word	0x0040183d
  401fe4:	00401871 	.word	0x00401871
  401fe8:	004018a5 	.word	0x004018a5
  401fec:	00401809 	.word	0x00401809
  401ff0:	00401239 	.word	0x00401239

00401ff4 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401ff4:	b5b0      	push	{r4, r5, r7, lr}
  401ff6:	b090      	sub	sp, #64	; 0x40
  401ff8:	af06      	add	r7, sp, #24
	/* Initialize the SAM system */
	sysclk_init();
  401ffa:	4b38      	ldr	r3, [pc, #224]	; (4020dc <main+0xe8>)
  401ffc:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401ffe:	4b38      	ldr	r3, [pc, #224]	; (4020e0 <main+0xec>)
  402000:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402004:	605a      	str	r2, [r3, #4]

	/* Configura Leds */
	LED_init(0);
  402006:	2000      	movs	r0, #0
  402008:	4b36      	ldr	r3, [pc, #216]	; (4020e4 <main+0xf0>)
  40200a:	4798      	blx	r3

	/** Configura timer TC0, canal 1 */
	TC_init(TC0, ID_TC1, 1, 4);
  40200c:	2304      	movs	r3, #4
  40200e:	2201      	movs	r2, #1
  402010:	2118      	movs	r1, #24
  402012:	4835      	ldr	r0, [pc, #212]	; (4020e8 <main+0xf4>)
  402014:	4c35      	ldr	r4, [pc, #212]	; (4020ec <main+0xf8>)
  402016:	47a0      	blx	r4
	io_init();
  402018:	4b35      	ldr	r3, [pc, #212]	; (4020f0 <main+0xfc>)
  40201a:	4798      	blx	r3

	// Inicializa RTT com IRQ no alarme.
	f_rtt_alarme = true;
  40201c:	4b35      	ldr	r3, [pc, #212]	; (4020f4 <main+0x100>)
  40201e:	2201      	movs	r2, #1
  402020:	701a      	strb	r2, [r3, #0]

	/* Configura Leds */
	LED_init_TC(0);
  402022:	2000      	movs	r0, #0
  402024:	4b34      	ldr	r3, [pc, #208]	; (4020f8 <main+0x104>)
  402026:	4798      	blx	r3

	/** Configura RTC */
  calendar rtc_initial = {2018, 3, 19, 12, 15, 45 ,1};
  402028:	4b34      	ldr	r3, [pc, #208]	; (4020fc <main+0x108>)
  40202a:	1d3c      	adds	r4, r7, #4
  40202c:	461d      	mov	r5, r3
  40202e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  402030:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  402032:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  402036:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_ALREN);
  40203a:	2302      	movs	r3, #2
  40203c:	9305      	str	r3, [sp, #20]
  40203e:	466d      	mov	r5, sp
  402040:	f107 040c 	add.w	r4, r7, #12
  402044:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  402046:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402048:	6823      	ldr	r3, [r4, #0]
  40204a:	602b      	str	r3, [r5, #0]
  40204c:	1d3b      	adds	r3, r7, #4
  40204e:	cb0c      	ldmia	r3, {r2, r3}
  402050:	2102      	movs	r1, #2
  402052:	482b      	ldr	r0, [pc, #172]	; (402100 <main+0x10c>)
  402054:	4c2b      	ldr	r4, [pc, #172]	; (402104 <main+0x110>)
  402056:	47a0      	blx	r4

	/* configura alarme do RTC */
	rtc_set_date_alarm(RTC, 1, rtc_initial.month, 1, rtc_initial.day);
  402058:	68ba      	ldr	r2, [r7, #8]
  40205a:	68fb      	ldr	r3, [r7, #12]
  40205c:	9300      	str	r3, [sp, #0]
  40205e:	2301      	movs	r3, #1
  402060:	2101      	movs	r1, #1
  402062:	4827      	ldr	r0, [pc, #156]	; (402100 <main+0x10c>)
  402064:	4c28      	ldr	r4, [pc, #160]	; (402108 <main+0x114>)
  402066:	47a0      	blx	r4
	rtc_set_time_alarm(RTC, 1, rtc_initial.hour, 1, rtc_initial.minute, 1, rtc_initial.seccond + 20);
  402068:	6979      	ldr	r1, [r7, #20]
  40206a:	69bb      	ldr	r3, [r7, #24]
  40206c:	69fa      	ldr	r2, [r7, #28]
  40206e:	3214      	adds	r2, #20
  402070:	9202      	str	r2, [sp, #8]
  402072:	2201      	movs	r2, #1
  402074:	9201      	str	r2, [sp, #4]
  402076:	9300      	str	r3, [sp, #0]
  402078:	2301      	movs	r3, #1
  40207a:	460a      	mov	r2, r1
  40207c:	2101      	movs	r1, #1
  40207e:	4820      	ldr	r0, [pc, #128]	; (402100 <main+0x10c>)
  402080:	4c22      	ldr	r4, [pc, #136]	; (40210c <main+0x118>)
  402082:	47a0      	blx	r4
	
	while (1) {
		/* Entrar em modo sleep */
    if(flag_rtc){
  402084:	4b22      	ldr	r3, [pc, #136]	; (402110 <main+0x11c>)
  402086:	781b      	ldrb	r3, [r3, #0]
  402088:	b2db      	uxtb	r3, r3
  40208a:	2b00      	cmp	r3, #0
  40208c:	d006      	beq.n	40209c <main+0xa8>
      pisca_led(5, 200);
  40208e:	21c8      	movs	r1, #200	; 0xc8
  402090:	2005      	movs	r0, #5
  402092:	4b20      	ldr	r3, [pc, #128]	; (402114 <main+0x120>)
  402094:	4798      	blx	r3
      flag_rtc = 0;
  402096:	4b1e      	ldr	r3, [pc, #120]	; (402110 <main+0x11c>)
  402098:	2200      	movs	r2, #0
  40209a:	701a      	strb	r2, [r3, #0]
    }
	if (f_rtt_alarme){
  40209c:	4b15      	ldr	r3, [pc, #84]	; (4020f4 <main+0x100>)
  40209e:	781b      	ldrb	r3, [r3, #0]
  4020a0:	b2db      	uxtb	r3, r3
  4020a2:	2b00      	cmp	r3, #0
  4020a4:	d00c      	beq.n	4020c0 <main+0xcc>
      
      /*
       * IRQ apos 4s -> 8*0.5
       */
      uint16_t pllPreScale = (int) (((float) 32768) / 4.0);
  4020a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4020aa:	84fb      	strh	r3, [r7, #38]	; 0x26
      uint32_t irqRTTvalue = 8;
  4020ac:	2308      	movs	r3, #8
  4020ae:	623b      	str	r3, [r7, #32]
      
      // reinicia RTT para gerar um novo IRQ
      RTT_init(pllPreScale, irqRTTvalue);         
  4020b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
  4020b2:	6a39      	ldr	r1, [r7, #32]
  4020b4:	4618      	mov	r0, r3
  4020b6:	4b18      	ldr	r3, [pc, #96]	; (402118 <main+0x124>)
  4020b8:	4798      	blx	r3
      
      f_rtt_alarme = false;
  4020ba:	4b0e      	ldr	r3, [pc, #56]	; (4020f4 <main+0x100>)
  4020bc:	2200      	movs	r2, #0
  4020be:	701a      	strb	r2, [r3, #0]
    }
	if(flag_tc){
  4020c0:	4b16      	ldr	r3, [pc, #88]	; (40211c <main+0x128>)
  4020c2:	781b      	ldrb	r3, [r3, #0]
  4020c4:	b2db      	uxtb	r3, r3
  4020c6:	2b00      	cmp	r3, #0
  4020c8:	d0dc      	beq.n	402084 <main+0x90>
		pisca_led_TC(1,10);
  4020ca:	210a      	movs	r1, #10
  4020cc:	2001      	movs	r0, #1
  4020ce:	4b14      	ldr	r3, [pc, #80]	; (402120 <main+0x12c>)
  4020d0:	4798      	blx	r3
		flag_tc = 0;
  4020d2:	4b12      	ldr	r3, [pc, #72]	; (40211c <main+0x128>)
  4020d4:	2200      	movs	r2, #0
  4020d6:	701a      	strb	r2, [r3, #0]
    if(flag_rtc){
  4020d8:	e7d4      	b.n	402084 <main+0x90>
  4020da:	bf00      	nop
  4020dc:	004004ad 	.word	0x004004ad
  4020e0:	400e1850 	.word	0x400e1850
  4020e4:	00401be5 	.word	0x00401be5
  4020e8:	4000c000 	.word	0x4000c000
  4020ec:	00401e4d 	.word	0x00401e4d
  4020f0:	00401f31 	.word	0x00401f31
  4020f4:	204004ce 	.word	0x204004ce
  4020f8:	00401e19 	.word	0x00401e19
  4020fc:	004025a4 	.word	0x004025a4
  402100:	400e1860 	.word	0x400e1860
  402104:	00401c19 	.word	0x00401c19
  402108:	004010cd 	.word	0x004010cd
  40210c:	00400e91 	.word	0x00400e91
  402110:	204004cc 	.word	0x204004cc
  402114:	00401a85 	.word	0x00401a85
  402118:	00401f5d 	.word	0x00401f5d
  40211c:	204004cd 	.word	0x204004cd
  402120:	00401cbd 	.word	0x00401cbd

00402124 <__aeabi_uldivmod>:
  402124:	b953      	cbnz	r3, 40213c <__aeabi_uldivmod+0x18>
  402126:	b94a      	cbnz	r2, 40213c <__aeabi_uldivmod+0x18>
  402128:	2900      	cmp	r1, #0
  40212a:	bf08      	it	eq
  40212c:	2800      	cmpeq	r0, #0
  40212e:	bf1c      	itt	ne
  402130:	f04f 31ff 	movne.w	r1, #4294967295
  402134:	f04f 30ff 	movne.w	r0, #4294967295
  402138:	f000 b97a 	b.w	402430 <__aeabi_idiv0>
  40213c:	f1ad 0c08 	sub.w	ip, sp, #8
  402140:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402144:	f000 f806 	bl	402154 <__udivmoddi4>
  402148:	f8dd e004 	ldr.w	lr, [sp, #4]
  40214c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402150:	b004      	add	sp, #16
  402152:	4770      	bx	lr

00402154 <__udivmoddi4>:
  402154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402158:	468c      	mov	ip, r1
  40215a:	460d      	mov	r5, r1
  40215c:	4604      	mov	r4, r0
  40215e:	9e08      	ldr	r6, [sp, #32]
  402160:	2b00      	cmp	r3, #0
  402162:	d151      	bne.n	402208 <__udivmoddi4+0xb4>
  402164:	428a      	cmp	r2, r1
  402166:	4617      	mov	r7, r2
  402168:	d96d      	bls.n	402246 <__udivmoddi4+0xf2>
  40216a:	fab2 fe82 	clz	lr, r2
  40216e:	f1be 0f00 	cmp.w	lr, #0
  402172:	d00b      	beq.n	40218c <__udivmoddi4+0x38>
  402174:	f1ce 0c20 	rsb	ip, lr, #32
  402178:	fa01 f50e 	lsl.w	r5, r1, lr
  40217c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402180:	fa02 f70e 	lsl.w	r7, r2, lr
  402184:	ea4c 0c05 	orr.w	ip, ip, r5
  402188:	fa00 f40e 	lsl.w	r4, r0, lr
  40218c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402190:	0c25      	lsrs	r5, r4, #16
  402192:	fbbc f8fa 	udiv	r8, ip, sl
  402196:	fa1f f987 	uxth.w	r9, r7
  40219a:	fb0a cc18 	mls	ip, sl, r8, ip
  40219e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4021a2:	fb08 f309 	mul.w	r3, r8, r9
  4021a6:	42ab      	cmp	r3, r5
  4021a8:	d90a      	bls.n	4021c0 <__udivmoddi4+0x6c>
  4021aa:	19ed      	adds	r5, r5, r7
  4021ac:	f108 32ff 	add.w	r2, r8, #4294967295
  4021b0:	f080 8123 	bcs.w	4023fa <__udivmoddi4+0x2a6>
  4021b4:	42ab      	cmp	r3, r5
  4021b6:	f240 8120 	bls.w	4023fa <__udivmoddi4+0x2a6>
  4021ba:	f1a8 0802 	sub.w	r8, r8, #2
  4021be:	443d      	add	r5, r7
  4021c0:	1aed      	subs	r5, r5, r3
  4021c2:	b2a4      	uxth	r4, r4
  4021c4:	fbb5 f0fa 	udiv	r0, r5, sl
  4021c8:	fb0a 5510 	mls	r5, sl, r0, r5
  4021cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4021d0:	fb00 f909 	mul.w	r9, r0, r9
  4021d4:	45a1      	cmp	r9, r4
  4021d6:	d909      	bls.n	4021ec <__udivmoddi4+0x98>
  4021d8:	19e4      	adds	r4, r4, r7
  4021da:	f100 33ff 	add.w	r3, r0, #4294967295
  4021de:	f080 810a 	bcs.w	4023f6 <__udivmoddi4+0x2a2>
  4021e2:	45a1      	cmp	r9, r4
  4021e4:	f240 8107 	bls.w	4023f6 <__udivmoddi4+0x2a2>
  4021e8:	3802      	subs	r0, #2
  4021ea:	443c      	add	r4, r7
  4021ec:	eba4 0409 	sub.w	r4, r4, r9
  4021f0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4021f4:	2100      	movs	r1, #0
  4021f6:	2e00      	cmp	r6, #0
  4021f8:	d061      	beq.n	4022be <__udivmoddi4+0x16a>
  4021fa:	fa24 f40e 	lsr.w	r4, r4, lr
  4021fe:	2300      	movs	r3, #0
  402200:	6034      	str	r4, [r6, #0]
  402202:	6073      	str	r3, [r6, #4]
  402204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402208:	428b      	cmp	r3, r1
  40220a:	d907      	bls.n	40221c <__udivmoddi4+0xc8>
  40220c:	2e00      	cmp	r6, #0
  40220e:	d054      	beq.n	4022ba <__udivmoddi4+0x166>
  402210:	2100      	movs	r1, #0
  402212:	e886 0021 	stmia.w	r6, {r0, r5}
  402216:	4608      	mov	r0, r1
  402218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40221c:	fab3 f183 	clz	r1, r3
  402220:	2900      	cmp	r1, #0
  402222:	f040 808e 	bne.w	402342 <__udivmoddi4+0x1ee>
  402226:	42ab      	cmp	r3, r5
  402228:	d302      	bcc.n	402230 <__udivmoddi4+0xdc>
  40222a:	4282      	cmp	r2, r0
  40222c:	f200 80fa 	bhi.w	402424 <__udivmoddi4+0x2d0>
  402230:	1a84      	subs	r4, r0, r2
  402232:	eb65 0503 	sbc.w	r5, r5, r3
  402236:	2001      	movs	r0, #1
  402238:	46ac      	mov	ip, r5
  40223a:	2e00      	cmp	r6, #0
  40223c:	d03f      	beq.n	4022be <__udivmoddi4+0x16a>
  40223e:	e886 1010 	stmia.w	r6, {r4, ip}
  402242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402246:	b912      	cbnz	r2, 40224e <__udivmoddi4+0xfa>
  402248:	2701      	movs	r7, #1
  40224a:	fbb7 f7f2 	udiv	r7, r7, r2
  40224e:	fab7 fe87 	clz	lr, r7
  402252:	f1be 0f00 	cmp.w	lr, #0
  402256:	d134      	bne.n	4022c2 <__udivmoddi4+0x16e>
  402258:	1beb      	subs	r3, r5, r7
  40225a:	0c3a      	lsrs	r2, r7, #16
  40225c:	fa1f fc87 	uxth.w	ip, r7
  402260:	2101      	movs	r1, #1
  402262:	fbb3 f8f2 	udiv	r8, r3, r2
  402266:	0c25      	lsrs	r5, r4, #16
  402268:	fb02 3318 	mls	r3, r2, r8, r3
  40226c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402270:	fb0c f308 	mul.w	r3, ip, r8
  402274:	42ab      	cmp	r3, r5
  402276:	d907      	bls.n	402288 <__udivmoddi4+0x134>
  402278:	19ed      	adds	r5, r5, r7
  40227a:	f108 30ff 	add.w	r0, r8, #4294967295
  40227e:	d202      	bcs.n	402286 <__udivmoddi4+0x132>
  402280:	42ab      	cmp	r3, r5
  402282:	f200 80d1 	bhi.w	402428 <__udivmoddi4+0x2d4>
  402286:	4680      	mov	r8, r0
  402288:	1aed      	subs	r5, r5, r3
  40228a:	b2a3      	uxth	r3, r4
  40228c:	fbb5 f0f2 	udiv	r0, r5, r2
  402290:	fb02 5510 	mls	r5, r2, r0, r5
  402294:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402298:	fb0c fc00 	mul.w	ip, ip, r0
  40229c:	45a4      	cmp	ip, r4
  40229e:	d907      	bls.n	4022b0 <__udivmoddi4+0x15c>
  4022a0:	19e4      	adds	r4, r4, r7
  4022a2:	f100 33ff 	add.w	r3, r0, #4294967295
  4022a6:	d202      	bcs.n	4022ae <__udivmoddi4+0x15a>
  4022a8:	45a4      	cmp	ip, r4
  4022aa:	f200 80b8 	bhi.w	40241e <__udivmoddi4+0x2ca>
  4022ae:	4618      	mov	r0, r3
  4022b0:	eba4 040c 	sub.w	r4, r4, ip
  4022b4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4022b8:	e79d      	b.n	4021f6 <__udivmoddi4+0xa2>
  4022ba:	4631      	mov	r1, r6
  4022bc:	4630      	mov	r0, r6
  4022be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4022c2:	f1ce 0420 	rsb	r4, lr, #32
  4022c6:	fa05 f30e 	lsl.w	r3, r5, lr
  4022ca:	fa07 f70e 	lsl.w	r7, r7, lr
  4022ce:	fa20 f804 	lsr.w	r8, r0, r4
  4022d2:	0c3a      	lsrs	r2, r7, #16
  4022d4:	fa25 f404 	lsr.w	r4, r5, r4
  4022d8:	ea48 0803 	orr.w	r8, r8, r3
  4022dc:	fbb4 f1f2 	udiv	r1, r4, r2
  4022e0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4022e4:	fb02 4411 	mls	r4, r2, r1, r4
  4022e8:	fa1f fc87 	uxth.w	ip, r7
  4022ec:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4022f0:	fb01 f30c 	mul.w	r3, r1, ip
  4022f4:	42ab      	cmp	r3, r5
  4022f6:	fa00 f40e 	lsl.w	r4, r0, lr
  4022fa:	d909      	bls.n	402310 <__udivmoddi4+0x1bc>
  4022fc:	19ed      	adds	r5, r5, r7
  4022fe:	f101 30ff 	add.w	r0, r1, #4294967295
  402302:	f080 808a 	bcs.w	40241a <__udivmoddi4+0x2c6>
  402306:	42ab      	cmp	r3, r5
  402308:	f240 8087 	bls.w	40241a <__udivmoddi4+0x2c6>
  40230c:	3902      	subs	r1, #2
  40230e:	443d      	add	r5, r7
  402310:	1aeb      	subs	r3, r5, r3
  402312:	fa1f f588 	uxth.w	r5, r8
  402316:	fbb3 f0f2 	udiv	r0, r3, r2
  40231a:	fb02 3310 	mls	r3, r2, r0, r3
  40231e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402322:	fb00 f30c 	mul.w	r3, r0, ip
  402326:	42ab      	cmp	r3, r5
  402328:	d907      	bls.n	40233a <__udivmoddi4+0x1e6>
  40232a:	19ed      	adds	r5, r5, r7
  40232c:	f100 38ff 	add.w	r8, r0, #4294967295
  402330:	d26f      	bcs.n	402412 <__udivmoddi4+0x2be>
  402332:	42ab      	cmp	r3, r5
  402334:	d96d      	bls.n	402412 <__udivmoddi4+0x2be>
  402336:	3802      	subs	r0, #2
  402338:	443d      	add	r5, r7
  40233a:	1aeb      	subs	r3, r5, r3
  40233c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402340:	e78f      	b.n	402262 <__udivmoddi4+0x10e>
  402342:	f1c1 0720 	rsb	r7, r1, #32
  402346:	fa22 f807 	lsr.w	r8, r2, r7
  40234a:	408b      	lsls	r3, r1
  40234c:	fa05 f401 	lsl.w	r4, r5, r1
  402350:	ea48 0303 	orr.w	r3, r8, r3
  402354:	fa20 fe07 	lsr.w	lr, r0, r7
  402358:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40235c:	40fd      	lsrs	r5, r7
  40235e:	ea4e 0e04 	orr.w	lr, lr, r4
  402362:	fbb5 f9fc 	udiv	r9, r5, ip
  402366:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40236a:	fb0c 5519 	mls	r5, ip, r9, r5
  40236e:	fa1f f883 	uxth.w	r8, r3
  402372:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402376:	fb09 f408 	mul.w	r4, r9, r8
  40237a:	42ac      	cmp	r4, r5
  40237c:	fa02 f201 	lsl.w	r2, r2, r1
  402380:	fa00 fa01 	lsl.w	sl, r0, r1
  402384:	d908      	bls.n	402398 <__udivmoddi4+0x244>
  402386:	18ed      	adds	r5, r5, r3
  402388:	f109 30ff 	add.w	r0, r9, #4294967295
  40238c:	d243      	bcs.n	402416 <__udivmoddi4+0x2c2>
  40238e:	42ac      	cmp	r4, r5
  402390:	d941      	bls.n	402416 <__udivmoddi4+0x2c2>
  402392:	f1a9 0902 	sub.w	r9, r9, #2
  402396:	441d      	add	r5, r3
  402398:	1b2d      	subs	r5, r5, r4
  40239a:	fa1f fe8e 	uxth.w	lr, lr
  40239e:	fbb5 f0fc 	udiv	r0, r5, ip
  4023a2:	fb0c 5510 	mls	r5, ip, r0, r5
  4023a6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4023aa:	fb00 f808 	mul.w	r8, r0, r8
  4023ae:	45a0      	cmp	r8, r4
  4023b0:	d907      	bls.n	4023c2 <__udivmoddi4+0x26e>
  4023b2:	18e4      	adds	r4, r4, r3
  4023b4:	f100 35ff 	add.w	r5, r0, #4294967295
  4023b8:	d229      	bcs.n	40240e <__udivmoddi4+0x2ba>
  4023ba:	45a0      	cmp	r8, r4
  4023bc:	d927      	bls.n	40240e <__udivmoddi4+0x2ba>
  4023be:	3802      	subs	r0, #2
  4023c0:	441c      	add	r4, r3
  4023c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4023c6:	eba4 0408 	sub.w	r4, r4, r8
  4023ca:	fba0 8902 	umull	r8, r9, r0, r2
  4023ce:	454c      	cmp	r4, r9
  4023d0:	46c6      	mov	lr, r8
  4023d2:	464d      	mov	r5, r9
  4023d4:	d315      	bcc.n	402402 <__udivmoddi4+0x2ae>
  4023d6:	d012      	beq.n	4023fe <__udivmoddi4+0x2aa>
  4023d8:	b156      	cbz	r6, 4023f0 <__udivmoddi4+0x29c>
  4023da:	ebba 030e 	subs.w	r3, sl, lr
  4023de:	eb64 0405 	sbc.w	r4, r4, r5
  4023e2:	fa04 f707 	lsl.w	r7, r4, r7
  4023e6:	40cb      	lsrs	r3, r1
  4023e8:	431f      	orrs	r7, r3
  4023ea:	40cc      	lsrs	r4, r1
  4023ec:	6037      	str	r7, [r6, #0]
  4023ee:	6074      	str	r4, [r6, #4]
  4023f0:	2100      	movs	r1, #0
  4023f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023f6:	4618      	mov	r0, r3
  4023f8:	e6f8      	b.n	4021ec <__udivmoddi4+0x98>
  4023fa:	4690      	mov	r8, r2
  4023fc:	e6e0      	b.n	4021c0 <__udivmoddi4+0x6c>
  4023fe:	45c2      	cmp	sl, r8
  402400:	d2ea      	bcs.n	4023d8 <__udivmoddi4+0x284>
  402402:	ebb8 0e02 	subs.w	lr, r8, r2
  402406:	eb69 0503 	sbc.w	r5, r9, r3
  40240a:	3801      	subs	r0, #1
  40240c:	e7e4      	b.n	4023d8 <__udivmoddi4+0x284>
  40240e:	4628      	mov	r0, r5
  402410:	e7d7      	b.n	4023c2 <__udivmoddi4+0x26e>
  402412:	4640      	mov	r0, r8
  402414:	e791      	b.n	40233a <__udivmoddi4+0x1e6>
  402416:	4681      	mov	r9, r0
  402418:	e7be      	b.n	402398 <__udivmoddi4+0x244>
  40241a:	4601      	mov	r1, r0
  40241c:	e778      	b.n	402310 <__udivmoddi4+0x1bc>
  40241e:	3802      	subs	r0, #2
  402420:	443c      	add	r4, r7
  402422:	e745      	b.n	4022b0 <__udivmoddi4+0x15c>
  402424:	4608      	mov	r0, r1
  402426:	e708      	b.n	40223a <__udivmoddi4+0xe6>
  402428:	f1a8 0802 	sub.w	r8, r8, #2
  40242c:	443d      	add	r5, r7
  40242e:	e72b      	b.n	402288 <__udivmoddi4+0x134>

00402430 <__aeabi_idiv0>:
  402430:	4770      	bx	lr
  402432:	bf00      	nop

00402434 <__libc_init_array>:
  402434:	b570      	push	{r4, r5, r6, lr}
  402436:	4e0f      	ldr	r6, [pc, #60]	; (402474 <__libc_init_array+0x40>)
  402438:	4d0f      	ldr	r5, [pc, #60]	; (402478 <__libc_init_array+0x44>)
  40243a:	1b76      	subs	r6, r6, r5
  40243c:	10b6      	asrs	r6, r6, #2
  40243e:	bf18      	it	ne
  402440:	2400      	movne	r4, #0
  402442:	d005      	beq.n	402450 <__libc_init_array+0x1c>
  402444:	3401      	adds	r4, #1
  402446:	f855 3b04 	ldr.w	r3, [r5], #4
  40244a:	4798      	blx	r3
  40244c:	42a6      	cmp	r6, r4
  40244e:	d1f9      	bne.n	402444 <__libc_init_array+0x10>
  402450:	4e0a      	ldr	r6, [pc, #40]	; (40247c <__libc_init_array+0x48>)
  402452:	4d0b      	ldr	r5, [pc, #44]	; (402480 <__libc_init_array+0x4c>)
  402454:	1b76      	subs	r6, r6, r5
  402456:	f000 f8b5 	bl	4025c4 <_init>
  40245a:	10b6      	asrs	r6, r6, #2
  40245c:	bf18      	it	ne
  40245e:	2400      	movne	r4, #0
  402460:	d006      	beq.n	402470 <__libc_init_array+0x3c>
  402462:	3401      	adds	r4, #1
  402464:	f855 3b04 	ldr.w	r3, [r5], #4
  402468:	4798      	blx	r3
  40246a:	42a6      	cmp	r6, r4
  40246c:	d1f9      	bne.n	402462 <__libc_init_array+0x2e>
  40246e:	bd70      	pop	{r4, r5, r6, pc}
  402470:	bd70      	pop	{r4, r5, r6, pc}
  402472:	bf00      	nop
  402474:	004025d0 	.word	0x004025d0
  402478:	004025d0 	.word	0x004025d0
  40247c:	004025d8 	.word	0x004025d8
  402480:	004025d0 	.word	0x004025d0

00402484 <register_fini>:
  402484:	4b02      	ldr	r3, [pc, #8]	; (402490 <register_fini+0xc>)
  402486:	b113      	cbz	r3, 40248e <register_fini+0xa>
  402488:	4802      	ldr	r0, [pc, #8]	; (402494 <register_fini+0x10>)
  40248a:	f000 b805 	b.w	402498 <atexit>
  40248e:	4770      	bx	lr
  402490:	00000000 	.word	0x00000000
  402494:	004024a5 	.word	0x004024a5

00402498 <atexit>:
  402498:	2300      	movs	r3, #0
  40249a:	4601      	mov	r1, r0
  40249c:	461a      	mov	r2, r3
  40249e:	4618      	mov	r0, r3
  4024a0:	f000 b81e 	b.w	4024e0 <__register_exitproc>

004024a4 <__libc_fini_array>:
  4024a4:	b538      	push	{r3, r4, r5, lr}
  4024a6:	4c0a      	ldr	r4, [pc, #40]	; (4024d0 <__libc_fini_array+0x2c>)
  4024a8:	4d0a      	ldr	r5, [pc, #40]	; (4024d4 <__libc_fini_array+0x30>)
  4024aa:	1b64      	subs	r4, r4, r5
  4024ac:	10a4      	asrs	r4, r4, #2
  4024ae:	d00a      	beq.n	4024c6 <__libc_fini_array+0x22>
  4024b0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4024b4:	3b01      	subs	r3, #1
  4024b6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4024ba:	3c01      	subs	r4, #1
  4024bc:	f855 3904 	ldr.w	r3, [r5], #-4
  4024c0:	4798      	blx	r3
  4024c2:	2c00      	cmp	r4, #0
  4024c4:	d1f9      	bne.n	4024ba <__libc_fini_array+0x16>
  4024c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4024ca:	f000 b885 	b.w	4025d8 <_fini>
  4024ce:	bf00      	nop
  4024d0:	004025e8 	.word	0x004025e8
  4024d4:	004025e4 	.word	0x004025e4

004024d8 <__retarget_lock_acquire_recursive>:
  4024d8:	4770      	bx	lr
  4024da:	bf00      	nop

004024dc <__retarget_lock_release_recursive>:
  4024dc:	4770      	bx	lr
  4024de:	bf00      	nop

004024e0 <__register_exitproc>:
  4024e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4024e4:	4d2c      	ldr	r5, [pc, #176]	; (402598 <__register_exitproc+0xb8>)
  4024e6:	4606      	mov	r6, r0
  4024e8:	6828      	ldr	r0, [r5, #0]
  4024ea:	4698      	mov	r8, r3
  4024ec:	460f      	mov	r7, r1
  4024ee:	4691      	mov	r9, r2
  4024f0:	f7ff fff2 	bl	4024d8 <__retarget_lock_acquire_recursive>
  4024f4:	4b29      	ldr	r3, [pc, #164]	; (40259c <__register_exitproc+0xbc>)
  4024f6:	681c      	ldr	r4, [r3, #0]
  4024f8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4024fc:	2b00      	cmp	r3, #0
  4024fe:	d03e      	beq.n	40257e <__register_exitproc+0x9e>
  402500:	685a      	ldr	r2, [r3, #4]
  402502:	2a1f      	cmp	r2, #31
  402504:	dc1c      	bgt.n	402540 <__register_exitproc+0x60>
  402506:	f102 0e01 	add.w	lr, r2, #1
  40250a:	b176      	cbz	r6, 40252a <__register_exitproc+0x4a>
  40250c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402510:	2401      	movs	r4, #1
  402512:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402516:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40251a:	4094      	lsls	r4, r2
  40251c:	4320      	orrs	r0, r4
  40251e:	2e02      	cmp	r6, #2
  402520:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402524:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402528:	d023      	beq.n	402572 <__register_exitproc+0x92>
  40252a:	3202      	adds	r2, #2
  40252c:	f8c3 e004 	str.w	lr, [r3, #4]
  402530:	6828      	ldr	r0, [r5, #0]
  402532:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402536:	f7ff ffd1 	bl	4024dc <__retarget_lock_release_recursive>
  40253a:	2000      	movs	r0, #0
  40253c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402540:	4b17      	ldr	r3, [pc, #92]	; (4025a0 <__register_exitproc+0xc0>)
  402542:	b30b      	cbz	r3, 402588 <__register_exitproc+0xa8>
  402544:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402548:	f3af 8000 	nop.w
  40254c:	4603      	mov	r3, r0
  40254e:	b1d8      	cbz	r0, 402588 <__register_exitproc+0xa8>
  402550:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402554:	6002      	str	r2, [r0, #0]
  402556:	2100      	movs	r1, #0
  402558:	6041      	str	r1, [r0, #4]
  40255a:	460a      	mov	r2, r1
  40255c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402560:	f04f 0e01 	mov.w	lr, #1
  402564:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402568:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40256c:	2e00      	cmp	r6, #0
  40256e:	d0dc      	beq.n	40252a <__register_exitproc+0x4a>
  402570:	e7cc      	b.n	40250c <__register_exitproc+0x2c>
  402572:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402576:	430c      	orrs	r4, r1
  402578:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40257c:	e7d5      	b.n	40252a <__register_exitproc+0x4a>
  40257e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402582:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402586:	e7bb      	b.n	402500 <__register_exitproc+0x20>
  402588:	6828      	ldr	r0, [r5, #0]
  40258a:	f7ff ffa7 	bl	4024dc <__retarget_lock_release_recursive>
  40258e:	f04f 30ff 	mov.w	r0, #4294967295
  402592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402596:	bf00      	nop
  402598:	20400438 	.word	0x20400438
  40259c:	004025c0 	.word	0x004025c0
  4025a0:	00000000 	.word	0x00000000
  4025a4:	000007e2 	.word	0x000007e2
  4025a8:	00000003 	.word	0x00000003
  4025ac:	00000013 	.word	0x00000013
  4025b0:	0000000c 	.word	0x0000000c
  4025b4:	0000000f 	.word	0x0000000f
  4025b8:	0000002d 	.word	0x0000002d
  4025bc:	00000001 	.word	0x00000001

004025c0 <_global_impure_ptr>:
  4025c0:	20400010                                ..@ 

004025c4 <_init>:
  4025c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4025c6:	bf00      	nop
  4025c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4025ca:	bc08      	pop	{r3}
  4025cc:	469e      	mov	lr, r3
  4025ce:	4770      	bx	lr

004025d0 <__init_array_start>:
  4025d0:	00402485 	.word	0x00402485

004025d4 <__frame_dummy_init_array_entry>:
  4025d4:	00400165                                e.@.

004025d8 <_fini>:
  4025d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4025da:	bf00      	nop
  4025dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4025de:	bc08      	pop	{r3}
  4025e0:	469e      	mov	lr, r3
  4025e2:	4770      	bx	lr

004025e4 <__fini_array_start>:
  4025e4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <impure_data>:
20400010:	0000 0000 02fc 2040 0364 2040 03cc 2040     ......@ d.@ ..@ 
	...
204000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400438 <__atexit_recursive_mutex>:
20400438:	04d0 2040                                   ..@ 
