

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Sun Jun 23 03:30:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariances
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6147|     6147|  30.735 us|  30.735 us|  6147|  6147|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |     6145|     6145|       194|        192|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     151|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    46|     4715|    5037|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|    1831|    -|
|Register             |        -|     -|     3429|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    46|     8144|    7019|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fsub_32ns_32ns_32_5_full_dsp_1_U2   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U3   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U4   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U5   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U6   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U7   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U8   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U9   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U10  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U11  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U12  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U13  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U14  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U15  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U16  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U17  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U18  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U19  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U20  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U21  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U22  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U23  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U24  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  46| 4715| 5037|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_486_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln14_1_fu_594_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln14_2_fu_617_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln14_3_fu_679_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln14_4_fu_702_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln14_5_fu_724_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln14_6_fu_751_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln14_fu_552_p2    |         +|   0|  0|  15|           8|           8|
    |icmp_ln10_fu_480_p2   |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln14_fu_502_p2    |       xor|   0|  0|   7|           6|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 151|          85|          83|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+------+-----------+-----+-----------+
    |             Name            |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                    |  1022|        193|    1|        193|
    |ap_done_int                  |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |     9|          2|    1|          2|
    |ap_sig_allocacmp_j_2         |     9|          2|    6|         12|
    |data_address0                |   150|         33|   10|        330|
    |data_address1                |   150|         33|   10|        330|
    |data_d0                      |    89|         18|   32|        576|
    |data_d1                      |    65|         16|   32|        512|
    |grp_fu_343_opcode            |    14|          3|    2|          6|
    |grp_fu_343_p0                |    26|          5|   32|        160|
    |grp_fu_343_p1                |   154|         34|   32|       1088|
    |grp_fu_348_p0                |    14|          3|   32|         96|
    |grp_fu_352_p0                |    14|          3|   32|         96|
    |grp_fu_356_p0                |    14|          3|   32|         96|
    |grp_fu_360_p0                |    14|          3|   32|         96|
    |grp_fu_364_p0                |    14|          3|   32|         96|
    |grp_fu_368_p0                |    14|          3|   32|         96|
    |grp_fu_372_p0                |    14|          3|   32|         96|
    |j_fu_74                      |     9|          2|    6|         12|
    |reg_453                      |     9|          2|   32|         64|
    +-----------------------------+------+-----------+-----+-----------+
    |Total                        |  1831|        370|  423|       3963|
    +-----------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |add_ln14_1_reg_1217          |    9|   0|    9|          0|
    |add_ln14_2_reg_1248          |    9|   0|    9|          0|
    |add_ln14_reg_1158            |    8|   0|    8|          0|
    |ap_CS_fsm                    |  192|   0|  192|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |bitcast_ln14_10_reg_1526     |   32|   0|   32|          0|
    |bitcast_ln14_11_reg_1532     |   32|   0|   32|          0|
    |bitcast_ln14_12_reg_1538     |   32|   0|   32|          0|
    |bitcast_ln14_13_reg_1544     |   32|   0|   32|          0|
    |bitcast_ln14_14_reg_1550     |   32|   0|   32|          0|
    |bitcast_ln14_15_reg_1556     |   32|   0|   32|          0|
    |bitcast_ln14_16_reg_1562     |   32|   0|   32|          0|
    |bitcast_ln14_17_reg_1568     |   32|   0|   32|          0|
    |bitcast_ln14_18_reg_1574     |   32|   0|   32|          0|
    |bitcast_ln14_19_reg_1580     |   32|   0|   32|          0|
    |bitcast_ln14_1_reg_1259      |   32|   0|   32|          0|
    |bitcast_ln14_20_reg_1586     |   32|   0|   32|          0|
    |bitcast_ln14_21_reg_1592     |   32|   0|   32|          0|
    |bitcast_ln14_22_reg_1598     |   32|   0|   32|          0|
    |bitcast_ln14_23_reg_1604     |   32|   0|   32|          0|
    |bitcast_ln14_24_reg_1610     |   32|   0|   32|          0|
    |bitcast_ln14_25_reg_1616     |   32|   0|   32|          0|
    |bitcast_ln14_26_reg_1622     |   32|   0|   32|          0|
    |bitcast_ln14_27_reg_1628     |   32|   0|   32|          0|
    |bitcast_ln14_28_reg_1634     |   32|   0|   32|          0|
    |bitcast_ln14_29_reg_1640     |   32|   0|   32|          0|
    |bitcast_ln14_2_reg_1374      |   32|   0|   32|          0|
    |bitcast_ln14_30_reg_1646     |   32|   0|   32|          0|
    |bitcast_ln14_31_reg_1652     |   32|   0|   32|          0|
    |bitcast_ln14_3_reg_1479      |   32|   0|   32|          0|
    |bitcast_ln14_4_reg_1490      |   32|   0|   32|          0|
    |bitcast_ln14_5_reg_1496      |   32|   0|   32|          0|
    |bitcast_ln14_6_reg_1502      |   32|   0|   32|          0|
    |bitcast_ln14_7_reg_1508      |   32|   0|   32|          0|
    |bitcast_ln14_8_reg_1514      |   32|   0|   32|          0|
    |bitcast_ln14_9_reg_1520      |   32|   0|   32|          0|
    |bitcast_ln14_reg_1123        |   32|   0|   32|          0|
    |data_addr_10_reg_1243        |    6|   0|   10|          4|
    |data_addr_11_reg_1253        |    9|   0|   10|          1|
    |data_addr_12_reg_1270        |    6|   0|   10|          4|
    |data_addr_13_reg_1275        |    9|   0|   10|          1|
    |data_addr_14_reg_1290        |    6|   0|   10|          4|
    |data_addr_15_reg_1296        |    9|   0|   10|          1|
    |data_addr_16_reg_1318        |    6|   0|   10|          4|
    |data_addr_17_reg_1324        |   10|   0|   10|          0|
    |data_addr_18_reg_1340        |    6|   0|   10|          4|
    |data_addr_19_reg_1346        |   10|   0|   10|          0|
    |data_addr_1_reg_1118         |    6|   0|   10|          4|
    |data_addr_20_reg_1362        |    6|   0|   10|          4|
    |data_addr_21_reg_1368        |   10|   0|   10|          0|
    |data_addr_22_reg_1385        |    6|   0|   10|          4|
    |data_addr_23_reg_1391        |   10|   0|   10|          0|
    |data_addr_24_reg_1406        |    6|   0|   10|          4|
    |data_addr_25_reg_1412        |   10|   0|   10|          0|
    |data_addr_26_reg_1427        |    6|   0|   10|          4|
    |data_addr_27_reg_1433        |   10|   0|   10|          0|
    |data_addr_28_reg_1448        |    6|   0|   10|          4|
    |data_addr_29_reg_1454        |   10|   0|   10|          0|
    |data_addr_2_reg_1135         |    6|   0|   10|          4|
    |data_addr_30_reg_1469        |    6|   0|   10|          4|
    |data_addr_31_reg_1474        |   10|   0|   10|          0|
    |data_addr_3_reg_1141         |    7|   0|   10|          3|
    |data_addr_4_reg_1153         |    6|   0|   10|          4|
    |data_addr_5_reg_1164         |    8|   0|   10|          2|
    |data_addr_6_reg_1180         |    6|   0|   10|          4|
    |data_addr_7_reg_1186         |    8|   0|   10|          2|
    |data_addr_8_reg_1212         |    6|   0|   10|          4|
    |data_addr_9_reg_1222         |    9|   0|   10|          1|
    |data_addr_reg_1105           |    6|   0|   10|          4|
    |data_load_11_reg_1265        |   32|   0|   32|          0|
    |data_load_12_reg_1280        |   32|   0|   32|          0|
    |data_load_13_reg_1285        |   32|   0|   32|          0|
    |data_load_14_reg_1308        |   32|   0|   32|          0|
    |data_load_15_reg_1313        |   32|   0|   32|          0|
    |data_load_16_reg_1330        |   32|   0|   32|          0|
    |data_load_17_reg_1335        |   32|   0|   32|          0|
    |data_load_18_reg_1352        |   32|   0|   32|          0|
    |data_load_19_reg_1357        |   32|   0|   32|          0|
    |data_load_21_reg_1380        |   32|   0|   32|          0|
    |data_load_22_reg_1396        |   32|   0|   32|          0|
    |data_load_23_reg_1401        |   32|   0|   32|          0|
    |data_load_24_reg_1417        |   32|   0|   32|          0|
    |data_load_25_reg_1422        |   32|   0|   32|          0|
    |data_load_26_reg_1438        |   32|   0|   32|          0|
    |data_load_27_reg_1443        |   32|   0|   32|          0|
    |data_load_28_reg_1459        |   32|   0|   32|          0|
    |data_load_29_reg_1464        |   32|   0|   32|          0|
    |data_load_31_reg_1485        |   32|   0|   32|          0|
    |data_load_4_reg_1170         |   32|   0|   32|          0|
    |data_load_5_reg_1175         |   32|   0|   32|          0|
    |data_load_6_reg_1197         |   32|   0|   32|          0|
    |data_load_7_reg_1202         |   32|   0|   32|          0|
    |data_load_8_reg_1228         |   32|   0|   32|          0|
    |data_load_9_reg_1233         |   32|   0|   32|          0|
    |icmp_ln10_reg_1101           |    1|   0|    1|          0|
    |j_2_reg_1085                 |    6|   0|    6|          0|
    |j_fu_74                      |    6|   0|    6|          0|
    |m_32_reg_1658                |   32|   0|   32|          0|
    |reg_445                      |   32|   0|   32|          0|
    |reg_449                      |   32|   0|   32|          0|
    |reg_453                      |   32|   0|   32|          0|
    |reg_458                      |   32|   0|   32|          0|
    |reg_464                      |   32|   0|   32|          0|
    |reg_468                      |   32|   0|   32|          0|
    |sub_10_reg_1726              |   32|   0|   32|          0|
    |sub_11_reg_1731              |   32|   0|   32|          0|
    |sub_12_reg_1736              |   32|   0|   32|          0|
    |sub_13_reg_1741              |   32|   0|   32|          0|
    |sub_14_reg_1746              |   32|   0|   32|          0|
    |sub_15_reg_1751              |   32|   0|   32|          0|
    |sub_16_reg_1756              |   32|   0|   32|          0|
    |sub_17_reg_1761              |   32|   0|   32|          0|
    |sub_18_reg_1766              |   32|   0|   32|          0|
    |sub_19_reg_1771              |   32|   0|   32|          0|
    |sub_20_reg_1776              |   32|   0|   32|          0|
    |sub_21_reg_1781              |   32|   0|   32|          0|
    |sub_22_reg_1786              |   32|   0|   32|          0|
    |sub_23_reg_1791              |   32|   0|   32|          0|
    |sub_26_reg_1796              |   32|   0|   32|          0|
    |sub_27_reg_1801              |   32|   0|   32|          0|
    |sub_28_reg_1806              |   32|   0|   32|          0|
    |sub_29_reg_1811              |   32|   0|   32|          0|
    |sub_30_reg_1816              |   32|   0|   32|          0|
    |sub_3_reg_1686               |   32|   0|   32|          0|
    |sub_4_reg_1691               |   32|   0|   32|          0|
    |sub_5_reg_1696               |   32|   0|   32|          0|
    |sub_6_reg_1701               |   32|   0|   32|          0|
    |sub_7_reg_1706               |   32|   0|   32|          0|
    |sub_8_reg_1711               |   32|   0|   32|          0|
    |sub_9_reg_1716               |   32|   0|   32|          0|
    |sub_s_reg_1721               |   32|   0|   32|          0|
    |xor_ln14_reg_1110            |    6|   0|    6|          0|
    |zext_ln10_1_reg_1301         |    6|   0|   10|          4|
    |zext_ln10_3_reg_1192         |    6|   0|    9|          3|
    |zext_ln14_1_cast_reg_1128    |    6|   0|    7|          1|
    |zext_ln14_3_cast_reg_1147    |    6|   0|    8|          2|
    |zext_ln14_7_cast_reg_1207    |    6|   0|    9|          3|
    |zext_ln14_9_cast_reg_1238    |    6|   0|    9|          3|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 3429|   0| 3524|         95|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_201_p_din0    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_201_p_din1    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_201_p_opcode  |  out|    2|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_201_p_dout0   |   in|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_201_p_ce      |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_205_p_din0    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_205_p_din1    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_205_p_dout0   |   in|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|grp_fu_205_p_ce      |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_10_1|  return value|
|data_address0        |  out|   10|   ap_memory|                                 data|         array|
|data_ce0             |  out|    1|   ap_memory|                                 data|         array|
|data_we0             |  out|    1|   ap_memory|                                 data|         array|
|data_d0              |  out|   32|   ap_memory|                                 data|         array|
|data_q0              |   in|   32|   ap_memory|                                 data|         array|
|data_address1        |  out|   10|   ap_memory|                                 data|         array|
|data_ce1             |  out|    1|   ap_memory|                                 data|         array|
|data_we1             |  out|    1|   ap_memory|                                 data|         array|
|data_d1              |  out|   32|   ap_memory|                                 data|         array|
|data_q1              |   in|   32|   ap_memory|                                 data|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

