
KN2CSat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d6e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00802000  00001d6e  00001e02  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000118  00802020  00802020  00001e22  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e22  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000488  00000000  00000000  00001e7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00009375  00000000  00000000  00002306  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000019e1  00000000  00000000  0000b67b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00005fa3  00000000  00000000  0000d05c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000013b0  00000000  00000000  00013000  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0002801f  00000000  00000000  000143b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004b22  00000000  00000000  0003c3cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000408  00000000  00000000  00040ef1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000a4d7  00000000  00000000  000412f9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	18 c1       	rjmp	.+560    	; 0x236 <__bad_interrupt>
       6:	00 00       	nop
       8:	16 c1       	rjmp	.+556    	; 0x236 <__bad_interrupt>
       a:	00 00       	nop
       c:	14 c1       	rjmp	.+552    	; 0x236 <__bad_interrupt>
       e:	00 00       	nop
      10:	12 c1       	rjmp	.+548    	; 0x236 <__bad_interrupt>
      12:	00 00       	nop
      14:	10 c1       	rjmp	.+544    	; 0x236 <__bad_interrupt>
      16:	00 00       	nop
      18:	0e c1       	rjmp	.+540    	; 0x236 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0c c1       	rjmp	.+536    	; 0x236 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0a c1       	rjmp	.+532    	; 0x236 <__bad_interrupt>
      22:	00 00       	nop
      24:	08 c1       	rjmp	.+528    	; 0x236 <__bad_interrupt>
      26:	00 00       	nop
      28:	06 c1       	rjmp	.+524    	; 0x236 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	04 c1       	rjmp	.+520    	; 0x236 <__bad_interrupt>
      2e:	00 00       	nop
      30:	02 c1       	rjmp	.+516    	; 0x236 <__bad_interrupt>
      32:	00 00       	nop
      34:	00 c1       	rjmp	.+512    	; 0x236 <__bad_interrupt>
      36:	00 00       	nop
      38:	99 c4       	rjmp	.+2354   	; 0x96c <__vector_14>
      3a:	00 00       	nop
      3c:	c0 c4       	rjmp	.+2432   	; 0x9be <__vector_15>
      3e:	00 00       	nop
      40:	e7 c4       	rjmp	.+2510   	; 0xa10 <__vector_16>
      42:	00 00       	nop
      44:	0e c5       	rjmp	.+2588   	; 0xa62 <__vector_17>
      46:	00 00       	nop
      48:	35 c5       	rjmp	.+2666   	; 0xab4 <__vector_18>
      4a:	00 00       	nop
      4c:	5c c5       	rjmp	.+2744   	; 0xb06 <__vector_19>
      4e:	00 00       	nop
      50:	83 c5       	rjmp	.+2822   	; 0xb58 <__vector_20>
      52:	00 00       	nop
      54:	aa c5       	rjmp	.+2900   	; 0xbaa <__vector_21>
      56:	00 00       	nop
      58:	d1 c5       	rjmp	.+2978   	; 0xbfc <__vector_22>
      5a:	00 00       	nop
      5c:	f8 c5       	rjmp	.+3056   	; 0xc4e <__vector_23>
      5e:	00 00       	nop
      60:	ea c0       	rjmp	.+468    	; 0x236 <__bad_interrupt>
      62:	00 00       	nop
      64:	e8 c0       	rjmp	.+464    	; 0x236 <__bad_interrupt>
      66:	00 00       	nop
      68:	e6 c0       	rjmp	.+460    	; 0x236 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e4 c0       	rjmp	.+456    	; 0x236 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e2 c0       	rjmp	.+452    	; 0x236 <__bad_interrupt>
      72:	00 00       	nop
      74:	e0 c0       	rjmp	.+448    	; 0x236 <__bad_interrupt>
      76:	00 00       	nop
      78:	de c0       	rjmp	.+444    	; 0x236 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	dc c0       	rjmp	.+440    	; 0x236 <__bad_interrupt>
      7e:	00 00       	nop
      80:	da c0       	rjmp	.+436    	; 0x236 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c0       	rjmp	.+432    	; 0x236 <__bad_interrupt>
      86:	00 00       	nop
      88:	d6 c0       	rjmp	.+428    	; 0x236 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d4 c0       	rjmp	.+424    	; 0x236 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d2 c0       	rjmp	.+420    	; 0x236 <__bad_interrupt>
      92:	00 00       	nop
      94:	d0 c0       	rjmp	.+416    	; 0x236 <__bad_interrupt>
      96:	00 00       	nop
      98:	ce c0       	rjmp	.+412    	; 0x236 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c0       	rjmp	.+408    	; 0x236 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ca c0       	rjmp	.+404    	; 0x236 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c8 c0       	rjmp	.+400    	; 0x236 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c6 c0       	rjmp	.+396    	; 0x236 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c4 c0       	rjmp	.+392    	; 0x236 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c2 c0       	rjmp	.+388    	; 0x236 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c0 c0       	rjmp	.+384    	; 0x236 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	be c0       	rjmp	.+380    	; 0x236 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	62 c7       	rjmp	.+3780   	; 0xf82 <__vector_47>
      be:	00 00       	nop
      c0:	89 c7       	rjmp	.+3858   	; 0xfd4 <__vector_48>
      c2:	00 00       	nop
      c4:	b0 c7       	rjmp	.+3936   	; 0x1026 <__vector_49>
      c6:	00 00       	nop
      c8:	d7 c7       	rjmp	.+4014   	; 0x1078 <__vector_50>
      ca:	00 00       	nop
      cc:	fe c7       	rjmp	.+4092   	; 0x10ca <__vector_51>
      ce:	00 00       	nop
      d0:	0c 94 8e 08 	jmp	0x111c	; 0x111c <__vector_52>
      d4:	b0 c0       	rjmp	.+352    	; 0x236 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ae c0       	rjmp	.+348    	; 0x236 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ac c0       	rjmp	.+344    	; 0x236 <__bad_interrupt>
      de:	00 00       	nop
      e0:	aa c0       	rjmp	.+340    	; 0x236 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 c0       	rjmp	.+336    	; 0x236 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a6 c0       	rjmp	.+332    	; 0x236 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a4 c0       	rjmp	.+328    	; 0x236 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a2 c0       	rjmp	.+324    	; 0x236 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a0 c0       	rjmp	.+320    	; 0x236 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9e c0       	rjmp	.+316    	; 0x236 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9c c0       	rjmp	.+312    	; 0x236 <__bad_interrupt>
      fe:	00 00       	nop
     100:	9a c0       	rjmp	.+308    	; 0x236 <__bad_interrupt>
     102:	00 00       	nop
     104:	98 c0       	rjmp	.+304    	; 0x236 <__bad_interrupt>
     106:	00 00       	nop
     108:	96 c0       	rjmp	.+300    	; 0x236 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	94 c0       	rjmp	.+296    	; 0x236 <__bad_interrupt>
     10e:	00 00       	nop
     110:	92 c0       	rjmp	.+292    	; 0x236 <__bad_interrupt>
     112:	00 00       	nop
     114:	90 c0       	rjmp	.+288    	; 0x236 <__bad_interrupt>
     116:	00 00       	nop
     118:	8e c0       	rjmp	.+284    	; 0x236 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	8c c0       	rjmp	.+280    	; 0x236 <__bad_interrupt>
     11e:	00 00       	nop
     120:	8a c0       	rjmp	.+276    	; 0x236 <__bad_interrupt>
     122:	00 00       	nop
     124:	88 c0       	rjmp	.+272    	; 0x236 <__bad_interrupt>
     126:	00 00       	nop
     128:	86 c0       	rjmp	.+268    	; 0x236 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	84 c0       	rjmp	.+264    	; 0x236 <__bad_interrupt>
     12e:	00 00       	nop
     130:	82 c0       	rjmp	.+260    	; 0x236 <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 1d 0a 	jmp	0x143a	; 0x143a <__vector_77>
     138:	b3 c5       	rjmp	.+2918   	; 0xca0 <__vector_78>
     13a:	00 00       	nop
     13c:	da c5       	rjmp	.+2996   	; 0xcf2 <__vector_79>
     13e:	00 00       	nop
     140:	01 c6       	rjmp	.+3074   	; 0xd44 <__vector_80>
     142:	00 00       	nop
     144:	28 c6       	rjmp	.+3152   	; 0xd96 <__vector_81>
     146:	00 00       	nop
     148:	4f c6       	rjmp	.+3230   	; 0xde8 <__vector_82>
     14a:	00 00       	nop
     14c:	76 c6       	rjmp	.+3308   	; 0xe3a <__vector_83>
     14e:	00 00       	nop
     150:	9d c6       	rjmp	.+3386   	; 0xe8c <__vector_84>
     152:	00 00       	nop
     154:	c4 c6       	rjmp	.+3464   	; 0xede <__vector_85>
     156:	00 00       	nop
     158:	eb c6       	rjmp	.+3542   	; 0xf30 <__vector_86>
     15a:	00 00       	nop
     15c:	6c c0       	rjmp	.+216    	; 0x236 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6a c0       	rjmp	.+212    	; 0x236 <__bad_interrupt>
     162:	00 00       	nop
     164:	68 c0       	rjmp	.+208    	; 0x236 <__bad_interrupt>
     166:	00 00       	nop
     168:	66 c0       	rjmp	.+204    	; 0x236 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	64 c0       	rjmp	.+200    	; 0x236 <__bad_interrupt>
     16e:	00 00       	nop
     170:	62 c0       	rjmp	.+196    	; 0x236 <__bad_interrupt>
     172:	00 00       	nop
     174:	60 c0       	rjmp	.+192    	; 0x236 <__bad_interrupt>
     176:	00 00       	nop
     178:	5e c0       	rjmp	.+188    	; 0x236 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5c c0       	rjmp	.+184    	; 0x236 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5a c0       	rjmp	.+180    	; 0x236 <__bad_interrupt>
     182:	00 00       	nop
     184:	58 c0       	rjmp	.+176    	; 0x236 <__bad_interrupt>
     186:	00 00       	nop
     188:	56 c0       	rjmp	.+172    	; 0x236 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	54 c0       	rjmp	.+168    	; 0x236 <__bad_interrupt>
     18e:	00 00       	nop
     190:	52 c0       	rjmp	.+164    	; 0x236 <__bad_interrupt>
     192:	00 00       	nop
     194:	50 c0       	rjmp	.+160    	; 0x236 <__bad_interrupt>
     196:	00 00       	nop
     198:	4e c0       	rjmp	.+156    	; 0x236 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4c c0       	rjmp	.+152    	; 0x236 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4a c0       	rjmp	.+148    	; 0x236 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	48 c0       	rjmp	.+144    	; 0x236 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	46 c0       	rjmp	.+140    	; 0x236 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	44 c0       	rjmp	.+136    	; 0x236 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	42 c0       	rjmp	.+132    	; 0x236 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	40 c0       	rjmp	.+128    	; 0x236 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3e c0       	rjmp	.+124    	; 0x236 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3c c0       	rjmp	.+120    	; 0x236 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3a c0       	rjmp	.+116    	; 0x236 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	38 c0       	rjmp	.+112    	; 0x236 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	36 c0       	rjmp	.+108    	; 0x236 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	34 c0       	rjmp	.+104    	; 0x236 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	32 c0       	rjmp	.+100    	; 0x236 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	30 c0       	rjmp	.+96     	; 0x236 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2e c0       	rjmp	.+92     	; 0x236 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2c c0       	rjmp	.+88     	; 0x236 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2a c0       	rjmp	.+84     	; 0x236 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	28 c0       	rjmp	.+80     	; 0x236 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	26 c0       	rjmp	.+76     	; 0x236 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	24 c0       	rjmp	.+72     	; 0x236 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	22 c0       	rjmp	.+68     	; 0x236 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	20 c0       	rjmp	.+64     	; 0x236 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	1e c0       	rjmp	.+60     	; 0x236 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e2       	ldi	r29, 0x2F	; 47
     206:	de bf       	out	0x3e, r29	; 62

00000208 <__do_copy_data>:
     208:	10 e2       	ldi	r17, 0x20	; 32
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	ee e6       	ldi	r30, 0x6E	; 110
     210:	fd e1       	ldi	r31, 0x1D	; 29
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	a0 32       	cpi	r26, 0x20	; 32
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	21 e2       	ldi	r18, 0x21	; 33
     220:	a0 e2       	ldi	r26, 0x20	; 32
     222:	b0 e2       	ldi	r27, 0x20	; 32
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	a8 33       	cpi	r26, 0x38	; 56
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 0d 0a 	call	0x141a	; 0x141a <main>
     232:	0c 94 b5 0e 	jmp	0x1d6a	; 0x1d6a <_exit>

00000236 <__bad_interrupt>:
     236:	e4 ce       	rjmp	.-568    	; 0x0 <__vectors>

00000238 <spi_xmega_set_baud_div>:
 * \return Status of operation.
 *   \retval >=0  Success.
 *   \retval  <0  Error.
 */
int8_t spi_xmega_set_baud_div(SPI_t *spi, uint32_t baudrate, uint32_t clkper_hz)
{
     238:	cf 92       	push	r12
     23a:	df 92       	push	r13
     23c:	ef 92       	push	r14
     23e:	ff 92       	push	r15
     240:	0f 93       	push	r16
     242:	1f 93       	push	r17
     244:	cf 93       	push	r28
     246:	df 93       	push	r29
     248:	ec 01       	movw	r28, r24
     24a:	6a 01       	movw	r12, r20
     24c:	7b 01       	movw	r14, r22

	/*
	 * Get wanted divisor rounded up so we don't get speed higher than
	 * requested baudrate.
	 */
	divisor = (clkper_hz + baudrate - 1) / baudrate;
     24e:	db 01       	movw	r26, r22
     250:	ca 01       	movw	r24, r20
     252:	01 97       	sbiw	r24, 0x01	; 1
     254:	a1 09       	sbc	r26, r1
     256:	b1 09       	sbc	r27, r1
     258:	bc 01       	movw	r22, r24
     25a:	cd 01       	movw	r24, r26
     25c:	60 0f       	add	r22, r16
     25e:	71 1f       	adc	r23, r17
     260:	82 1f       	adc	r24, r18
     262:	93 1f       	adc	r25, r19
     264:	a7 01       	movw	r20, r14
     266:	96 01       	movw	r18, r12
     268:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <__udivmodsi4>

	if (divisor > 128) {
     26c:	21 38       	cpi	r18, 0x81	; 129
     26e:	31 05       	cpc	r19, r1
     270:	41 05       	cpc	r20, r1
     272:	51 05       	cpc	r21, r1
     274:	f8 f4       	brcc	.+62     	; 0x2b4 <spi_xmega_set_baud_div+0x7c>

	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
     276:	21 34       	cpi	r18, 0x41	; 65
     278:	60 f4       	brcc	.+24     	; 0x292 <spi_xmega_set_baud_div+0x5a>
		ctrl = SPI_PRESCALER_DIV128_gc;
	}
	else if (divisor_8bit > 32) {
     27a:	21 32       	cpi	r18, 0x21	; 33
     27c:	60 f4       	brcc	.+24     	; 0x296 <spi_xmega_set_baud_div+0x5e>
		ctrl = SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 16) {
     27e:	21 31       	cpi	r18, 0x11	; 17
     280:	60 f4       	brcc	.+24     	; 0x29a <spi_xmega_set_baud_div+0x62>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 8) {
     282:	29 30       	cpi	r18, 0x09	; 9
     284:	60 f4       	brcc	.+24     	; 0x29e <spi_xmega_set_baud_div+0x66>
		ctrl = SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 4) {
     286:	25 30       	cpi	r18, 0x05	; 5
     288:	60 f4       	brcc	.+24     	; 0x2a2 <spi_xmega_set_baud_div+0x6a>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 2) {
     28a:	23 30       	cpi	r18, 0x03	; 3
     28c:	60 f0       	brcs	.+24     	; 0x2a6 <spi_xmega_set_baud_div+0x6e>
		ctrl = SPI_PRESCALER_DIV4_gc;
     28e:	90 e0       	ldi	r25, 0x00	; 0
     290:	0b c0       	rjmp	.+22     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
		ctrl = SPI_PRESCALER_DIV128_gc;
     292:	93 e0       	ldi	r25, 0x03	; 3
     294:	09 c0       	rjmp	.+18     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 32) {
		ctrl = SPI_PRESCALER_DIV64_gc;
     296:	92 e0       	ldi	r25, 0x02	; 2
     298:	07 c0       	rjmp	.+14     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 16) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
     29a:	92 e8       	ldi	r25, 0x82	; 130
     29c:	05 c0       	rjmp	.+10     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 8) {
		ctrl = SPI_PRESCALER_DIV16_gc;
     29e:	91 e0       	ldi	r25, 0x01	; 1
     2a0:	03 c0       	rjmp	.+6      	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 4) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
     2a2:	91 e8       	ldi	r25, 0x81	; 129
     2a4:	01 c0       	rjmp	.+2      	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 2) {
		ctrl = SPI_PRESCALER_DIV4_gc;
	}
	else {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV4_gc;
     2a6:	90 e8       	ldi	r25, 0x80	; 128
	}

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;
     2a8:	88 81       	ld	r24, Y
     2aa:	8c 77       	andi	r24, 0x7C	; 124
     2ac:	89 2b       	or	r24, r25
     2ae:	88 83       	st	Y, r24

	return 1;
     2b0:	81 e0       	ldi	r24, 0x01	; 1
     2b2:	01 c0       	rjmp	.+2      	; 0x2b6 <spi_xmega_set_baud_div+0x7e>
	if (divisor > 128) {
		/*
		 * Highest possible divisor is 128 so fail since we can't get
		 * low enough baudrate.
		 */
		return -1;
     2b4:	8f ef       	ldi	r24, 0xFF	; 255

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;

	return 1;
}
     2b6:	df 91       	pop	r29
     2b8:	cf 91       	pop	r28
     2ba:	1f 91       	pop	r17
     2bc:	0f 91       	pop	r16
     2be:	ff 90       	pop	r15
     2c0:	ef 90       	pop	r14
     2c2:	df 90       	pop	r13
     2c4:	cf 90       	pop	r12
     2c6:	08 95       	ret

000002c8 <UART_SEND>:
// uint8_t SHT11_mode=1;      //Humi:1	Temp:0
uint8_t SHT11_flag=0;

char buffer[100];
void UART_SEND(int l)
{
     2c8:	0f 93       	push	r16
     2ca:	1f 93       	push	r17
     2cc:	cf 93       	push	r28
     2ce:	df 93       	push	r29
	int i;
	for(i=0;i<l;i++)
     2d0:	18 16       	cp	r1, r24
     2d2:	19 06       	cpc	r1, r25
     2d4:	64 f4       	brge	.+24     	; 0x2ee <UART_SEND+0x26>
     2d6:	ce eb       	ldi	r28, 0xBE	; 190
     2d8:	d0 e2       	ldi	r29, 0x20	; 32
     2da:	8c 01       	movw	r16, r24
     2dc:	02 54       	subi	r16, 0x42	; 66
     2de:	1f 4d       	sbci	r17, 0xDF	; 223
	usart_putchar(&USARTD0,buffer[i]);
     2e0:	69 91       	ld	r22, Y+
     2e2:	80 ea       	ldi	r24, 0xA0	; 160
     2e4:	99 e0       	ldi	r25, 0x09	; 9
     2e6:	8b d7       	rcall	.+3862   	; 0x11fe <usart_putchar>

char buffer[100];
void UART_SEND(int l)
{
	int i;
	for(i=0;i<l;i++)
     2e8:	c0 17       	cp	r28, r16
     2ea:	d1 07       	cpc	r29, r17
     2ec:	c9 f7       	brne	.-14     	; 0x2e0 <UART_SEND+0x18>
	usart_putchar(&USARTD0,buffer[i]);
	
}
     2ee:	df 91       	pop	r29
     2f0:	cf 91       	pop	r28
     2f2:	1f 91       	pop	r17
     2f4:	0f 91       	pop	r16
     2f6:	08 95       	ret

000002f8 <En_RC32M>:


void En_RC32M(void)
{
	// Start RC32M OSC
	OSC_CTRL |= OSC_RC32MEN_bm;
     2f8:	e0 e5       	ldi	r30, 0x50	; 80
     2fa:	f0 e0       	ldi	r31, 0x00	; 0
     2fc:	80 81       	ld	r24, Z
     2fe:	82 60       	ori	r24, 0x02	; 2
     300:	80 83       	st	Z, r24
	while(!(OSC_STATUS & OSC_RC32MRDY_bm));
     302:	e1 e5       	ldi	r30, 0x51	; 81
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	81 ff       	sbrs	r24, 1
     30a:	fd cf       	rjmp	.-6      	; 0x306 <En_RC32M+0xe>

	// Select the system clock source: 32 MHz Internal RC Osc.
	CCP = CCP_IOREG_gc;
     30c:	88 ed       	ldi	r24, 0xD8	; 216
     30e:	84 bf       	out	0x34, r24	; 52
	CLK_CTRL = CLK_SCLKSEL_RC32M_gc;
     310:	81 e0       	ldi	r24, 0x01	; 1
     312:	80 93 40 00 	sts	0x0040, r24

	// Disable the unused oscillators: 2 MHz, internal 32 kHz, external clock/crystal oscillator, PLL
	OSC_CTRL &= ~(OSC_RC2MEN_bm | OSC_RC32KEN_bm | OSC_XOSCEN_bm | OSC_PLLEN_bm);
     316:	e0 e5       	ldi	r30, 0x50	; 80
     318:	f0 e0       	ldi	r31, 0x00	; 0
     31a:	80 81       	ld	r24, Z
     31c:	82 7e       	andi	r24, 0xE2	; 226
     31e:	80 83       	st	Z, r24
     320:	08 95       	ret

00000322 <PORT_init>:
};

void PORT_init(void)
{
     322:	cf 93       	push	r28
     324:	df 93       	push	r29
	//LED
	PORTE_DIRSET = LED_Blue_PIN_bm;  
     326:	e1 e8       	ldi	r30, 0x81	; 129
     328:	f6 e0       	ldi	r31, 0x06	; 6
     32a:	88 e0       	ldi	r24, 0x08	; 8
     32c:	80 83       	st	Z, r24
	PORTE_OUTCLR = LED_Blue_PIN_bm;  
     32e:	80 93 86 06 	sts	0x0686, r24
	
	//TX
	PORTD_DIRSET = PIN3_bm; 
     332:	a1 e6       	ldi	r26, 0x61	; 97
     334:	b6 e0       	ldi	r27, 0x06	; 6
     336:	8c 93       	st	X, r24
	PORTD_OUTSET = PIN3_bm;
     338:	80 93 65 06 	sts	0x0665, r24
	
	//SHT11 init
	PORTA.DIR=0x30; 
     33c:	c0 e0       	ldi	r28, 0x00	; 0
     33e:	d6 e0       	ldi	r29, 0x06	; 6
     340:	80 e3       	ldi	r24, 0x30	; 48
     342:	88 83       	st	Y, r24
	PORTA.OUT=0x00;
     344:	1c 82       	std	Y+4, r1	; 0x04
	
	// wireless module & programmer data
	PORTD_DIRSET = NRF24L01_L_CS_LINE | NRF24L01_L_MOSI_LINE | NRF24L01_L_SCK_LINE; 
     346:	80 eb       	ldi	r24, 0xB0	; 176
     348:	8c 93       	st	X, r24
	PORTE_DIRSET = NRF24L01_L_CE_LINE;
     34a:	82 e0       	ldi	r24, 0x02	; 2
     34c:	80 83       	st	Z, r24
	
	//IRQ interrupt (INT0)	
	PORTE_PIN0CTRL |= PORT_ISC_FALLING_gc; 
     34e:	e0 e9       	ldi	r30, 0x90	; 144
     350:	f6 e0       	ldi	r31, 0x06	; 6
     352:	80 81       	ld	r24, Z
     354:	82 60       	ori	r24, 0x02	; 2
     356:	80 83       	st	Z, r24
	PORTE_INTCTRL |= PORT_INT0LVL_LO_gc;
     358:	e9 e8       	ldi	r30, 0x89	; 137
     35a:	f6 e0       	ldi	r31, 0x06	; 6
     35c:	80 81       	ld	r24, Z
     35e:	81 60       	ori	r24, 0x01	; 1
     360:	80 83       	st	Z, r24
	PORTE_INT0MASK |= PIN0_bm;
     362:	ea e8       	ldi	r30, 0x8A	; 138
     364:	f6 e0       	ldi	r31, 0x06	; 6
     366:	80 81       	ld	r24, Z
     368:	81 60       	ori	r24, 0x01	; 1
     36a:	80 83       	st	Z, r24
};
     36c:	df 91       	pop	r29
     36e:	cf 91       	pop	r28
     370:	08 95       	ret

00000372 <USARTD0_init>:

#define USARTD0_conf USARTD0
#define USARTD0_BUADRATE 115200
void USARTD0_init(void)
{
     372:	0f 93       	push	r16
     374:	1f 93       	push	r17
     376:	cf 93       	push	r28
     378:	df 93       	push	r29
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     37a:	c0 ea       	ldi	r28, 0xA0	; 160
     37c:	d9 e0       	ldi	r29, 0x09	; 9
     37e:	8d 81       	ldd	r24, Y+5	; 0x05
     380:	8f 73       	andi	r24, 0x3F	; 63
     382:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     384:	83 e0       	ldi	r24, 0x03	; 3
     386:	8d 83       	std	Y+5, r24	; 0x05
	usart_set_mode(&USARTD0_conf,USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(&USARTD0_conf,USART_CHSIZE_8BIT_gc,USART_PMODE_DISABLED_gc,false);
	//usart_set_rx_interrupt_level(&USARTE0_conf,USART_INT_LVL_MED);
	//usart_set_dre_interrupt_level(&USARTE0_conf,USART_INT_LVL_LO);
	usart_set_baudrate(&USARTD0_conf,USARTD0_BUADRATE,F_CPU);
     388:	00 e0       	ldi	r16, 0x00	; 0
     38a:	18 e4       	ldi	r17, 0x48	; 72
     38c:	28 ee       	ldi	r18, 0xE8	; 232
     38e:	31 e0       	ldi	r19, 0x01	; 1
     390:	40 e0       	ldi	r20, 0x00	; 0
     392:	52 ec       	ldi	r21, 0xC2	; 194
     394:	61 e0       	ldi	r22, 0x01	; 1
     396:	70 e0       	ldi	r23, 0x00	; 0
     398:	80 ea       	ldi	r24, 0xA0	; 160
     39a:	99 e0       	ldi	r25, 0x09	; 9
     39c:	38 d7       	rcall	.+3696   	; 0x120e <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     39e:	8c 81       	ldd	r24, Y+4	; 0x04
     3a0:	88 60       	ori	r24, 0x08	; 8
     3a2:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     3a4:	8c 81       	ldd	r24, Y+4	; 0x04
     3a6:	80 61       	ori	r24, 0x10	; 16
     3a8:	8c 83       	std	Y+4, r24	; 0x04
	usart_tx_enable(&USARTD0_conf);
	usart_rx_enable(&USARTD0_conf);
}
     3aa:	df 91       	pop	r29
     3ac:	cf 91       	pop	r28
     3ae:	1f 91       	pop	r17
     3b0:	0f 91       	pop	r16
     3b2:	08 95       	ret

000003b4 <TimerD0_init>:
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     3b4:	e0 e0       	ldi	r30, 0x00	; 0
     3b6:	f9 e0       	ldi	r31, 0x09	; 9
     3b8:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     3ba:	80 7f       	andi	r24, 0xF0	; 240
     3bc:	84 60       	ori	r24, 0x04	; 4
     3be:	80 83       	st	Z, r24
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     3c0:	81 81       	ldd	r24, Z+1	; 0x01
     3c2:	88 7f       	andi	r24, 0xF8	; 248
     3c4:	81 83       	std	Z+1, r24	; 0x01
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
     3c6:	86 81       	ldd	r24, Z+6	; 0x06
     3c8:	8c 7f       	andi	r24, 0xFC	; 252
     3ca:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
     3cc:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
     3ce:	82 60       	ori	r24, 0x02	; 2
     3d0:	86 83       	std	Z+6, r24	; 0x06
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     3d2:	8f e3       	ldi	r24, 0x3F	; 63
     3d4:	9c e9       	ldi	r25, 0x9C	; 156
     3d6:	86 a3       	std	Z+38, r24	; 0x26
     3d8:	97 a3       	std	Z+39, r25	; 0x27
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
     3da:	80 85       	ldd	r24, Z+8	; 0x08
     3dc:	8e 6f       	ori	r24, 0xFE	; 254
     3de:	80 87       	std	Z+8, r24	; 0x08
	tc_write_clock_source(&TCD0,TC_CLKSEL_DIV8_gc);
	tc_set_wgm(&TCD0,TC_WG_NORMAL);
	tc_set_overflow_interrupt_level(&TCD0,TC_INT_LVL_MED);
	tc_write_period(&TCD0,TIMERD0_PER);
	tc_set_direction(&TCD0,TC_UP);
	tc_enable(&TCD0);
     3e0:	80 e0       	ldi	r24, 0x00	; 0
     3e2:	99 e0       	ldi	r25, 0x09	; 9
     3e4:	c4 c6       	rjmp	.+3464   	; 0x116e <tc_enable>
     3e6:	08 95       	ret

000003e8 <SPI_Init>:

}


void SPI_Init(void)
{
     3e8:	0f 93       	push	r16
     3ea:	1f 93       	push	r17
	spi_xmega_set_baud_div(&NRF24L01_L_SPI,8000000UL,F_CPU);
     3ec:	00 e0       	ldi	r16, 0x00	; 0
     3ee:	18 e4       	ldi	r17, 0x48	; 72
     3f0:	28 ee       	ldi	r18, 0xE8	; 232
     3f2:	31 e0       	ldi	r19, 0x01	; 1
     3f4:	40 e0       	ldi	r20, 0x00	; 0
     3f6:	52 e1       	ldi	r21, 0x12	; 18
     3f8:	6a e7       	ldi	r22, 0x7A	; 122
     3fa:	70 e0       	ldi	r23, 0x00	; 0
     3fc:	80 ec       	ldi	r24, 0xC0	; 192
     3fe:	99 e0       	ldi	r25, 0x09	; 9
     400:	1b df       	rcall	.-458    	; 0x238 <spi_xmega_set_baud_div>
 *
 * \warning This may cause data loss if used on a slave SPI.
 */
static inline void spi_enable_master_mode(SPI_t *spi)
{
	spi->CTRL |= SPI_MASTER_bm;
     402:	e0 ec       	ldi	r30, 0xC0	; 192
     404:	f9 e0       	ldi	r31, 0x09	; 9
     406:	80 81       	ld	r24, Z
     408:	80 61       	ori	r24, 0x10	; 16
     40a:	80 83       	st	Z, r24
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_enable(SPI_t *spi)
{
	spi->CTRL |= SPI_ENABLE_bm;
     40c:	80 81       	ld	r24, Z
     40e:	80 64       	ori	r24, 0x40	; 64
     410:	80 83       	st	Z, r24
	spi_enable_master_mode(&NRF24L01_L_SPI);
	spi_enable(&NRF24L01_L_SPI);
}
     412:	1f 91       	pop	r17
     414:	0f 91       	pop	r16
     416:	08 95       	ret

00000418 <set_micro>:
}

void set_micro(void)
{

	En_RC32M();
     418:	6f df       	rcall	.-290    	; 0x2f8 <En_RC32M>
	PMIC_CTRL |= PMIC_HILVLEN_bm | PMIC_LOLVLEN_bm |PMIC_MEDLVLEN_bm; // fa'al kardane interrupt ha?
     41a:	e2 ea       	ldi	r30, 0xA2	; 162
     41c:	f0 e0       	ldi	r31, 0x00	; 0
     41e:	80 81       	ld	r24, Z
     420:	87 60       	ori	r24, 0x07	; 7
     422:	80 83       	st	Z, r24
	PORT_init();
     424:	7e df       	rcall	.-260    	; 0x322 <PORT_init>
	USARTD0_init();
     426:	a5 df       	rcall	.-182    	; 0x372 <USARTD0_init>
	TimerD0_init();
     428:	c5 df       	rcall	.-118    	; 0x3b4 <TimerD0_init>
	SPI_Init();
     42a:	de df       	rcall	.-68     	; 0x3e8 <SPI_Init>
	TWI_MasterInit(&twiMaster,&TWIC,TWI_MASTER_INTLVL_LO_gc,TWI_BAUDSETTING);
     42c:	2b e9       	ldi	r18, 0x9B	; 155
     42e:	40 e4       	ldi	r20, 0x40	; 64
     430:	60 e8       	ldi	r22, 0x80	; 128
     432:	74 e0       	ldi	r23, 0x04	; 4
     434:	80 e8       	ldi	r24, 0x80	; 128
     436:	90 e2       	ldi	r25, 0x20	; 32
     438:	7c d2       	rcall	.+1272   	; 0x932 <TWI_MasterInit>
	TWIC.SLAVE.CTRLA=0;  //slave disabled
     43a:	e0 e8       	ldi	r30, 0x80	; 128
     43c:	f4 e0       	ldi	r31, 0x04	; 4
     43e:	10 86       	std	Z+8, r1	; 0x08
	
	sei();
     440:	78 94       	sei
     442:	08 95       	ret

00000444 <SHT_WriteByte>:

//----------------------------------------------------------------------------------
// tulis byte ke SHT
//----------------------------------------------------------------------------------
char SHT_WriteByte(unsigned char valu) 
{ 
     444:	28 e0       	ldi	r18, 0x08	; 8
     446:	30 e0       	ldi	r19, 0x00	; 0
  unsigned char i,error=0; 
  
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     448:	90 e8       	ldi	r25, 0x80	; 128
     { 
     if (i & valu)    SHT_DATA_OUT(0);  //bit be bit mifresti 
    else SHT_DATA_OUT(1);                        
     44a:	e0 e0       	ldi	r30, 0x00	; 0
     44c:	f6 e0       	ldi	r31, 0x06	; 6
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     { 
     if (i & valu)    SHT_DATA_OUT(0);  //bit be bit mifresti 
     44e:	49 2f       	mov	r20, r25
     450:	48 23       	and	r20, r24
     452:	21 f0       	breq	.+8      	; 0x45c <SHT_WriteByte+0x18>
     454:	40 81       	ld	r20, Z
     456:	4f 7d       	andi	r20, 0xDF	; 223
     458:	40 83       	st	Z, r20
     45a:	03 c0       	rjmp	.+6      	; 0x462 <SHT_WriteByte+0x1e>
    else SHT_DATA_OUT(1);                        
     45c:	40 81       	ld	r20, Z
     45e:	40 62       	ori	r20, 0x20	; 32
     460:	40 83       	st	Z, r20
    SHT_SCK(1);                          
     462:	44 81       	ldd	r20, Z+4	; 0x04
     464:	40 61       	ori	r20, 0x10	; 16
     466:	44 83       	std	Z+4, r20	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     468:	45 e3       	ldi	r20, 0x35	; 53
     46a:	4a 95       	dec	r20
     46c:	f1 f7       	brne	.-4      	; 0x46a <SHT_WriteByte+0x26>
     46e:	00 00       	nop
    _delay_us(5);         //pulswith approx. 5 us     
    SHT_SCK(0);
     470:	44 81       	ldd	r20, Z+4	; 0x04
     472:	4f 7e       	andi	r20, 0xEF	; 239
     474:	44 83       	std	Z+4, r20	; 0x04
  unsigned char i,error=0; 
  
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     476:	96 95       	lsr	r25
     478:	21 50       	subi	r18, 0x01	; 1
     47a:	31 09       	sbc	r19, r1
     47c:	21 15       	cp	r18, r1
     47e:	31 05       	cpc	r19, r1
     480:	31 f7       	brne	.-52     	; 0x44e <SHT_WriteByte+0xa>
    else SHT_DATA_OUT(1);                        
    SHT_SCK(1);                          
    _delay_us(5);         //pulswith approx. 5 us     
    SHT_SCK(0);
     }
  SHT_DATA_OUT(0);                       //release DATA-line
     482:	e0 e0       	ldi	r30, 0x00	; 0
     484:	f6 e0       	ldi	r31, 0x06	; 6
     486:	80 81       	ld	r24, Z
     488:	8f 7d       	andi	r24, 0xDF	; 223
     48a:	80 83       	st	Z, r24
  SHT_SCK(1);                            //clk #9 for ack 
     48c:	84 81       	ldd	r24, Z+4	; 0x04
     48e:	80 61       	ori	r24, 0x10	; 16
     490:	84 83       	std	Z+4, r24	; 0x04
  error=SHT_DATA_IN;                    //check ack (DATA will be pulled down by SHT11)
     492:	80 85       	ldd	r24, Z+8	; 0x08
  SHT_SCK(0);        
     494:	94 81       	ldd	r25, Z+4	; 0x04
     496:	9f 7e       	andi	r25, 0xEF	; 239
     498:	94 83       	std	Z+4, r25	; 0x04
  return error;                        //error=1 in case of no acknowledge
}
     49a:	80 72       	andi	r24, 0x20	; 32
     49c:	08 95       	ret

0000049e <SHT_ReadByte>:

//----------------------------------------------------------------------------------
// baca byte dari SHT, dan berikan ACK
//----------------------------------------------------------------------------------
char SHT_ReadByte(unsigned char ack) 
{ 
     49e:	58 2f       	mov	r21, r24
  unsigned char i,val=0;
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
     4a0:	e0 e0       	ldi	r30, 0x00	; 0
     4a2:	f6 e0       	ldi	r31, 0x06	; 6
     4a4:	80 81       	ld	r24, Z
     4a6:	8f 7d       	andi	r24, 0xDF	; 223
     4a8:	80 83       	st	Z, r24
     4aa:	28 e0       	ldi	r18, 0x08	; 8
     4ac:	30 e0       	ldi	r19, 0x00	; 0
//----------------------------------------------------------------------------------
// baca byte dari SHT, dan berikan ACK
//----------------------------------------------------------------------------------
char SHT_ReadByte(unsigned char ack) 
{ 
  unsigned char i,val=0;
     4ae:	80 e0       	ldi	r24, 0x00	; 0
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
  for (i=0x80;i>0;i/=2)   // i avalesh: 1 0 0 0 0 0 0 0 ine             
     4b0:	90 e8       	ldi	r25, 0x80	; 128
    { 
    SHT_SCK(1);                
     4b2:	44 81       	ldd	r20, Z+4	; 0x04
     4b4:	40 61       	ori	r20, 0x10	; 16
     4b6:	44 83       	std	Z+4, r20	; 0x04
    if (SHT_DATA_IN) val=(val | i);      //read bit  
     4b8:	40 85       	ldd	r20, Z+8	; 0x08
     4ba:	45 fd       	sbrc	r20, 5
     4bc:	89 2b       	or	r24, r25
    SHT_SCK(0);                  
     4be:	44 81       	ldd	r20, Z+4	; 0x04
     4c0:	4f 7e       	andi	r20, 0xEF	; 239
     4c2:	44 83       	std	Z+4, r20	; 0x04
  unsigned char i,val=0;
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
  for (i=0x80;i>0;i/=2)   // i avalesh: 1 0 0 0 0 0 0 0 ine             
     4c4:	96 95       	lsr	r25
     4c6:	21 50       	subi	r18, 0x01	; 1
     4c8:	31 09       	sbc	r19, r1
     4ca:	21 15       	cp	r18, r1
     4cc:	31 05       	cpc	r19, r1
     4ce:	89 f7       	brne	.-30     	; 0x4b2 <SHT_ReadByte+0x14>
    { 
    SHT_SCK(1);                
    if (SHT_DATA_IN) val=(val | i);      //read bit  
    SHT_SCK(0);                  
     }
  SHT_DATA_OUT(ack);                  //in case of "ack==1" pull down DATA-Line
     4d0:	51 30       	cpi	r21, 0x01	; 1
     4d2:	21 f4       	brne	.+8      	; 0x4dc <SHT_ReadByte+0x3e>
     4d4:	90 91 00 06 	lds	r25, 0x0600
     4d8:	90 62       	ori	r25, 0x20	; 32
     4da:	03 c0       	rjmp	.+6      	; 0x4e2 <SHT_ReadByte+0x44>
     4dc:	90 91 00 06 	lds	r25, 0x0600
     4e0:	9f 7d       	andi	r25, 0xDF	; 223
     4e2:	e0 e0       	ldi	r30, 0x00	; 0
     4e4:	f6 e0       	ldi	r31, 0x06	; 6
     4e6:	90 83       	st	Z, r25
  SHT_SCK(1);                            //clk #9 for ack
     4e8:	94 81       	ldd	r25, Z+4	; 0x04
     4ea:	90 61       	ori	r25, 0x10	; 16
     4ec:	94 83       	std	Z+4, r25	; 0x04
     4ee:	95 e3       	ldi	r25, 0x35	; 53
     4f0:	9a 95       	dec	r25
     4f2:	f1 f7       	brne	.-4      	; 0x4f0 <SHT_ReadByte+0x52>
     4f4:	00 00       	nop
  _delay_us(5);                  //pulswith approx. 5 us 
  SHT_SCK(0);                      
     4f6:	94 81       	ldd	r25, Z+4	; 0x04
     4f8:	9f 7e       	andi	r25, 0xEF	; 239
     4fa:	94 83       	std	Z+4, r25	; 0x04
  SHT_DATA_OUT(0);                    //release DATA-line
     4fc:	90 81       	ld	r25, Z
     4fe:	9f 7d       	andi	r25, 0xDF	; 223
     500:	90 83       	st	Z, r25
  
  //printf2pc("val: %c\r",val);
  copy_val=val;
     502:	80 93 a4 20 	sts	0x20A4, r24
  return val;
}
     506:	08 95       	ret

00000508 <s_transstart>:
void s_transstart(void)
{                                
   //puts("transstart");
   //putchar('\r');
   
   SHT_DATA_OUT(0); 
     508:	e0 e0       	ldi	r30, 0x00	; 0
     50a:	f6 e0       	ldi	r31, 0x06	; 6
     50c:	80 81       	ld	r24, Z
     50e:	8f 7d       	andi	r24, 0xDF	; 223
     510:	80 83       	st	Z, r24
   SHT_SCK(0);                   //Initial state
     512:	84 81       	ldd	r24, Z+4	; 0x04
     514:	8f 7e       	andi	r24, 0xEF	; 239
     516:	84 83       	std	Z+4, r24	; 0x04
     518:	8a e0       	ldi	r24, 0x0A	; 10
     51a:	8a 95       	dec	r24
     51c:	f1 f7       	brne	.-4      	; 0x51a <s_transstart+0x12>
     51e:	00 c0       	rjmp	.+0      	; 0x520 <s_transstart+0x18>
   _delay_us(1);
   SHT_SCK(1);
     520:	84 81       	ldd	r24, Z+4	; 0x04
     522:	80 61       	ori	r24, 0x10	; 16
     524:	84 83       	std	Z+4, r24	; 0x04
     526:	8a e0       	ldi	r24, 0x0A	; 10
     528:	8a 95       	dec	r24
     52a:	f1 f7       	brne	.-4      	; 0x528 <s_transstart+0x20>
     52c:	00 c0       	rjmp	.+0      	; 0x52e <s_transstart+0x26>
   _delay_us(1);
   SHT_DATA_OUT(1);
     52e:	80 81       	ld	r24, Z
     530:	80 62       	ori	r24, 0x20	; 32
     532:	80 83       	st	Z, r24
     534:	8a e0       	ldi	r24, 0x0A	; 10
     536:	8a 95       	dec	r24
     538:	f1 f7       	brne	.-4      	; 0x536 <s_transstart+0x2e>
     53a:	00 c0       	rjmp	.+0      	; 0x53c <s_transstart+0x34>
   _delay_us(1);
   SHT_SCK(0);  
     53c:	84 81       	ldd	r24, Z+4	; 0x04
     53e:	8f 7e       	andi	r24, 0xEF	; 239
     540:	84 83       	std	Z+4, r24	; 0x04
     542:	85 e3       	ldi	r24, 0x35	; 53
     544:	8a 95       	dec	r24
     546:	f1 f7       	brne	.-4      	; 0x544 <s_transstart+0x3c>
     548:	00 00       	nop
   _delay_us(5);
   SHT_SCK(1);
     54a:	84 81       	ldd	r24, Z+4	; 0x04
     54c:	80 61       	ori	r24, 0x10	; 16
     54e:	84 83       	std	Z+4, r24	; 0x04
     550:	8a e0       	ldi	r24, 0x0A	; 10
     552:	8a 95       	dec	r24
     554:	f1 f7       	brne	.-4      	; 0x552 <s_transstart+0x4a>
     556:	00 c0       	rjmp	.+0      	; 0x558 <s_transstart+0x50>
   _delay_us(1);
   SHT_DATA_OUT(0);         
     558:	80 81       	ld	r24, Z
     55a:	8f 7d       	andi	r24, 0xDF	; 223
     55c:	80 83       	st	Z, r24
     55e:	8a e0       	ldi	r24, 0x0A	; 10
     560:	8a 95       	dec	r24
     562:	f1 f7       	brne	.-4      	; 0x560 <s_transstart+0x58>
     564:	00 c0       	rjmp	.+0      	; 0x566 <s_transstart+0x5e>
   _delay_us(1);
   SHT_SCK(0);         
     566:	84 81       	ldd	r24, Z+4	; 0x04
     568:	8f 7e       	andi	r24, 0xEF	; 239
     56a:	84 83       	std	Z+4, r24	; 0x04
     56c:	08 95       	ret

0000056e <s_connectionreset>:
  unsigned char i;
  
  //puts("reset");
  //putchar('\r');
   
  SHT_DATA_OUT(0); SHT_SCK(0);            //Initial state
     56e:	e0 e0       	ldi	r30, 0x00	; 0
     570:	f6 e0       	ldi	r31, 0x06	; 6
     572:	80 81       	ld	r24, Z
     574:	8f 7d       	andi	r24, 0xDF	; 223
     576:	80 83       	st	Z, r24
     578:	84 81       	ldd	r24, Z+4	; 0x04
     57a:	8f 7e       	andi	r24, 0xEF	; 239
     57c:	84 83       	std	Z+4, r24	; 0x04
     57e:	89 e0       	ldi	r24, 0x09	; 9
  for(i=0;i<9;i++)                      //9 SCK cycles
     { 
     SHT_SCK(1);
     580:	94 81       	ldd	r25, Z+4	; 0x04
     582:	90 61       	ori	r25, 0x10	; 16
     584:	94 83       	std	Z+4, r25	; 0x04
     586:	9a e0       	ldi	r25, 0x0A	; 10
     588:	9a 95       	dec	r25
     58a:	f1 f7       	brne	.-4      	; 0x588 <s_connectionreset+0x1a>
     58c:	00 c0       	rjmp	.+0      	; 0x58e <s_connectionreset+0x20>
     _delay_us(1);
     SHT_SCK(0);
     58e:	94 81       	ldd	r25, Z+4	; 0x04
     590:	9f 7e       	andi	r25, 0xEF	; 239
     592:	94 83       	std	Z+4, r25	; 0x04
     594:	81 50       	subi	r24, 0x01	; 1
  
  //puts("reset");
  //putchar('\r');
   
  SHT_DATA_OUT(0); SHT_SCK(0);            //Initial state
  for(i=0;i<9;i++)                      //9 SCK cycles
     596:	a1 f7       	brne	.-24     	; 0x580 <s_connectionreset+0x12>
     { 
     SHT_SCK(1);
     _delay_us(1);
     SHT_SCK(0);
     }
  s_transstart();                       //transmission start
     598:	b7 cf       	rjmp	.-146    	; 0x508 <s_transstart>
     59a:	08 95       	ret

0000059c <SHT11_softreset>:
  unsigned char error=0;

  //puts("softreset"); 
  //putchar('\r');
   
  s_connectionreset();              //reset communication
     59c:	e8 df       	rcall	.-48     	; 0x56e <s_connectionreset>
  error+=SHT_WriteByte(RESET);      //send RESET-command to sensor
     59e:	8e e1       	ldi	r24, 0x1E	; 30
     5a0:	51 cf       	rjmp	.-350    	; 0x444 <SHT_WriteByte>
  

  return error;                     //error=1 in case of no response form the sensor
}
     5a2:	08 95       	ret

000005a4 <s_measure>:

//----------------------------------------------------------------------------------
// pengukuran data
//----------------------------------------------------------------------------------
char s_measure(unsigned char mode)
{ 
     5a4:	cf 93       	push	r28
     5a6:	c8 2f       	mov	r28, r24
  //unsigned long int i,j; 
  
  //puts("s_measure");
  //putchar('\r');
  
  s_transstart();                   //transmission start
     5a8:	af df       	rcall	.-162    	; 0x508 <s_transstart>
  switch(mode){                     //send command to sensor
     5aa:	cc 23       	and	r28, r28
     5ac:	19 f0       	breq	.+6      	; 0x5b4 <s_measure+0x10>
     5ae:	c1 30       	cpi	r28, 0x01	; 1
     5b0:	39 f0       	breq	.+14     	; 0x5c0 <s_measure+0x1c>
     5b2:	0c c0       	rjmp	.+24     	; 0x5cc <s_measure+0x28>
    case TEMP   : error+=SHT_WriteByte(MEASURE_TEMP); break;
     5b4:	83 e0       	ldi	r24, 0x03	; 3
     5b6:	46 df       	rcall	.-372    	; 0x444 <SHT_WriteByte>
     5b8:	99 27       	eor	r25, r25
     5ba:	87 fd       	sbrc	r24, 7
     5bc:	90 95       	com	r25
     5be:	08 c0       	rjmp	.+16     	; 0x5d0 <s_measure+0x2c>
    case HUMI   : error+=SHT_WriteByte(MEASURE_HUMI); break;
     5c0:	85 e0       	ldi	r24, 0x05	; 5
     5c2:	40 df       	rcall	.-384    	; 0x444 <SHT_WriteByte>
     5c4:	99 27       	eor	r25, r25
     5c6:	87 fd       	sbrc	r24, 7
     5c8:	90 95       	com	r25
     5ca:	02 c0       	rjmp	.+4      	; 0x5d0 <s_measure+0x2c>
//----------------------------------------------------------------------------------
// pengukuran data
//----------------------------------------------------------------------------------
char s_measure(unsigned char mode)
{ 
  unsigned error=0;                                  
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	90 e0       	ldi	r25, 0x00	; 0
//    *(p_value)  =SHT_ReadByte(ACK);    //read the second byte (LSB)
//    *p_checksum =SHT_ReadByte(ACK);  //read checksum 
//    check_sum= *p_checksum;
  
  return error;
}   
     5d0:	cf 91       	pop	r28
     5d2:	08 95       	ret

000005d4 <calc_sth11>:
// output:  humi [%RH]
//          temp [°C] 
//----------------------------------------------------------------------------------------

void calc_sth11(float *p_humidity ,float *p_temperature)
{ 
     5d4:	2f 92       	push	r2
     5d6:	3f 92       	push	r3
     5d8:	4f 92       	push	r4
     5da:	5f 92       	push	r5
     5dc:	6f 92       	push	r6
     5de:	7f 92       	push	r7
     5e0:	8f 92       	push	r8
     5e2:	9f 92       	push	r9
     5e4:	af 92       	push	r10
     5e6:	bf 92       	push	r11
     5e8:	cf 92       	push	r12
     5ea:	df 92       	push	r13
     5ec:	ef 92       	push	r14
     5ee:	ff 92       	push	r15
     5f0:	0f 93       	push	r16
     5f2:	1f 93       	push	r17
     5f4:	cf 93       	push	r28
     5f6:	df 93       	push	r29
     5f8:	00 d0       	rcall	.+0      	; 0x5fa <calc_sth11+0x26>
     5fa:	00 d0       	rcall	.+0      	; 0x5fc <calc_sth11+0x28>
     5fc:	cd b7       	in	r28, 0x3d	; 61
     5fe:	de b7       	in	r29, 0x3e	; 62
     600:	8c 01       	movw	r16, r24
     602:	1b 01       	movw	r2, r22
  float t_C;                        // t_C   :  Temperature [°C]
  
  //puts("calculate");
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [°C] //man: dar 3.5(nazdik be 3.3)!
     604:	2a e0       	ldi	r18, 0x0A	; 10
     606:	37 ed       	ldi	r19, 0xD7	; 215
     608:	43 e2       	ldi	r20, 0x23	; 35
     60a:	5c e3       	ldi	r21, 0x3C	; 60
     60c:	fb 01       	movw	r30, r22
     60e:	60 81       	ld	r22, Z
     610:	71 81       	ldd	r23, Z+1	; 0x01
     612:	82 81       	ldd	r24, Z+2	; 0x02
     614:	93 81       	ldd	r25, Z+3	; 0x03
     616:	0e 94 77 0b 	call	0x16ee	; 0x16ee <__mulsf3>
     61a:	2d ec       	ldi	r18, 0xCD	; 205
     61c:	3c ec       	ldi	r19, 0xCC	; 204
     61e:	4e e1       	ldi	r20, 0x1E	; 30
     620:	52 e4       	ldi	r21, 0x42	; 66
     622:	15 d7       	rcall	.+3626   	; 0x144e <__subsf3>
     624:	2b 01       	movw	r4, r22
     626:	3c 01       	movw	r6, r24
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
     628:	f8 01       	movw	r30, r16
     62a:	c0 80       	ld	r12, Z
     62c:	d1 80       	ldd	r13, Z+1	; 0x01
     62e:	e2 80       	ldd	r14, Z+2	; 0x02
     630:	f3 80       	ldd	r15, Z+3	; 0x03
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
     632:	20 e0       	ldi	r18, 0x00	; 0
     634:	30 e0       	ldi	r19, 0x00	; 0
     636:	48 ec       	ldi	r20, 0xC8	; 200
     638:	51 e4       	ldi	r21, 0x41	; 65
     63a:	09 d7       	rcall	.+3602   	; 0x144e <__subsf3>
     63c:	4b 01       	movw	r8, r22
     63e:	5c 01       	movw	r10, r24
     640:	2c ea       	ldi	r18, 0xAC	; 172
     642:	35 ec       	ldi	r19, 0xC5	; 197
     644:	47 ea       	ldi	r20, 0xA7	; 167
     646:	58 e3       	ldi	r21, 0x38	; 56
     648:	c7 01       	movw	r24, r14
     64a:	b6 01       	movw	r22, r12
     64c:	0e 94 77 0b 	call	0x16ee	; 0x16ee <__mulsf3>
     650:	2a e0       	ldi	r18, 0x0A	; 10
     652:	37 ed       	ldi	r19, 0xD7	; 215
     654:	43 e2       	ldi	r20, 0x23	; 35
     656:	5c e3       	ldi	r21, 0x3C	; 60
     658:	fb d6       	rcall	.+3574   	; 0x1450 <__addsf3>
     65a:	9b 01       	movw	r18, r22
     65c:	ac 01       	movw	r20, r24
     65e:	c5 01       	movw	r24, r10
     660:	b4 01       	movw	r22, r8
     662:	0e 94 77 0b 	call	0x16ee	; 0x16ee <__mulsf3>
     666:	4b 01       	movw	r8, r22
     668:	5c 01       	movw	r10, r24
  
  //puts("calculate");
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [°C] //man: dar 3.5(nazdik be 3.3)!
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
     66a:	22 ea       	ldi	r18, 0xA2	; 162
     66c:	37 ee       	ldi	r19, 0xE7	; 231
     66e:	4b e3       	ldi	r20, 0x3B	; 59
     670:	56 eb       	ldi	r21, 0xB6	; 182
     672:	c7 01       	movw	r24, r14
     674:	b6 01       	movw	r22, r12
     676:	0e 94 77 0b 	call	0x16ee	; 0x16ee <__mulsf3>
     67a:	9b 01       	movw	r18, r22
     67c:	ac 01       	movw	r20, r24
     67e:	c7 01       	movw	r24, r14
     680:	b6 01       	movw	r22, r12
     682:	0e 94 77 0b 	call	0x16ee	; 0x16ee <__mulsf3>
     686:	69 83       	std	Y+1, r22	; 0x01
     688:	7a 83       	std	Y+2, r23	; 0x02
     68a:	8b 83       	std	Y+3, r24	; 0x03
     68c:	9c 83       	std	Y+4, r25	; 0x04
     68e:	24 e5       	ldi	r18, 0x54	; 84
     690:	33 ee       	ldi	r19, 0xE3	; 227
     692:	45 e2       	ldi	r20, 0x25	; 37
     694:	5d e3       	ldi	r21, 0x3D	; 61
     696:	c7 01       	movw	r24, r14
     698:	b6 01       	movw	r22, r12
     69a:	0e 94 77 0b 	call	0x16ee	; 0x16ee <__mulsf3>
     69e:	9b 01       	movw	r18, r22
     6a0:	ac 01       	movw	r20, r24
     6a2:	69 81       	ldd	r22, Y+1	; 0x01
     6a4:	7a 81       	ldd	r23, Y+2	; 0x02
     6a6:	8b 81       	ldd	r24, Y+3	; 0x03
     6a8:	9c 81       	ldd	r25, Y+4	; 0x04
     6aa:	d2 d6       	rcall	.+3492   	; 0x1450 <__addsf3>
     6ac:	20 e0       	ldi	r18, 0x00	; 0
     6ae:	30 e0       	ldi	r19, 0x00	; 0
     6b0:	40 e8       	ldi	r20, 0x80	; 128
     6b2:	50 e4       	ldi	r21, 0x40	; 64
     6b4:	cc d6       	rcall	.+3480   	; 0x144e <__subsf3>
     6b6:	9b 01       	movw	r18, r22
     6b8:	ac 01       	movw	r20, r24
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
     6ba:	c5 01       	movw	r24, r10
     6bc:	b4 01       	movw	r22, r8
     6be:	c8 d6       	rcall	.+3472   	; 0x1450 <__addsf3>
     6c0:	6b 01       	movw	r12, r22
     6c2:	7c 01       	movw	r14, r24
  if(rh_true>100)rh_true=100;       //cut if the value is outside of
     6c4:	20 e0       	ldi	r18, 0x00	; 0
     6c6:	30 e0       	ldi	r19, 0x00	; 0
     6c8:	48 ec       	ldi	r20, 0xC8	; 200
     6ca:	52 e4       	ldi	r21, 0x42	; 66
     6cc:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__gesf2>
     6d0:	18 16       	cp	r1, r24
     6d2:	54 f0       	brlt	.+20     	; 0x6e8 <calc_sth11+0x114>
  if(rh_true<0.1)rh_true=0.1;       //the physical possible range
     6d4:	2d ec       	ldi	r18, 0xCD	; 205
     6d6:	3c ec       	ldi	r19, 0xCC	; 204
     6d8:	4c ec       	ldi	r20, 0xCC	; 204
     6da:	5d e3       	ldi	r21, 0x3D	; 61
     6dc:	c7 01       	movw	r24, r14
     6de:	b6 01       	movw	r22, r12
     6e0:	1b d7       	rcall	.+3638   	; 0x1518 <__cmpsf2>
     6e2:	88 23       	and	r24, r24
     6e4:	54 f0       	brlt	.+20     	; 0x6fa <calc_sth11+0x126>
     6e6:	12 c0       	rjmp	.+36     	; 0x70c <calc_sth11+0x138>
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [°C] //man: dar 3.5(nazdik be 3.3)!
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
  if(rh_true>100)rh_true=100;       //cut if the value is outside of
     6e8:	0f 2e       	mov	r0, r31
     6ea:	c1 2c       	mov	r12, r1
     6ec:	d1 2c       	mov	r13, r1
     6ee:	f8 ec       	ldi	r31, 0xC8	; 200
     6f0:	ef 2e       	mov	r14, r31
     6f2:	f2 e4       	ldi	r31, 0x42	; 66
     6f4:	ff 2e       	mov	r15, r31
     6f6:	f0 2d       	mov	r31, r0
     6f8:	09 c0       	rjmp	.+18     	; 0x70c <calc_sth11+0x138>
  if(rh_true<0.1)rh_true=0.1;       //the physical possible range
     6fa:	0f 2e       	mov	r0, r31
     6fc:	fd ec       	ldi	r31, 0xCD	; 205
     6fe:	cf 2e       	mov	r12, r31
     700:	fc ec       	ldi	r31, 0xCC	; 204
     702:	df 2e       	mov	r13, r31
     704:	ed 2c       	mov	r14, r13
     706:	fd e3       	ldi	r31, 0x3D	; 61
     708:	ff 2e       	mov	r15, r31
     70a:	f0 2d       	mov	r31, r0

  *p_temperature=t_C;               //return temperature [°C]
     70c:	f1 01       	movw	r30, r2
     70e:	40 82       	st	Z, r4
     710:	51 82       	std	Z+1, r5	; 0x01
     712:	62 82       	std	Z+2, r6	; 0x02
     714:	73 82       	std	Z+3, r7	; 0x03
  *p_humidity=rh_true;              //return humidity[%RH]
     716:	f8 01       	movw	r30, r16
     718:	c0 82       	st	Z, r12
     71a:	d1 82       	std	Z+1, r13	; 0x01
     71c:	e2 82       	std	Z+2, r14	; 0x02
     71e:	f3 82       	std	Z+3, r15	; 0x03
}
     720:	24 96       	adiw	r28, 0x04	; 4
     722:	cd bf       	out	0x3d, r28	; 61
     724:	de bf       	out	0x3e, r29	; 62
     726:	df 91       	pop	r29
     728:	cf 91       	pop	r28
     72a:	1f 91       	pop	r17
     72c:	0f 91       	pop	r16
     72e:	ff 90       	pop	r15
     730:	ef 90       	pop	r14
     732:	df 90       	pop	r13
     734:	cf 90       	pop	r12
     736:	bf 90       	pop	r11
     738:	af 90       	pop	r10
     73a:	9f 90       	pop	r9
     73c:	8f 90       	pop	r8
     73e:	7f 90       	pop	r7
     740:	6f 90       	pop	r6
     742:	5f 90       	pop	r5
     744:	4f 90       	pop	r4
     746:	3f 90       	pop	r3
     748:	2f 90       	pop	r2
     74a:	08 95       	ret

0000074c <SHT11_GetResult>:
  return dew_point;
} */


char SHT11_GetResult(unsigned char *p_value, unsigned char *p_checksum)
{
     74c:	ff 92       	push	r15
     74e:	0f 93       	push	r16
     750:	1f 93       	push	r17
     752:	cf 93       	push	r28
     754:	df 93       	push	r29
     756:	ec 01       	movw	r28, r24
     758:	8b 01       	movw	r16, r22
	   unsigned error=0;
	   unsigned char crc;
	   
	   if(SHT_DATA_IN) error+=1;                 // or timeout (~2 sec.) is reached
     75a:	e0 e0       	ldi	r30, 0x00	; 0
     75c:	f6 e0       	ldi	r31, 0x06	; 6
     75e:	f0 84       	ldd	r15, Z+8	; 0x08
     760:	f5 fa       	bst	r15, 5
     762:	ff 24       	eor	r15, r15
     764:	f0 f8       	bld	r15, 0
	   *(p_value+1)=SHT_ReadByte(ACK);			 //read the first byte (MSB)    dar micro harchi adrese bishtr, arzesh bishtar. baraks zakhire mikone
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	9a de       	rcall	.-716    	; 0x49e <SHT_ReadByte>
     76a:	89 83       	std	Y+1, r24	; 0x01
	   *(p_value)  =SHT_ReadByte(ACK);			 //read the second byte (LSB)
     76c:	81 e0       	ldi	r24, 0x01	; 1
     76e:	97 de       	rcall	.-722    	; 0x49e <SHT_ReadByte>
     770:	88 83       	st	Y, r24
	   *p_checksum =SHT_ReadByte(ACK);			 //read checksum
     772:	81 e0       	ldi	r24, 0x01	; 1
     774:	94 de       	rcall	.-728    	; 0x49e <SHT_ReadByte>
     776:	98 2f       	mov	r25, r24
     778:	f8 01       	movw	r30, r16
     77a:	80 83       	st	Z, r24
	   check_sum= *p_checksum;
     77c:	80 93 bc 20 	sts	0x20BC, r24
	   
	   crc= copy_val/256 + copy_val%256;
     780:	80 91 a4 20 	lds	r24, 0x20A4
	   if (crc != check_sum)
     784:	98 13       	cpse	r25, r24
	    {
		    s_connectionreset();
     786:	f3 de       	rcall	.-538    	; 0x56e <s_connectionreset>
		    //PORTD_OUTSET=LED_Red_PIN_bm;
	    }
	  
	   return error;
}
     788:	8f 2d       	mov	r24, r15
     78a:	df 91       	pop	r29
     78c:	cf 91       	pop	r28
     78e:	1f 91       	pop	r17
     790:	0f 91       	pop	r16
     792:	ff 90       	pop	r15
     794:	08 95       	ret

00000796 <SHT11_measure>:
const float T1=+0.01;             // for 14 Bit @ 5V
const float T2=+0.00008;          // for 14 Bit @ 5V	


void SHT11_measure (void)
{
     796:	ef 92       	push	r14
     798:	ff 92       	push	r15
     79a:	1f 93       	push	r17
     79c:	cf 93       	push	r28
     79e:	df 93       	push	r29
     7a0:	1f 92       	push	r1
     7a2:	cd b7       	in	r28, 0x3d	; 61
     7a4:	de b7       	in	r29, 0x3e	; 62
//     humi_val.i=0;  
//     temp_val.i=0;   comment kardam ke har bar sefr nakone! lazemesh daram dar bare bad baraye mohasebe humi             
  
  
  
	switch(SHT11_count)
     7a6:	80 91 20 20 	lds	r24, 0x2020
     7aa:	80 32       	cpi	r24, 0x20	; 32
     7ac:	61 f0       	breq	.+24     	; 0x7c6 <SHT11_measure+0x30>
     7ae:	88 32       	cpi	r24, 0x28	; 40
     7b0:	09 f4       	brne	.+2      	; 0x7b4 <SHT11_measure+0x1e>
     7b2:	58 c0       	rjmp	.+176    	; 0x864 <SHT11_measure+0xce>
     7b4:	81 11       	cpse	r24, r1
     7b6:	a3 c0       	rjmp	.+326    	; 0x8fe <SHT11_measure+0x168>
	{
 		case	0	:	{	error+=s_measure(TEMP);
     7b8:	f5 de       	rcall	.-534    	; 0x5a4 <s_measure>
							SHT11_count++;	
     7ba:	90 91 20 20 	lds	r25, 0x2020
     7be:	9f 5f       	subi	r25, 0xFF	; 255
     7c0:	90 93 20 20 	sts	0x2020, r25
							break;}
     7c4:	a0 c0       	rjmp	.+320    	; 0x906 <SHT11_measure+0x170>
 		case	32	:	{	error+=SHT11_GetResult((unsigned char*) &temp_val.i,&checksum);
     7c6:	be 01       	movw	r22, r28
     7c8:	6f 5f       	subi	r22, 0xFF	; 255
     7ca:	7f 4f       	sbci	r23, 0xFF	; 255
     7cc:	86 e2       	ldi	r24, 0x26	; 38
     7ce:	91 e2       	ldi	r25, 0x21	; 33
     7d0:	bd df       	rcall	.-134    	; 0x74c <SHT11_GetResult>
     7d2:	18 2f       	mov	r17, r24
							if (error==0)
     7d4:	81 11       	cpse	r24, r1
     7d6:	3d c0       	rjmp	.+122    	; 0x852 <SHT11_measure+0xbc>
							{
								temp_val.f=(float)temp_val.i;                     //converts integer to float
     7d8:	0f 2e       	mov	r0, r31
     7da:	f6 e2       	ldi	r31, 0x26	; 38
     7dc:	ef 2e       	mov	r14, r31
     7de:	f1 e2       	ldi	r31, 0x21	; 33
     7e0:	ff 2e       	mov	r15, r31
     7e2:	f0 2d       	mov	r31, r0
     7e4:	f7 01       	movw	r30, r14
     7e6:	60 81       	ld	r22, Z
     7e8:	71 81       	ldd	r23, Z+1	; 0x01
     7ea:	80 e0       	ldi	r24, 0x00	; 0
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	c9 d6       	rcall	.+3474   	; 0x1582 <__floatunsisf>
     7f0:	f7 01       	movw	r30, r14
     7f2:	60 83       	st	Z, r22
     7f4:	71 83       	std	Z+1, r23	; 0x01
     7f6:	82 83       	std	Z+2, r24	; 0x02
     7f8:	93 83       	std	Z+3, r25	; 0x03
								calc_sth11(&humi_val.f,&temp_val.f);              //calculate humidity, temperature
     7fa:	b7 01       	movw	r22, r14
     7fc:	82 e2       	ldi	r24, 0x22	; 34
     7fe:	91 e2       	ldi	r25, 0x21	; 33
     800:	e9 de       	rcall	.-558    	; 0x5d4 <calc_sth11>
								T=(int)(temp_val.f*(float)100);
     802:	20 e0       	ldi	r18, 0x00	; 0
     804:	30 e0       	ldi	r19, 0x00	; 0
     806:	48 ec       	ldi	r20, 0xC8	; 200
     808:	52 e4       	ldi	r21, 0x42	; 66
     80a:	f7 01       	movw	r30, r14
     80c:	60 81       	ld	r22, Z
     80e:	71 81       	ldd	r23, Z+1	; 0x01
     810:	82 81       	ldd	r24, Z+2	; 0x02
     812:	93 81       	ldd	r25, Z+3	; 0x03
     814:	6c d7       	rcall	.+3800   	; 0x16ee <__mulsf3>
     816:	84 d6       	rcall	.+3336   	; 0x1520 <__fixsfsi>
     818:	cb 01       	movw	r24, r22
     81a:	aa 27       	eor	r26, r26
     81c:	97 fd       	sbrc	r25, 7
     81e:	a0 95       	com	r26
     820:	ba 2f       	mov	r27, r26
     822:	80 93 2a 21 	sts	0x212A, r24
     826:	90 93 2b 21 	sts	0x212B, r25
     82a:	a0 93 2c 21 	sts	0x212C, r26
     82e:	b0 93 2d 21 	sts	0x212D, r27
								printf2pc("Temp: %ld \r",T);
     832:	bf 93       	push	r27
     834:	af 93       	push	r26
     836:	9f 93       	push	r25
     838:	8f 93       	push	r24
     83a:	80 e0       	ldi	r24, 0x00	; 0
     83c:	90 e2       	ldi	r25, 0x20	; 32
     83e:	9f 93       	push	r25
     840:	8f 93       	push	r24
     842:	8e eb       	ldi	r24, 0xBE	; 190
     844:	90 e2       	ldi	r25, 0x20	; 32
     846:	9f 93       	push	r25
     848:	8f 93       	push	r24
     84a:	d6 d7       	rcall	.+4012   	; 0x17f8 <sprintf>
     84c:	3d dd       	rcall	.-1414   	; 0x2c8 <UART_SEND>
     84e:	cd bf       	out	0x3d, r28	; 61
     850:	de bf       	out	0x3e, r29	; 62
							}
							error+=s_measure(HUMI);
     852:	81 e0       	ldi	r24, 0x01	; 1
     854:	a7 de       	rcall	.-690    	; 0x5a4 <s_measure>
     856:	81 0f       	add	r24, r17
							SHT11_count++;
     858:	90 91 20 20 	lds	r25, 0x2020
     85c:	9f 5f       	subi	r25, 0xFF	; 255
     85e:	90 93 20 20 	sts	0x2020, r25
							break;}
     862:	51 c0       	rjmp	.+162    	; 0x906 <SHT11_measure+0x170>
 		case	40	:	{	error+=SHT11_GetResult((unsigned char*) &humi_val.i,&checksum);
     864:	be 01       	movw	r22, r28
     866:	6f 5f       	subi	r22, 0xFF	; 255
     868:	7f 4f       	sbci	r23, 0xFF	; 255
     86a:	82 e2       	ldi	r24, 0x22	; 34
     86c:	91 e2       	ldi	r25, 0x21	; 33
     86e:	6e df       	rcall	.-292    	; 0x74c <SHT11_GetResult>
     870:	18 2f       	mov	r17, r24
							if (error==0)
     872:	81 11       	cpse	r24, r1
     874:	3d c0       	rjmp	.+122    	; 0x8f0 <SHT11_measure+0x15a>
							{	
								humi_val.f=(float)humi_val.i;                   //converts integer to float
     876:	0f 2e       	mov	r0, r31
     878:	f2 e2       	ldi	r31, 0x22	; 34
     87a:	ef 2e       	mov	r14, r31
     87c:	f1 e2       	ldi	r31, 0x21	; 33
     87e:	ff 2e       	mov	r15, r31
     880:	f0 2d       	mov	r31, r0
     882:	f7 01       	movw	r30, r14
     884:	60 81       	ld	r22, Z
     886:	71 81       	ldd	r23, Z+1	; 0x01
     888:	80 e0       	ldi	r24, 0x00	; 0
     88a:	90 e0       	ldi	r25, 0x00	; 0
     88c:	7a d6       	rcall	.+3316   	; 0x1582 <__floatunsisf>
     88e:	f7 01       	movw	r30, r14
     890:	60 83       	st	Z, r22
     892:	71 83       	std	Z+1, r23	; 0x01
     894:	82 83       	std	Z+2, r24	; 0x02
     896:	93 83       	std	Z+3, r25	; 0x03
								calc_sth11(&humi_val.f,&temp_val.f);              //calculate humidity, temperature
     898:	66 e2       	ldi	r22, 0x26	; 38
     89a:	71 e2       	ldi	r23, 0x21	; 33
     89c:	c7 01       	movw	r24, r14
     89e:	9a de       	rcall	.-716    	; 0x5d4 <calc_sth11>
								H=(int)(humi_val.f*(float)100);
     8a0:	20 e0       	ldi	r18, 0x00	; 0
     8a2:	30 e0       	ldi	r19, 0x00	; 0
     8a4:	48 ec       	ldi	r20, 0xC8	; 200
     8a6:	52 e4       	ldi	r21, 0x42	; 66
     8a8:	f7 01       	movw	r30, r14
     8aa:	60 81       	ld	r22, Z
     8ac:	71 81       	ldd	r23, Z+1	; 0x01
     8ae:	82 81       	ldd	r24, Z+2	; 0x02
     8b0:	93 81       	ldd	r25, Z+3	; 0x03
     8b2:	1d d7       	rcall	.+3642   	; 0x16ee <__mulsf3>
     8b4:	35 d6       	rcall	.+3178   	; 0x1520 <__fixsfsi>
     8b6:	cb 01       	movw	r24, r22
     8b8:	aa 27       	eor	r26, r26
     8ba:	97 fd       	sbrc	r25, 7
     8bc:	a0 95       	com	r26
     8be:	ba 2f       	mov	r27, r26
     8c0:	80 93 2e 21 	sts	0x212E, r24
     8c4:	90 93 2f 21 	sts	0x212F, r25
     8c8:	a0 93 30 21 	sts	0x2130, r26
     8cc:	b0 93 31 21 	sts	0x2131, r27
								printf2pc("Humi: %ld \r\r",H);
     8d0:	bf 93       	push	r27
     8d2:	af 93       	push	r26
     8d4:	9f 93       	push	r25
     8d6:	8f 93       	push	r24
     8d8:	8c e0       	ldi	r24, 0x0C	; 12
     8da:	90 e2       	ldi	r25, 0x20	; 32
     8dc:	9f 93       	push	r25
     8de:	8f 93       	push	r24
     8e0:	8e eb       	ldi	r24, 0xBE	; 190
     8e2:	90 e2       	ldi	r25, 0x20	; 32
     8e4:	9f 93       	push	r25
     8e6:	8f 93       	push	r24
     8e8:	87 d7       	rcall	.+3854   	; 0x17f8 <sprintf>
     8ea:	ee dc       	rcall	.-1572   	; 0x2c8 <UART_SEND>
     8ec:	cd bf       	out	0x3d, r28	; 61
     8ee:	de bf       	out	0x3e, r29	; 62
							}
							error+=s_measure(TEMP);
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	58 de       	rcall	.-848    	; 0x5a4 <s_measure>
     8f4:	81 0f       	add	r24, r17
							SHT11_count=1;
     8f6:	91 e0       	ldi	r25, 0x01	; 1
     8f8:	90 93 20 20 	sts	0x2020, r25
							break;}																							
     8fc:	04 c0       	rjmp	.+8      	; 0x906 <SHT11_measure+0x170>
 		default		:	{
							SHT11_count++;
     8fe:	8f 5f       	subi	r24, 0xFF	; 255
     900:	80 93 20 20 	sts	0x2020, r24
     904:	0f c0       	rjmp	.+30     	; 0x924 <SHT11_measure+0x18e>
							break;}
	}
    
     if (error!=0) 
     906:	88 23       	and	r24, r24
     908:	69 f0       	breq	.+26     	; 0x924 <SHT11_measure+0x18e>
 	{
 		s_connectionreset();
     90a:	31 de       	rcall	.-926    	; 0x56e <s_connectionreset>
 		printf2pcs("error\r");
     90c:	87 e0       	ldi	r24, 0x07	; 7
     90e:	e9 e1       	ldi	r30, 0x19	; 25
     910:	f0 e2       	ldi	r31, 0x20	; 32
     912:	ae eb       	ldi	r26, 0xBE	; 190
     914:	b0 e2       	ldi	r27, 0x20	; 32
     916:	01 90       	ld	r0, Z+
     918:	0d 92       	st	X+, r0
     91a:	8a 95       	dec	r24
     91c:	e1 f7       	brne	.-8      	; 0x916 <SHT11_measure+0x180>
     91e:	86 e0       	ldi	r24, 0x06	; 6
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	d2 dc       	rcall	.-1628   	; 0x2c8 <UART_SEND>
 	}
             	
}
     924:	0f 90       	pop	r0
     926:	df 91       	pop	r29
     928:	cf 91       	pop	r28
     92a:	1f 91       	pop	r17
     92c:	ff 90       	pop	r15
     92e:	ef 90       	pop	r14
     930:	08 95       	ret

00000932 <TWI_MasterInit>:
 */
void TWI_MasterInit(TWI_Master_t *twi,
                    TWI_t *module,
                    TWI_MASTER_INTLVL_t intLevel,
                    uint8_t baudRateRegisterSetting)
{
     932:	fc 01       	movw	r30, r24
	twi->interface = module;
     934:	60 83       	st	Z, r22
     936:	71 83       	std	Z+1, r23	; 0x01
	twi->interface->MASTER.CTRLA = intLevel |
     938:	48 63       	ori	r20, 0x38	; 56
     93a:	db 01       	movw	r26, r22
     93c:	11 96       	adiw	r26, 0x01	; 1
     93e:	4c 93       	st	X, r20
	                               TWI_MASTER_RIEN_bm |
	                               TWI_MASTER_WIEN_bm |
	                               TWI_MASTER_ENABLE_bm;
	twi->interface->MASTER.BAUD = baudRateRegisterSetting;
     940:	a0 81       	ld	r26, Z
     942:	b1 81       	ldd	r27, Z+1	; 0x01
     944:	15 96       	adiw	r26, 0x05	; 5
     946:	2c 93       	st	X, r18
	twi->interface->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
     948:	01 90       	ld	r0, Z+
     94a:	f0 81       	ld	r31, Z
     94c:	e0 2d       	mov	r30, r0
     94e:	81 e0       	ldi	r24, 0x01	; 1
     950:	84 83       	std	Z+4, r24	; 0x04
     952:	08 95       	ret

00000954 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     954:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
     956:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     958:	e8 2f       	mov	r30, r24
     95a:	f0 e0       	ldi	r31, 0x00	; 0
     95c:	e0 59       	subi	r30, 0x90	; 144
     95e:	ff 4f       	sbci	r31, 0xFF	; 255
     960:	60 95       	com	r22
     962:	80 81       	ld	r24, Z
     964:	68 23       	and	r22, r24
     966:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     968:	9f bf       	out	0x3f, r25	; 63
     96a:	08 95       	ret

0000096c <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     96c:	1f 92       	push	r1
     96e:	0f 92       	push	r0
     970:	0f b6       	in	r0, 0x3f	; 63
     972:	0f 92       	push	r0
     974:	11 24       	eor	r1, r1
     976:	2f 93       	push	r18
     978:	3f 93       	push	r19
     97a:	4f 93       	push	r20
     97c:	5f 93       	push	r21
     97e:	6f 93       	push	r22
     980:	7f 93       	push	r23
     982:	8f 93       	push	r24
     984:	9f 93       	push	r25
     986:	af 93       	push	r26
     988:	bf 93       	push	r27
     98a:	ef 93       	push	r30
     98c:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     98e:	e0 91 51 20 	lds	r30, 0x2051
     992:	f0 91 52 20 	lds	r31, 0x2052
     996:	30 97       	sbiw	r30, 0x00	; 0
     998:	09 f0       	breq	.+2      	; 0x99c <__vector_14+0x30>
		tc_tcc0_ovf_callback();
     99a:	09 95       	icall
	}
}
     99c:	ff 91       	pop	r31
     99e:	ef 91       	pop	r30
     9a0:	bf 91       	pop	r27
     9a2:	af 91       	pop	r26
     9a4:	9f 91       	pop	r25
     9a6:	8f 91       	pop	r24
     9a8:	7f 91       	pop	r23
     9aa:	6f 91       	pop	r22
     9ac:	5f 91       	pop	r21
     9ae:	4f 91       	pop	r20
     9b0:	3f 91       	pop	r19
     9b2:	2f 91       	pop	r18
     9b4:	0f 90       	pop	r0
     9b6:	0f be       	out	0x3f, r0	; 63
     9b8:	0f 90       	pop	r0
     9ba:	1f 90       	pop	r1
     9bc:	18 95       	reti

000009be <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     9be:	1f 92       	push	r1
     9c0:	0f 92       	push	r0
     9c2:	0f b6       	in	r0, 0x3f	; 63
     9c4:	0f 92       	push	r0
     9c6:	11 24       	eor	r1, r1
     9c8:	2f 93       	push	r18
     9ca:	3f 93       	push	r19
     9cc:	4f 93       	push	r20
     9ce:	5f 93       	push	r21
     9d0:	6f 93       	push	r22
     9d2:	7f 93       	push	r23
     9d4:	8f 93       	push	r24
     9d6:	9f 93       	push	r25
     9d8:	af 93       	push	r26
     9da:	bf 93       	push	r27
     9dc:	ef 93       	push	r30
     9de:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     9e0:	e0 91 4f 20 	lds	r30, 0x204F
     9e4:	f0 91 50 20 	lds	r31, 0x2050
     9e8:	30 97       	sbiw	r30, 0x00	; 0
     9ea:	09 f0       	breq	.+2      	; 0x9ee <__vector_15+0x30>
		tc_tcc0_err_callback();
     9ec:	09 95       	icall
	}
}
     9ee:	ff 91       	pop	r31
     9f0:	ef 91       	pop	r30
     9f2:	bf 91       	pop	r27
     9f4:	af 91       	pop	r26
     9f6:	9f 91       	pop	r25
     9f8:	8f 91       	pop	r24
     9fa:	7f 91       	pop	r23
     9fc:	6f 91       	pop	r22
     9fe:	5f 91       	pop	r21
     a00:	4f 91       	pop	r20
     a02:	3f 91       	pop	r19
     a04:	2f 91       	pop	r18
     a06:	0f 90       	pop	r0
     a08:	0f be       	out	0x3f, r0	; 63
     a0a:	0f 90       	pop	r0
     a0c:	1f 90       	pop	r1
     a0e:	18 95       	reti

00000a10 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     a10:	1f 92       	push	r1
     a12:	0f 92       	push	r0
     a14:	0f b6       	in	r0, 0x3f	; 63
     a16:	0f 92       	push	r0
     a18:	11 24       	eor	r1, r1
     a1a:	2f 93       	push	r18
     a1c:	3f 93       	push	r19
     a1e:	4f 93       	push	r20
     a20:	5f 93       	push	r21
     a22:	6f 93       	push	r22
     a24:	7f 93       	push	r23
     a26:	8f 93       	push	r24
     a28:	9f 93       	push	r25
     a2a:	af 93       	push	r26
     a2c:	bf 93       	push	r27
     a2e:	ef 93       	push	r30
     a30:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     a32:	e0 91 4d 20 	lds	r30, 0x204D
     a36:	f0 91 4e 20 	lds	r31, 0x204E
     a3a:	30 97       	sbiw	r30, 0x00	; 0
     a3c:	09 f0       	breq	.+2      	; 0xa40 <__vector_16+0x30>
		tc_tcc0_cca_callback();
     a3e:	09 95       	icall
	}
}
     a40:	ff 91       	pop	r31
     a42:	ef 91       	pop	r30
     a44:	bf 91       	pop	r27
     a46:	af 91       	pop	r26
     a48:	9f 91       	pop	r25
     a4a:	8f 91       	pop	r24
     a4c:	7f 91       	pop	r23
     a4e:	6f 91       	pop	r22
     a50:	5f 91       	pop	r21
     a52:	4f 91       	pop	r20
     a54:	3f 91       	pop	r19
     a56:	2f 91       	pop	r18
     a58:	0f 90       	pop	r0
     a5a:	0f be       	out	0x3f, r0	; 63
     a5c:	0f 90       	pop	r0
     a5e:	1f 90       	pop	r1
     a60:	18 95       	reti

00000a62 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     a62:	1f 92       	push	r1
     a64:	0f 92       	push	r0
     a66:	0f b6       	in	r0, 0x3f	; 63
     a68:	0f 92       	push	r0
     a6a:	11 24       	eor	r1, r1
     a6c:	2f 93       	push	r18
     a6e:	3f 93       	push	r19
     a70:	4f 93       	push	r20
     a72:	5f 93       	push	r21
     a74:	6f 93       	push	r22
     a76:	7f 93       	push	r23
     a78:	8f 93       	push	r24
     a7a:	9f 93       	push	r25
     a7c:	af 93       	push	r26
     a7e:	bf 93       	push	r27
     a80:	ef 93       	push	r30
     a82:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     a84:	e0 91 4b 20 	lds	r30, 0x204B
     a88:	f0 91 4c 20 	lds	r31, 0x204C
     a8c:	30 97       	sbiw	r30, 0x00	; 0
     a8e:	09 f0       	breq	.+2      	; 0xa92 <__vector_17+0x30>
		tc_tcc0_ccb_callback();
     a90:	09 95       	icall
	}
}
     a92:	ff 91       	pop	r31
     a94:	ef 91       	pop	r30
     a96:	bf 91       	pop	r27
     a98:	af 91       	pop	r26
     a9a:	9f 91       	pop	r25
     a9c:	8f 91       	pop	r24
     a9e:	7f 91       	pop	r23
     aa0:	6f 91       	pop	r22
     aa2:	5f 91       	pop	r21
     aa4:	4f 91       	pop	r20
     aa6:	3f 91       	pop	r19
     aa8:	2f 91       	pop	r18
     aaa:	0f 90       	pop	r0
     aac:	0f be       	out	0x3f, r0	; 63
     aae:	0f 90       	pop	r0
     ab0:	1f 90       	pop	r1
     ab2:	18 95       	reti

00000ab4 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     ab4:	1f 92       	push	r1
     ab6:	0f 92       	push	r0
     ab8:	0f b6       	in	r0, 0x3f	; 63
     aba:	0f 92       	push	r0
     abc:	11 24       	eor	r1, r1
     abe:	2f 93       	push	r18
     ac0:	3f 93       	push	r19
     ac2:	4f 93       	push	r20
     ac4:	5f 93       	push	r21
     ac6:	6f 93       	push	r22
     ac8:	7f 93       	push	r23
     aca:	8f 93       	push	r24
     acc:	9f 93       	push	r25
     ace:	af 93       	push	r26
     ad0:	bf 93       	push	r27
     ad2:	ef 93       	push	r30
     ad4:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     ad6:	e0 91 49 20 	lds	r30, 0x2049
     ada:	f0 91 4a 20 	lds	r31, 0x204A
     ade:	30 97       	sbiw	r30, 0x00	; 0
     ae0:	09 f0       	breq	.+2      	; 0xae4 <__vector_18+0x30>
		tc_tcc0_ccc_callback();
     ae2:	09 95       	icall
	}
}
     ae4:	ff 91       	pop	r31
     ae6:	ef 91       	pop	r30
     ae8:	bf 91       	pop	r27
     aea:	af 91       	pop	r26
     aec:	9f 91       	pop	r25
     aee:	8f 91       	pop	r24
     af0:	7f 91       	pop	r23
     af2:	6f 91       	pop	r22
     af4:	5f 91       	pop	r21
     af6:	4f 91       	pop	r20
     af8:	3f 91       	pop	r19
     afa:	2f 91       	pop	r18
     afc:	0f 90       	pop	r0
     afe:	0f be       	out	0x3f, r0	; 63
     b00:	0f 90       	pop	r0
     b02:	1f 90       	pop	r1
     b04:	18 95       	reti

00000b06 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     b06:	1f 92       	push	r1
     b08:	0f 92       	push	r0
     b0a:	0f b6       	in	r0, 0x3f	; 63
     b0c:	0f 92       	push	r0
     b0e:	11 24       	eor	r1, r1
     b10:	2f 93       	push	r18
     b12:	3f 93       	push	r19
     b14:	4f 93       	push	r20
     b16:	5f 93       	push	r21
     b18:	6f 93       	push	r22
     b1a:	7f 93       	push	r23
     b1c:	8f 93       	push	r24
     b1e:	9f 93       	push	r25
     b20:	af 93       	push	r26
     b22:	bf 93       	push	r27
     b24:	ef 93       	push	r30
     b26:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     b28:	e0 91 47 20 	lds	r30, 0x2047
     b2c:	f0 91 48 20 	lds	r31, 0x2048
     b30:	30 97       	sbiw	r30, 0x00	; 0
     b32:	09 f0       	breq	.+2      	; 0xb36 <__vector_19+0x30>
		tc_tcc0_ccd_callback();
     b34:	09 95       	icall
	}
}
     b36:	ff 91       	pop	r31
     b38:	ef 91       	pop	r30
     b3a:	bf 91       	pop	r27
     b3c:	af 91       	pop	r26
     b3e:	9f 91       	pop	r25
     b40:	8f 91       	pop	r24
     b42:	7f 91       	pop	r23
     b44:	6f 91       	pop	r22
     b46:	5f 91       	pop	r21
     b48:	4f 91       	pop	r20
     b4a:	3f 91       	pop	r19
     b4c:	2f 91       	pop	r18
     b4e:	0f 90       	pop	r0
     b50:	0f be       	out	0x3f, r0	; 63
     b52:	0f 90       	pop	r0
     b54:	1f 90       	pop	r1
     b56:	18 95       	reti

00000b58 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     b58:	1f 92       	push	r1
     b5a:	0f 92       	push	r0
     b5c:	0f b6       	in	r0, 0x3f	; 63
     b5e:	0f 92       	push	r0
     b60:	11 24       	eor	r1, r1
     b62:	2f 93       	push	r18
     b64:	3f 93       	push	r19
     b66:	4f 93       	push	r20
     b68:	5f 93       	push	r21
     b6a:	6f 93       	push	r22
     b6c:	7f 93       	push	r23
     b6e:	8f 93       	push	r24
     b70:	9f 93       	push	r25
     b72:	af 93       	push	r26
     b74:	bf 93       	push	r27
     b76:	ef 93       	push	r30
     b78:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     b7a:	e0 91 45 20 	lds	r30, 0x2045
     b7e:	f0 91 46 20 	lds	r31, 0x2046
     b82:	30 97       	sbiw	r30, 0x00	; 0
     b84:	09 f0       	breq	.+2      	; 0xb88 <__vector_20+0x30>
		tc_tcc1_ovf_callback();
     b86:	09 95       	icall
	}
}
     b88:	ff 91       	pop	r31
     b8a:	ef 91       	pop	r30
     b8c:	bf 91       	pop	r27
     b8e:	af 91       	pop	r26
     b90:	9f 91       	pop	r25
     b92:	8f 91       	pop	r24
     b94:	7f 91       	pop	r23
     b96:	6f 91       	pop	r22
     b98:	5f 91       	pop	r21
     b9a:	4f 91       	pop	r20
     b9c:	3f 91       	pop	r19
     b9e:	2f 91       	pop	r18
     ba0:	0f 90       	pop	r0
     ba2:	0f be       	out	0x3f, r0	; 63
     ba4:	0f 90       	pop	r0
     ba6:	1f 90       	pop	r1
     ba8:	18 95       	reti

00000baa <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     baa:	1f 92       	push	r1
     bac:	0f 92       	push	r0
     bae:	0f b6       	in	r0, 0x3f	; 63
     bb0:	0f 92       	push	r0
     bb2:	11 24       	eor	r1, r1
     bb4:	2f 93       	push	r18
     bb6:	3f 93       	push	r19
     bb8:	4f 93       	push	r20
     bba:	5f 93       	push	r21
     bbc:	6f 93       	push	r22
     bbe:	7f 93       	push	r23
     bc0:	8f 93       	push	r24
     bc2:	9f 93       	push	r25
     bc4:	af 93       	push	r26
     bc6:	bf 93       	push	r27
     bc8:	ef 93       	push	r30
     bca:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     bcc:	e0 91 43 20 	lds	r30, 0x2043
     bd0:	f0 91 44 20 	lds	r31, 0x2044
     bd4:	30 97       	sbiw	r30, 0x00	; 0
     bd6:	09 f0       	breq	.+2      	; 0xbda <__vector_21+0x30>
		tc_tcc1_err_callback();
     bd8:	09 95       	icall
	}
}
     bda:	ff 91       	pop	r31
     bdc:	ef 91       	pop	r30
     bde:	bf 91       	pop	r27
     be0:	af 91       	pop	r26
     be2:	9f 91       	pop	r25
     be4:	8f 91       	pop	r24
     be6:	7f 91       	pop	r23
     be8:	6f 91       	pop	r22
     bea:	5f 91       	pop	r21
     bec:	4f 91       	pop	r20
     bee:	3f 91       	pop	r19
     bf0:	2f 91       	pop	r18
     bf2:	0f 90       	pop	r0
     bf4:	0f be       	out	0x3f, r0	; 63
     bf6:	0f 90       	pop	r0
     bf8:	1f 90       	pop	r1
     bfa:	18 95       	reti

00000bfc <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     bfc:	1f 92       	push	r1
     bfe:	0f 92       	push	r0
     c00:	0f b6       	in	r0, 0x3f	; 63
     c02:	0f 92       	push	r0
     c04:	11 24       	eor	r1, r1
     c06:	2f 93       	push	r18
     c08:	3f 93       	push	r19
     c0a:	4f 93       	push	r20
     c0c:	5f 93       	push	r21
     c0e:	6f 93       	push	r22
     c10:	7f 93       	push	r23
     c12:	8f 93       	push	r24
     c14:	9f 93       	push	r25
     c16:	af 93       	push	r26
     c18:	bf 93       	push	r27
     c1a:	ef 93       	push	r30
     c1c:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     c1e:	e0 91 41 20 	lds	r30, 0x2041
     c22:	f0 91 42 20 	lds	r31, 0x2042
     c26:	30 97       	sbiw	r30, 0x00	; 0
     c28:	09 f0       	breq	.+2      	; 0xc2c <__vector_22+0x30>
		tc_tcc1_cca_callback();
     c2a:	09 95       	icall
	}
}
     c2c:	ff 91       	pop	r31
     c2e:	ef 91       	pop	r30
     c30:	bf 91       	pop	r27
     c32:	af 91       	pop	r26
     c34:	9f 91       	pop	r25
     c36:	8f 91       	pop	r24
     c38:	7f 91       	pop	r23
     c3a:	6f 91       	pop	r22
     c3c:	5f 91       	pop	r21
     c3e:	4f 91       	pop	r20
     c40:	3f 91       	pop	r19
     c42:	2f 91       	pop	r18
     c44:	0f 90       	pop	r0
     c46:	0f be       	out	0x3f, r0	; 63
     c48:	0f 90       	pop	r0
     c4a:	1f 90       	pop	r1
     c4c:	18 95       	reti

00000c4e <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     c4e:	1f 92       	push	r1
     c50:	0f 92       	push	r0
     c52:	0f b6       	in	r0, 0x3f	; 63
     c54:	0f 92       	push	r0
     c56:	11 24       	eor	r1, r1
     c58:	2f 93       	push	r18
     c5a:	3f 93       	push	r19
     c5c:	4f 93       	push	r20
     c5e:	5f 93       	push	r21
     c60:	6f 93       	push	r22
     c62:	7f 93       	push	r23
     c64:	8f 93       	push	r24
     c66:	9f 93       	push	r25
     c68:	af 93       	push	r26
     c6a:	bf 93       	push	r27
     c6c:	ef 93       	push	r30
     c6e:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     c70:	e0 91 3f 20 	lds	r30, 0x203F
     c74:	f0 91 40 20 	lds	r31, 0x2040
     c78:	30 97       	sbiw	r30, 0x00	; 0
     c7a:	09 f0       	breq	.+2      	; 0xc7e <__vector_23+0x30>
		tc_tcc1_ccb_callback();
     c7c:	09 95       	icall
	}
}
     c7e:	ff 91       	pop	r31
     c80:	ef 91       	pop	r30
     c82:	bf 91       	pop	r27
     c84:	af 91       	pop	r26
     c86:	9f 91       	pop	r25
     c88:	8f 91       	pop	r24
     c8a:	7f 91       	pop	r23
     c8c:	6f 91       	pop	r22
     c8e:	5f 91       	pop	r21
     c90:	4f 91       	pop	r20
     c92:	3f 91       	pop	r19
     c94:	2f 91       	pop	r18
     c96:	0f 90       	pop	r0
     c98:	0f be       	out	0x3f, r0	; 63
     c9a:	0f 90       	pop	r0
     c9c:	1f 90       	pop	r1
     c9e:	18 95       	reti

00000ca0 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     ca0:	1f 92       	push	r1
     ca2:	0f 92       	push	r0
     ca4:	0f b6       	in	r0, 0x3f	; 63
     ca6:	0f 92       	push	r0
     ca8:	11 24       	eor	r1, r1
     caa:	2f 93       	push	r18
     cac:	3f 93       	push	r19
     cae:	4f 93       	push	r20
     cb0:	5f 93       	push	r21
     cb2:	6f 93       	push	r22
     cb4:	7f 93       	push	r23
     cb6:	8f 93       	push	r24
     cb8:	9f 93       	push	r25
     cba:	af 93       	push	r26
     cbc:	bf 93       	push	r27
     cbe:	ef 93       	push	r30
     cc0:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     cc2:	e0 91 3d 20 	lds	r30, 0x203D
     cc6:	f0 91 3e 20 	lds	r31, 0x203E
     cca:	30 97       	sbiw	r30, 0x00	; 0
     ccc:	09 f0       	breq	.+2      	; 0xcd0 <__vector_78+0x30>
		tc_tcd0_err_callback();
     cce:	09 95       	icall
	}
}
     cd0:	ff 91       	pop	r31
     cd2:	ef 91       	pop	r30
     cd4:	bf 91       	pop	r27
     cd6:	af 91       	pop	r26
     cd8:	9f 91       	pop	r25
     cda:	8f 91       	pop	r24
     cdc:	7f 91       	pop	r23
     cde:	6f 91       	pop	r22
     ce0:	5f 91       	pop	r21
     ce2:	4f 91       	pop	r20
     ce4:	3f 91       	pop	r19
     ce6:	2f 91       	pop	r18
     ce8:	0f 90       	pop	r0
     cea:	0f be       	out	0x3f, r0	; 63
     cec:	0f 90       	pop	r0
     cee:	1f 90       	pop	r1
     cf0:	18 95       	reti

00000cf2 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     cf2:	1f 92       	push	r1
     cf4:	0f 92       	push	r0
     cf6:	0f b6       	in	r0, 0x3f	; 63
     cf8:	0f 92       	push	r0
     cfa:	11 24       	eor	r1, r1
     cfc:	2f 93       	push	r18
     cfe:	3f 93       	push	r19
     d00:	4f 93       	push	r20
     d02:	5f 93       	push	r21
     d04:	6f 93       	push	r22
     d06:	7f 93       	push	r23
     d08:	8f 93       	push	r24
     d0a:	9f 93       	push	r25
     d0c:	af 93       	push	r26
     d0e:	bf 93       	push	r27
     d10:	ef 93       	push	r30
     d12:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
     d14:	e0 91 3b 20 	lds	r30, 0x203B
     d18:	f0 91 3c 20 	lds	r31, 0x203C
     d1c:	30 97       	sbiw	r30, 0x00	; 0
     d1e:	09 f0       	breq	.+2      	; 0xd22 <__vector_79+0x30>
		tc_tcd0_cca_callback();
     d20:	09 95       	icall
	}
}
     d22:	ff 91       	pop	r31
     d24:	ef 91       	pop	r30
     d26:	bf 91       	pop	r27
     d28:	af 91       	pop	r26
     d2a:	9f 91       	pop	r25
     d2c:	8f 91       	pop	r24
     d2e:	7f 91       	pop	r23
     d30:	6f 91       	pop	r22
     d32:	5f 91       	pop	r21
     d34:	4f 91       	pop	r20
     d36:	3f 91       	pop	r19
     d38:	2f 91       	pop	r18
     d3a:	0f 90       	pop	r0
     d3c:	0f be       	out	0x3f, r0	; 63
     d3e:	0f 90       	pop	r0
     d40:	1f 90       	pop	r1
     d42:	18 95       	reti

00000d44 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
     d44:	1f 92       	push	r1
     d46:	0f 92       	push	r0
     d48:	0f b6       	in	r0, 0x3f	; 63
     d4a:	0f 92       	push	r0
     d4c:	11 24       	eor	r1, r1
     d4e:	2f 93       	push	r18
     d50:	3f 93       	push	r19
     d52:	4f 93       	push	r20
     d54:	5f 93       	push	r21
     d56:	6f 93       	push	r22
     d58:	7f 93       	push	r23
     d5a:	8f 93       	push	r24
     d5c:	9f 93       	push	r25
     d5e:	af 93       	push	r26
     d60:	bf 93       	push	r27
     d62:	ef 93       	push	r30
     d64:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
     d66:	e0 91 39 20 	lds	r30, 0x2039
     d6a:	f0 91 3a 20 	lds	r31, 0x203A
     d6e:	30 97       	sbiw	r30, 0x00	; 0
     d70:	09 f0       	breq	.+2      	; 0xd74 <__vector_80+0x30>
		tc_tcd0_ccb_callback();
     d72:	09 95       	icall
	}
}
     d74:	ff 91       	pop	r31
     d76:	ef 91       	pop	r30
     d78:	bf 91       	pop	r27
     d7a:	af 91       	pop	r26
     d7c:	9f 91       	pop	r25
     d7e:	8f 91       	pop	r24
     d80:	7f 91       	pop	r23
     d82:	6f 91       	pop	r22
     d84:	5f 91       	pop	r21
     d86:	4f 91       	pop	r20
     d88:	3f 91       	pop	r19
     d8a:	2f 91       	pop	r18
     d8c:	0f 90       	pop	r0
     d8e:	0f be       	out	0x3f, r0	; 63
     d90:	0f 90       	pop	r0
     d92:	1f 90       	pop	r1
     d94:	18 95       	reti

00000d96 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
     d96:	1f 92       	push	r1
     d98:	0f 92       	push	r0
     d9a:	0f b6       	in	r0, 0x3f	; 63
     d9c:	0f 92       	push	r0
     d9e:	11 24       	eor	r1, r1
     da0:	2f 93       	push	r18
     da2:	3f 93       	push	r19
     da4:	4f 93       	push	r20
     da6:	5f 93       	push	r21
     da8:	6f 93       	push	r22
     daa:	7f 93       	push	r23
     dac:	8f 93       	push	r24
     dae:	9f 93       	push	r25
     db0:	af 93       	push	r26
     db2:	bf 93       	push	r27
     db4:	ef 93       	push	r30
     db6:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
     db8:	e0 91 37 20 	lds	r30, 0x2037
     dbc:	f0 91 38 20 	lds	r31, 0x2038
     dc0:	30 97       	sbiw	r30, 0x00	; 0
     dc2:	09 f0       	breq	.+2      	; 0xdc6 <__vector_81+0x30>
		tc_tcd0_ccc_callback();
     dc4:	09 95       	icall
	}
}
     dc6:	ff 91       	pop	r31
     dc8:	ef 91       	pop	r30
     dca:	bf 91       	pop	r27
     dcc:	af 91       	pop	r26
     dce:	9f 91       	pop	r25
     dd0:	8f 91       	pop	r24
     dd2:	7f 91       	pop	r23
     dd4:	6f 91       	pop	r22
     dd6:	5f 91       	pop	r21
     dd8:	4f 91       	pop	r20
     dda:	3f 91       	pop	r19
     ddc:	2f 91       	pop	r18
     dde:	0f 90       	pop	r0
     de0:	0f be       	out	0x3f, r0	; 63
     de2:	0f 90       	pop	r0
     de4:	1f 90       	pop	r1
     de6:	18 95       	reti

00000de8 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
     de8:	1f 92       	push	r1
     dea:	0f 92       	push	r0
     dec:	0f b6       	in	r0, 0x3f	; 63
     dee:	0f 92       	push	r0
     df0:	11 24       	eor	r1, r1
     df2:	2f 93       	push	r18
     df4:	3f 93       	push	r19
     df6:	4f 93       	push	r20
     df8:	5f 93       	push	r21
     dfa:	6f 93       	push	r22
     dfc:	7f 93       	push	r23
     dfe:	8f 93       	push	r24
     e00:	9f 93       	push	r25
     e02:	af 93       	push	r26
     e04:	bf 93       	push	r27
     e06:	ef 93       	push	r30
     e08:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
     e0a:	e0 91 35 20 	lds	r30, 0x2035
     e0e:	f0 91 36 20 	lds	r31, 0x2036
     e12:	30 97       	sbiw	r30, 0x00	; 0
     e14:	09 f0       	breq	.+2      	; 0xe18 <__vector_82+0x30>
		tc_tcd0_ccd_callback();
     e16:	09 95       	icall
	}
}
     e18:	ff 91       	pop	r31
     e1a:	ef 91       	pop	r30
     e1c:	bf 91       	pop	r27
     e1e:	af 91       	pop	r26
     e20:	9f 91       	pop	r25
     e22:	8f 91       	pop	r24
     e24:	7f 91       	pop	r23
     e26:	6f 91       	pop	r22
     e28:	5f 91       	pop	r21
     e2a:	4f 91       	pop	r20
     e2c:	3f 91       	pop	r19
     e2e:	2f 91       	pop	r18
     e30:	0f 90       	pop	r0
     e32:	0f be       	out	0x3f, r0	; 63
     e34:	0f 90       	pop	r0
     e36:	1f 90       	pop	r1
     e38:	18 95       	reti

00000e3a <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
     e3a:	1f 92       	push	r1
     e3c:	0f 92       	push	r0
     e3e:	0f b6       	in	r0, 0x3f	; 63
     e40:	0f 92       	push	r0
     e42:	11 24       	eor	r1, r1
     e44:	2f 93       	push	r18
     e46:	3f 93       	push	r19
     e48:	4f 93       	push	r20
     e4a:	5f 93       	push	r21
     e4c:	6f 93       	push	r22
     e4e:	7f 93       	push	r23
     e50:	8f 93       	push	r24
     e52:	9f 93       	push	r25
     e54:	af 93       	push	r26
     e56:	bf 93       	push	r27
     e58:	ef 93       	push	r30
     e5a:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
     e5c:	e0 91 33 20 	lds	r30, 0x2033
     e60:	f0 91 34 20 	lds	r31, 0x2034
     e64:	30 97       	sbiw	r30, 0x00	; 0
     e66:	09 f0       	breq	.+2      	; 0xe6a <__vector_83+0x30>
		tc_tcd1_ovf_callback();
     e68:	09 95       	icall
	}
}
     e6a:	ff 91       	pop	r31
     e6c:	ef 91       	pop	r30
     e6e:	bf 91       	pop	r27
     e70:	af 91       	pop	r26
     e72:	9f 91       	pop	r25
     e74:	8f 91       	pop	r24
     e76:	7f 91       	pop	r23
     e78:	6f 91       	pop	r22
     e7a:	5f 91       	pop	r21
     e7c:	4f 91       	pop	r20
     e7e:	3f 91       	pop	r19
     e80:	2f 91       	pop	r18
     e82:	0f 90       	pop	r0
     e84:	0f be       	out	0x3f, r0	; 63
     e86:	0f 90       	pop	r0
     e88:	1f 90       	pop	r1
     e8a:	18 95       	reti

00000e8c <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
     e8c:	1f 92       	push	r1
     e8e:	0f 92       	push	r0
     e90:	0f b6       	in	r0, 0x3f	; 63
     e92:	0f 92       	push	r0
     e94:	11 24       	eor	r1, r1
     e96:	2f 93       	push	r18
     e98:	3f 93       	push	r19
     e9a:	4f 93       	push	r20
     e9c:	5f 93       	push	r21
     e9e:	6f 93       	push	r22
     ea0:	7f 93       	push	r23
     ea2:	8f 93       	push	r24
     ea4:	9f 93       	push	r25
     ea6:	af 93       	push	r26
     ea8:	bf 93       	push	r27
     eaa:	ef 93       	push	r30
     eac:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
     eae:	e0 91 31 20 	lds	r30, 0x2031
     eb2:	f0 91 32 20 	lds	r31, 0x2032
     eb6:	30 97       	sbiw	r30, 0x00	; 0
     eb8:	09 f0       	breq	.+2      	; 0xebc <__vector_84+0x30>
		tc_tcd1_err_callback();
     eba:	09 95       	icall
	}
}
     ebc:	ff 91       	pop	r31
     ebe:	ef 91       	pop	r30
     ec0:	bf 91       	pop	r27
     ec2:	af 91       	pop	r26
     ec4:	9f 91       	pop	r25
     ec6:	8f 91       	pop	r24
     ec8:	7f 91       	pop	r23
     eca:	6f 91       	pop	r22
     ecc:	5f 91       	pop	r21
     ece:	4f 91       	pop	r20
     ed0:	3f 91       	pop	r19
     ed2:	2f 91       	pop	r18
     ed4:	0f 90       	pop	r0
     ed6:	0f be       	out	0x3f, r0	; 63
     ed8:	0f 90       	pop	r0
     eda:	1f 90       	pop	r1
     edc:	18 95       	reti

00000ede <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
     ede:	1f 92       	push	r1
     ee0:	0f 92       	push	r0
     ee2:	0f b6       	in	r0, 0x3f	; 63
     ee4:	0f 92       	push	r0
     ee6:	11 24       	eor	r1, r1
     ee8:	2f 93       	push	r18
     eea:	3f 93       	push	r19
     eec:	4f 93       	push	r20
     eee:	5f 93       	push	r21
     ef0:	6f 93       	push	r22
     ef2:	7f 93       	push	r23
     ef4:	8f 93       	push	r24
     ef6:	9f 93       	push	r25
     ef8:	af 93       	push	r26
     efa:	bf 93       	push	r27
     efc:	ef 93       	push	r30
     efe:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
     f00:	e0 91 2f 20 	lds	r30, 0x202F
     f04:	f0 91 30 20 	lds	r31, 0x2030
     f08:	30 97       	sbiw	r30, 0x00	; 0
     f0a:	09 f0       	breq	.+2      	; 0xf0e <__vector_85+0x30>
		tc_tcd1_cca_callback();
     f0c:	09 95       	icall
	}
}
     f0e:	ff 91       	pop	r31
     f10:	ef 91       	pop	r30
     f12:	bf 91       	pop	r27
     f14:	af 91       	pop	r26
     f16:	9f 91       	pop	r25
     f18:	8f 91       	pop	r24
     f1a:	7f 91       	pop	r23
     f1c:	6f 91       	pop	r22
     f1e:	5f 91       	pop	r21
     f20:	4f 91       	pop	r20
     f22:	3f 91       	pop	r19
     f24:	2f 91       	pop	r18
     f26:	0f 90       	pop	r0
     f28:	0f be       	out	0x3f, r0	; 63
     f2a:	0f 90       	pop	r0
     f2c:	1f 90       	pop	r1
     f2e:	18 95       	reti

00000f30 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
     f30:	1f 92       	push	r1
     f32:	0f 92       	push	r0
     f34:	0f b6       	in	r0, 0x3f	; 63
     f36:	0f 92       	push	r0
     f38:	11 24       	eor	r1, r1
     f3a:	2f 93       	push	r18
     f3c:	3f 93       	push	r19
     f3e:	4f 93       	push	r20
     f40:	5f 93       	push	r21
     f42:	6f 93       	push	r22
     f44:	7f 93       	push	r23
     f46:	8f 93       	push	r24
     f48:	9f 93       	push	r25
     f4a:	af 93       	push	r26
     f4c:	bf 93       	push	r27
     f4e:	ef 93       	push	r30
     f50:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
     f52:	e0 91 2d 20 	lds	r30, 0x202D
     f56:	f0 91 2e 20 	lds	r31, 0x202E
     f5a:	30 97       	sbiw	r30, 0x00	; 0
     f5c:	09 f0       	breq	.+2      	; 0xf60 <__vector_86+0x30>
		tc_tcd1_ccb_callback();
     f5e:	09 95       	icall
	}
}
     f60:	ff 91       	pop	r31
     f62:	ef 91       	pop	r30
     f64:	bf 91       	pop	r27
     f66:	af 91       	pop	r26
     f68:	9f 91       	pop	r25
     f6a:	8f 91       	pop	r24
     f6c:	7f 91       	pop	r23
     f6e:	6f 91       	pop	r22
     f70:	5f 91       	pop	r21
     f72:	4f 91       	pop	r20
     f74:	3f 91       	pop	r19
     f76:	2f 91       	pop	r18
     f78:	0f 90       	pop	r0
     f7a:	0f be       	out	0x3f, r0	; 63
     f7c:	0f 90       	pop	r0
     f7e:	1f 90       	pop	r1
     f80:	18 95       	reti

00000f82 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
     f82:	1f 92       	push	r1
     f84:	0f 92       	push	r0
     f86:	0f b6       	in	r0, 0x3f	; 63
     f88:	0f 92       	push	r0
     f8a:	11 24       	eor	r1, r1
     f8c:	2f 93       	push	r18
     f8e:	3f 93       	push	r19
     f90:	4f 93       	push	r20
     f92:	5f 93       	push	r21
     f94:	6f 93       	push	r22
     f96:	7f 93       	push	r23
     f98:	8f 93       	push	r24
     f9a:	9f 93       	push	r25
     f9c:	af 93       	push	r26
     f9e:	bf 93       	push	r27
     fa0:	ef 93       	push	r30
     fa2:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
     fa4:	e0 91 2b 20 	lds	r30, 0x202B
     fa8:	f0 91 2c 20 	lds	r31, 0x202C
     fac:	30 97       	sbiw	r30, 0x00	; 0
     fae:	09 f0       	breq	.+2      	; 0xfb2 <__vector_47+0x30>
		tc_tce0_ovf_callback();
     fb0:	09 95       	icall
	}
}
     fb2:	ff 91       	pop	r31
     fb4:	ef 91       	pop	r30
     fb6:	bf 91       	pop	r27
     fb8:	af 91       	pop	r26
     fba:	9f 91       	pop	r25
     fbc:	8f 91       	pop	r24
     fbe:	7f 91       	pop	r23
     fc0:	6f 91       	pop	r22
     fc2:	5f 91       	pop	r21
     fc4:	4f 91       	pop	r20
     fc6:	3f 91       	pop	r19
     fc8:	2f 91       	pop	r18
     fca:	0f 90       	pop	r0
     fcc:	0f be       	out	0x3f, r0	; 63
     fce:	0f 90       	pop	r0
     fd0:	1f 90       	pop	r1
     fd2:	18 95       	reti

00000fd4 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
     fd4:	1f 92       	push	r1
     fd6:	0f 92       	push	r0
     fd8:	0f b6       	in	r0, 0x3f	; 63
     fda:	0f 92       	push	r0
     fdc:	11 24       	eor	r1, r1
     fde:	2f 93       	push	r18
     fe0:	3f 93       	push	r19
     fe2:	4f 93       	push	r20
     fe4:	5f 93       	push	r21
     fe6:	6f 93       	push	r22
     fe8:	7f 93       	push	r23
     fea:	8f 93       	push	r24
     fec:	9f 93       	push	r25
     fee:	af 93       	push	r26
     ff0:	bf 93       	push	r27
     ff2:	ef 93       	push	r30
     ff4:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
     ff6:	e0 91 29 20 	lds	r30, 0x2029
     ffa:	f0 91 2a 20 	lds	r31, 0x202A
     ffe:	30 97       	sbiw	r30, 0x00	; 0
    1000:	09 f0       	breq	.+2      	; 0x1004 <__vector_48+0x30>
		tc_tce0_err_callback();
    1002:	09 95       	icall
	}
}
    1004:	ff 91       	pop	r31
    1006:	ef 91       	pop	r30
    1008:	bf 91       	pop	r27
    100a:	af 91       	pop	r26
    100c:	9f 91       	pop	r25
    100e:	8f 91       	pop	r24
    1010:	7f 91       	pop	r23
    1012:	6f 91       	pop	r22
    1014:	5f 91       	pop	r21
    1016:	4f 91       	pop	r20
    1018:	3f 91       	pop	r19
    101a:	2f 91       	pop	r18
    101c:	0f 90       	pop	r0
    101e:	0f be       	out	0x3f, r0	; 63
    1020:	0f 90       	pop	r0
    1022:	1f 90       	pop	r1
    1024:	18 95       	reti

00001026 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1026:	1f 92       	push	r1
    1028:	0f 92       	push	r0
    102a:	0f b6       	in	r0, 0x3f	; 63
    102c:	0f 92       	push	r0
    102e:	11 24       	eor	r1, r1
    1030:	2f 93       	push	r18
    1032:	3f 93       	push	r19
    1034:	4f 93       	push	r20
    1036:	5f 93       	push	r21
    1038:	6f 93       	push	r22
    103a:	7f 93       	push	r23
    103c:	8f 93       	push	r24
    103e:	9f 93       	push	r25
    1040:	af 93       	push	r26
    1042:	bf 93       	push	r27
    1044:	ef 93       	push	r30
    1046:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    1048:	e0 91 27 20 	lds	r30, 0x2027
    104c:	f0 91 28 20 	lds	r31, 0x2028
    1050:	30 97       	sbiw	r30, 0x00	; 0
    1052:	09 f0       	breq	.+2      	; 0x1056 <__vector_49+0x30>
		tc_tce0_cca_callback();
    1054:	09 95       	icall
	}
}
    1056:	ff 91       	pop	r31
    1058:	ef 91       	pop	r30
    105a:	bf 91       	pop	r27
    105c:	af 91       	pop	r26
    105e:	9f 91       	pop	r25
    1060:	8f 91       	pop	r24
    1062:	7f 91       	pop	r23
    1064:	6f 91       	pop	r22
    1066:	5f 91       	pop	r21
    1068:	4f 91       	pop	r20
    106a:	3f 91       	pop	r19
    106c:	2f 91       	pop	r18
    106e:	0f 90       	pop	r0
    1070:	0f be       	out	0x3f, r0	; 63
    1072:	0f 90       	pop	r0
    1074:	1f 90       	pop	r1
    1076:	18 95       	reti

00001078 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    1078:	1f 92       	push	r1
    107a:	0f 92       	push	r0
    107c:	0f b6       	in	r0, 0x3f	; 63
    107e:	0f 92       	push	r0
    1080:	11 24       	eor	r1, r1
    1082:	2f 93       	push	r18
    1084:	3f 93       	push	r19
    1086:	4f 93       	push	r20
    1088:	5f 93       	push	r21
    108a:	6f 93       	push	r22
    108c:	7f 93       	push	r23
    108e:	8f 93       	push	r24
    1090:	9f 93       	push	r25
    1092:	af 93       	push	r26
    1094:	bf 93       	push	r27
    1096:	ef 93       	push	r30
    1098:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    109a:	e0 91 25 20 	lds	r30, 0x2025
    109e:	f0 91 26 20 	lds	r31, 0x2026
    10a2:	30 97       	sbiw	r30, 0x00	; 0
    10a4:	09 f0       	breq	.+2      	; 0x10a8 <__vector_50+0x30>
		tc_tce0_ccb_callback();
    10a6:	09 95       	icall
	}
}
    10a8:	ff 91       	pop	r31
    10aa:	ef 91       	pop	r30
    10ac:	bf 91       	pop	r27
    10ae:	af 91       	pop	r26
    10b0:	9f 91       	pop	r25
    10b2:	8f 91       	pop	r24
    10b4:	7f 91       	pop	r23
    10b6:	6f 91       	pop	r22
    10b8:	5f 91       	pop	r21
    10ba:	4f 91       	pop	r20
    10bc:	3f 91       	pop	r19
    10be:	2f 91       	pop	r18
    10c0:	0f 90       	pop	r0
    10c2:	0f be       	out	0x3f, r0	; 63
    10c4:	0f 90       	pop	r0
    10c6:	1f 90       	pop	r1
    10c8:	18 95       	reti

000010ca <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    10ca:	1f 92       	push	r1
    10cc:	0f 92       	push	r0
    10ce:	0f b6       	in	r0, 0x3f	; 63
    10d0:	0f 92       	push	r0
    10d2:	11 24       	eor	r1, r1
    10d4:	2f 93       	push	r18
    10d6:	3f 93       	push	r19
    10d8:	4f 93       	push	r20
    10da:	5f 93       	push	r21
    10dc:	6f 93       	push	r22
    10de:	7f 93       	push	r23
    10e0:	8f 93       	push	r24
    10e2:	9f 93       	push	r25
    10e4:	af 93       	push	r26
    10e6:	bf 93       	push	r27
    10e8:	ef 93       	push	r30
    10ea:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    10ec:	e0 91 23 20 	lds	r30, 0x2023
    10f0:	f0 91 24 20 	lds	r31, 0x2024
    10f4:	30 97       	sbiw	r30, 0x00	; 0
    10f6:	09 f0       	breq	.+2      	; 0x10fa <__vector_51+0x30>
		tc_tce0_ccc_callback();
    10f8:	09 95       	icall
	}
}
    10fa:	ff 91       	pop	r31
    10fc:	ef 91       	pop	r30
    10fe:	bf 91       	pop	r27
    1100:	af 91       	pop	r26
    1102:	9f 91       	pop	r25
    1104:	8f 91       	pop	r24
    1106:	7f 91       	pop	r23
    1108:	6f 91       	pop	r22
    110a:	5f 91       	pop	r21
    110c:	4f 91       	pop	r20
    110e:	3f 91       	pop	r19
    1110:	2f 91       	pop	r18
    1112:	0f 90       	pop	r0
    1114:	0f be       	out	0x3f, r0	; 63
    1116:	0f 90       	pop	r0
    1118:	1f 90       	pop	r1
    111a:	18 95       	reti

0000111c <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    111c:	1f 92       	push	r1
    111e:	0f 92       	push	r0
    1120:	0f b6       	in	r0, 0x3f	; 63
    1122:	0f 92       	push	r0
    1124:	11 24       	eor	r1, r1
    1126:	2f 93       	push	r18
    1128:	3f 93       	push	r19
    112a:	4f 93       	push	r20
    112c:	5f 93       	push	r21
    112e:	6f 93       	push	r22
    1130:	7f 93       	push	r23
    1132:	8f 93       	push	r24
    1134:	9f 93       	push	r25
    1136:	af 93       	push	r26
    1138:	bf 93       	push	r27
    113a:	ef 93       	push	r30
    113c:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    113e:	e0 91 21 20 	lds	r30, 0x2021
    1142:	f0 91 22 20 	lds	r31, 0x2022
    1146:	30 97       	sbiw	r30, 0x00	; 0
    1148:	09 f0       	breq	.+2      	; 0x114c <__vector_52+0x30>
		tc_tce0_ccd_callback();
    114a:	09 95       	icall
	}
}
    114c:	ff 91       	pop	r31
    114e:	ef 91       	pop	r30
    1150:	bf 91       	pop	r27
    1152:	af 91       	pop	r26
    1154:	9f 91       	pop	r25
    1156:	8f 91       	pop	r24
    1158:	7f 91       	pop	r23
    115a:	6f 91       	pop	r22
    115c:	5f 91       	pop	r21
    115e:	4f 91       	pop	r20
    1160:	3f 91       	pop	r19
    1162:	2f 91       	pop	r18
    1164:	0f 90       	pop	r0
    1166:	0f be       	out	0x3f, r0	; 63
    1168:	0f 90       	pop	r0
    116a:	1f 90       	pop	r1
    116c:	18 95       	reti

0000116e <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    116e:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1170:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    1172:	f8 94       	cli
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1174:	28 2f       	mov	r18, r24
    1176:	39 2f       	mov	r19, r25
    1178:	21 15       	cp	r18, r1
    117a:	88 e0       	ldi	r24, 0x08	; 8
    117c:	38 07       	cpc	r19, r24
    117e:	39 f4       	brne	.+14     	; 0x118e <tc_enable+0x20>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1180:	61 e0       	ldi	r22, 0x01	; 1
    1182:	83 e0       	ldi	r24, 0x03	; 3
    1184:	e7 db       	rcall	.-2098   	; 0x954 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1186:	64 e0       	ldi	r22, 0x04	; 4
    1188:	83 e0       	ldi	r24, 0x03	; 3
    118a:	e4 db       	rcall	.-2104   	; 0x954 <sysclk_enable_module>
    118c:	2d c0       	rjmp	.+90     	; 0x11e8 <tc_enable+0x7a>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    118e:	20 34       	cpi	r18, 0x40	; 64
    1190:	88 e0       	ldi	r24, 0x08	; 8
    1192:	38 07       	cpc	r19, r24
    1194:	39 f4       	brne	.+14     	; 0x11a4 <tc_enable+0x36>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1196:	62 e0       	ldi	r22, 0x02	; 2
    1198:	83 e0       	ldi	r24, 0x03	; 3
    119a:	dc db       	rcall	.-2120   	; 0x954 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    119c:	64 e0       	ldi	r22, 0x04	; 4
    119e:	83 e0       	ldi	r24, 0x03	; 3
    11a0:	d9 db       	rcall	.-2126   	; 0x954 <sysclk_enable_module>
    11a2:	22 c0       	rjmp	.+68     	; 0x11e8 <tc_enable+0x7a>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    11a4:	21 15       	cp	r18, r1
    11a6:	89 e0       	ldi	r24, 0x09	; 9
    11a8:	38 07       	cpc	r19, r24
    11aa:	39 f4       	brne	.+14     	; 0x11ba <tc_enable+0x4c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    11ac:	61 e0       	ldi	r22, 0x01	; 1
    11ae:	84 e0       	ldi	r24, 0x04	; 4
    11b0:	d1 db       	rcall	.-2142   	; 0x954 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    11b2:	64 e0       	ldi	r22, 0x04	; 4
    11b4:	84 e0       	ldi	r24, 0x04	; 4
    11b6:	ce db       	rcall	.-2148   	; 0x954 <sysclk_enable_module>
    11b8:	17 c0       	rjmp	.+46     	; 0x11e8 <tc_enable+0x7a>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    11ba:	20 34       	cpi	r18, 0x40	; 64
    11bc:	89 e0       	ldi	r24, 0x09	; 9
    11be:	38 07       	cpc	r19, r24
    11c0:	39 f4       	brne	.+14     	; 0x11d0 <tc_enable+0x62>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    11c2:	62 e0       	ldi	r22, 0x02	; 2
    11c4:	84 e0       	ldi	r24, 0x04	; 4
    11c6:	c6 db       	rcall	.-2164   	; 0x954 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    11c8:	64 e0       	ldi	r22, 0x04	; 4
    11ca:	84 e0       	ldi	r24, 0x04	; 4
    11cc:	c3 db       	rcall	.-2170   	; 0x954 <sysclk_enable_module>
    11ce:	0c c0       	rjmp	.+24     	; 0x11e8 <tc_enable+0x7a>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    11d0:	21 15       	cp	r18, r1
    11d2:	3a 40       	sbci	r19, 0x0A	; 10
    11d4:	39 f4       	brne	.+14     	; 0x11e4 <tc_enable+0x76>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    11d6:	61 e0       	ldi	r22, 0x01	; 1
    11d8:	85 e0       	ldi	r24, 0x05	; 5
    11da:	bc db       	rcall	.-2184   	; 0x954 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    11dc:	64 e0       	ldi	r22, 0x04	; 4
    11de:	85 e0       	ldi	r24, 0x05	; 5
    11e0:	b9 db       	rcall	.-2190   	; 0x954 <sysclk_enable_module>
    11e2:	02 c0       	rjmp	.+4      	; 0x11e8 <tc_enable+0x7a>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    11e4:	cf bf       	out	0x3f, r28	; 63
    11e6:	09 c0       	rjmp	.+18     	; 0x11fa <tc_enable+0x8c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    11e8:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    11ea:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    11ec:	e3 e3       	ldi	r30, 0x33	; 51
    11ee:	f1 e2       	ldi	r31, 0x21	; 33
    11f0:	90 81       	ld	r25, Z
    11f2:	9f 5f       	subi	r25, 0xFF	; 255
    11f4:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    11f6:	8f bf       	out	0x3f, r24	; 63
    11f8:	cf bf       	out	0x3f, r28	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    11fa:	cf 91       	pop	r28
    11fc:	08 95       	ret

000011fe <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    11fe:	fc 01       	movw	r30, r24
    1200:	81 81       	ldd	r24, Z+1	; 0x01
    1202:	85 ff       	sbrs	r24, 5
    1204:	fd cf       	rjmp	.-6      	; 0x1200 <usart_putchar+0x2>
    1206:	60 83       	st	Z, r22
    1208:	80 e0       	ldi	r24, 0x00	; 0
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	08 95       	ret

0000120e <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    120e:	4f 92       	push	r4
    1210:	5f 92       	push	r5
    1212:	6f 92       	push	r6
    1214:	7f 92       	push	r7
    1216:	8f 92       	push	r8
    1218:	9f 92       	push	r9
    121a:	af 92       	push	r10
    121c:	bf 92       	push	r11
    121e:	cf 92       	push	r12
    1220:	df 92       	push	r13
    1222:	ef 92       	push	r14
    1224:	ff 92       	push	r15
    1226:	0f 93       	push	r16
    1228:	1f 93       	push	r17
    122a:	cf 93       	push	r28
    122c:	df 93       	push	r29
    122e:	ec 01       	movw	r28, r24
    1230:	4a 01       	movw	r8, r20
    1232:	5b 01       	movw	r10, r22
    1234:	28 01       	movw	r4, r16
    1236:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    1238:	d9 01       	movw	r26, r18
    123a:	c8 01       	movw	r24, r16
    123c:	68 94       	set
    123e:	12 f8       	bld	r1, 2
    1240:	b6 95       	lsr	r27
    1242:	a7 95       	ror	r26
    1244:	97 95       	ror	r25
    1246:	87 95       	ror	r24
    1248:	16 94       	lsr	r1
    124a:	d1 f7       	brne	.-12     	; 0x1240 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    124c:	b9 01       	movw	r22, r18
    124e:	a8 01       	movw	r20, r16
    1250:	03 2e       	mov	r0, r19
    1252:	36 e1       	ldi	r19, 0x16	; 22
    1254:	76 95       	lsr	r23
    1256:	67 95       	ror	r22
    1258:	57 95       	ror	r21
    125a:	47 95       	ror	r20
    125c:	3a 95       	dec	r19
    125e:	d1 f7       	brne	.-12     	; 0x1254 <usart_set_baudrate+0x46>
    1260:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1262:	2c 81       	ldd	r18, Y+4	; 0x04
    1264:	22 fd       	sbrc	r18, 2
    1266:	08 c0       	rjmp	.+16     	; 0x1278 <usart_set_baudrate+0x6a>
		max_rate /= 2;
    1268:	b6 95       	lsr	r27
    126a:	a7 95       	ror	r26
    126c:	97 95       	ror	r25
    126e:	87 95       	ror	r24
		min_rate /= 2;
    1270:	76 95       	lsr	r23
    1272:	67 95       	ror	r22
    1274:	57 95       	ror	r21
    1276:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1278:	88 15       	cp	r24, r8
    127a:	99 05       	cpc	r25, r9
    127c:	aa 05       	cpc	r26, r10
    127e:	bb 05       	cpc	r27, r11
    1280:	08 f4       	brcc	.+2      	; 0x1284 <usart_set_baudrate+0x76>
    1282:	a2 c0       	rjmp	.+324    	; 0x13c8 <usart_set_baudrate+0x1ba>
    1284:	84 16       	cp	r8, r20
    1286:	95 06       	cpc	r9, r21
    1288:	a6 06       	cpc	r10, r22
    128a:	b7 06       	cpc	r11, r23
    128c:	08 f4       	brcc	.+2      	; 0x1290 <usart_set_baudrate+0x82>
    128e:	9e c0       	rjmp	.+316    	; 0x13cc <usart_set_baudrate+0x1be>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1290:	8c 81       	ldd	r24, Y+4	; 0x04
    1292:	82 fd       	sbrc	r24, 2
    1294:	04 c0       	rjmp	.+8      	; 0x129e <usart_set_baudrate+0x90>
		baud *= 2;
    1296:	88 0c       	add	r8, r8
    1298:	99 1c       	adc	r9, r9
    129a:	aa 1c       	adc	r10, r10
    129c:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    129e:	c3 01       	movw	r24, r6
    12a0:	b2 01       	movw	r22, r4
    12a2:	a5 01       	movw	r20, r10
    12a4:	94 01       	movw	r18, r8
    12a6:	86 d2       	rcall	.+1292   	; 0x17b4 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    12a8:	2f 3f       	cpi	r18, 0xFF	; 255
    12aa:	31 05       	cpc	r19, r1
    12ac:	41 05       	cpc	r20, r1
    12ae:	51 05       	cpc	r21, r1
    12b0:	08 f4       	brcc	.+2      	; 0x12b4 <usart_set_baudrate+0xa6>
    12b2:	8e c0       	rjmp	.+284    	; 0x13d0 <usart_set_baudrate+0x1c2>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    12b4:	c1 2c       	mov	r12, r1
    12b6:	d1 2c       	mov	r13, r1
    12b8:	76 01       	movw	r14, r12
    12ba:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    12bc:	19 ef       	ldi	r17, 0xF9	; 249
    12be:	05 c0       	rjmp	.+10     	; 0x12ca <usart_set_baudrate+0xbc>
		if (ratio < limit) {
    12c0:	2c 15       	cp	r18, r12
    12c2:	3d 05       	cpc	r19, r13
    12c4:	4e 05       	cpc	r20, r14
    12c6:	5f 05       	cpc	r21, r15
    12c8:	68 f0       	brcs	.+26     	; 0x12e4 <usart_set_baudrate+0xd6>
			break;
		}

		limit <<= 1;
    12ca:	cc 0c       	add	r12, r12
    12cc:	dd 1c       	adc	r13, r13
    12ce:	ee 1c       	adc	r14, r14
    12d0:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    12d2:	1d 3f       	cpi	r17, 0xFD	; 253
    12d4:	14 f4       	brge	.+4      	; 0x12da <usart_set_baudrate+0xcc>
			limit |= 1;
    12d6:	68 94       	set
    12d8:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    12da:	1f 5f       	subi	r17, 0xFF	; 255
    12dc:	17 30       	cpi	r17, 0x07	; 7
    12de:	81 f7       	brne	.-32     	; 0x12c0 <usart_set_baudrate+0xb2>
    12e0:	21 2f       	mov	r18, r17
    12e2:	4e c0       	rjmp	.+156    	; 0x1380 <usart_set_baudrate+0x172>
    12e4:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    12e6:	11 23       	and	r17, r17
    12e8:	0c f0       	brlt	.+2      	; 0x12ec <usart_set_baudrate+0xde>
    12ea:	4a c0       	rjmp	.+148    	; 0x1380 <usart_set_baudrate+0x172>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    12ec:	d5 01       	movw	r26, r10
    12ee:	c4 01       	movw	r24, r8
    12f0:	88 0f       	add	r24, r24
    12f2:	99 1f       	adc	r25, r25
    12f4:	aa 1f       	adc	r26, r26
    12f6:	bb 1f       	adc	r27, r27
    12f8:	88 0f       	add	r24, r24
    12fa:	99 1f       	adc	r25, r25
    12fc:	aa 1f       	adc	r26, r26
    12fe:	bb 1f       	adc	r27, r27
    1300:	88 0f       	add	r24, r24
    1302:	99 1f       	adc	r25, r25
    1304:	aa 1f       	adc	r26, r26
    1306:	bb 1f       	adc	r27, r27
    1308:	48 1a       	sub	r4, r24
    130a:	59 0a       	sbc	r5, r25
    130c:	6a 0a       	sbc	r6, r26
    130e:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1310:	1e 3f       	cpi	r17, 0xFE	; 254
    1312:	ec f4       	brge	.+58     	; 0x134e <usart_set_baudrate+0x140>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1314:	6d ef       	ldi	r22, 0xFD	; 253
    1316:	7f ef       	ldi	r23, 0xFF	; 255
    1318:	61 1b       	sub	r22, r17
    131a:	71 09       	sbc	r23, r1
    131c:	17 fd       	sbrc	r17, 7
    131e:	73 95       	inc	r23
    1320:	04 c0       	rjmp	.+8      	; 0x132a <usart_set_baudrate+0x11c>
    1322:	44 0c       	add	r4, r4
    1324:	55 1c       	adc	r5, r5
    1326:	66 1c       	adc	r6, r6
    1328:	77 1c       	adc	r7, r7
    132a:	6a 95       	dec	r22
    132c:	d2 f7       	brpl	.-12     	; 0x1322 <usart_set_baudrate+0x114>
    132e:	d5 01       	movw	r26, r10
    1330:	c4 01       	movw	r24, r8
    1332:	b6 95       	lsr	r27
    1334:	a7 95       	ror	r26
    1336:	97 95       	ror	r25
    1338:	87 95       	ror	r24
    133a:	bc 01       	movw	r22, r24
    133c:	cd 01       	movw	r24, r26
    133e:	64 0d       	add	r22, r4
    1340:	75 1d       	adc	r23, r5
    1342:	86 1d       	adc	r24, r6
    1344:	97 1d       	adc	r25, r7
    1346:	a5 01       	movw	r20, r10
    1348:	94 01       	movw	r18, r8
    134a:	34 d2       	rcall	.+1128   	; 0x17b4 <__udivmodsi4>
    134c:	34 c0       	rjmp	.+104    	; 0x13b6 <usart_set_baudrate+0x1a8>
		} else {
			baud <<= exp + 3;
    134e:	23 e0       	ldi	r18, 0x03	; 3
    1350:	21 0f       	add	r18, r17
    1352:	d5 01       	movw	r26, r10
    1354:	c4 01       	movw	r24, r8
    1356:	04 c0       	rjmp	.+8      	; 0x1360 <usart_set_baudrate+0x152>
    1358:	88 0f       	add	r24, r24
    135a:	99 1f       	adc	r25, r25
    135c:	aa 1f       	adc	r26, r26
    135e:	bb 1f       	adc	r27, r27
    1360:	2a 95       	dec	r18
    1362:	d2 f7       	brpl	.-12     	; 0x1358 <usart_set_baudrate+0x14a>
    1364:	9c 01       	movw	r18, r24
    1366:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    1368:	b6 95       	lsr	r27
    136a:	a7 95       	ror	r26
    136c:	97 95       	ror	r25
    136e:	87 95       	ror	r24
    1370:	bc 01       	movw	r22, r24
    1372:	cd 01       	movw	r24, r26
    1374:	64 0d       	add	r22, r4
    1376:	75 1d       	adc	r23, r5
    1378:	86 1d       	adc	r24, r6
    137a:	97 1d       	adc	r25, r7
    137c:	1b d2       	rcall	.+1078   	; 0x17b4 <__udivmodsi4>
    137e:	1b c0       	rjmp	.+54     	; 0x13b6 <usart_set_baudrate+0x1a8>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1380:	2d 5f       	subi	r18, 0xFD	; 253
    1382:	d5 01       	movw	r26, r10
    1384:	c4 01       	movw	r24, r8
    1386:	04 c0       	rjmp	.+8      	; 0x1390 <usart_set_baudrate+0x182>
    1388:	88 0f       	add	r24, r24
    138a:	99 1f       	adc	r25, r25
    138c:	aa 1f       	adc	r26, r26
    138e:	bb 1f       	adc	r27, r27
    1390:	2a 95       	dec	r18
    1392:	d2 f7       	brpl	.-12     	; 0x1388 <usart_set_baudrate+0x17a>
    1394:	9c 01       	movw	r18, r24
    1396:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    1398:	b6 95       	lsr	r27
    139a:	a7 95       	ror	r26
    139c:	97 95       	ror	r25
    139e:	87 95       	ror	r24
    13a0:	bc 01       	movw	r22, r24
    13a2:	cd 01       	movw	r24, r26
    13a4:	64 0d       	add	r22, r4
    13a6:	75 1d       	adc	r23, r5
    13a8:	86 1d       	adc	r24, r6
    13aa:	97 1d       	adc	r25, r7
    13ac:	03 d2       	rcall	.+1030   	; 0x17b4 <__udivmodsi4>
    13ae:	21 50       	subi	r18, 0x01	; 1
    13b0:	31 09       	sbc	r19, r1
    13b2:	41 09       	sbc	r20, r1
    13b4:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    13b6:	83 2f       	mov	r24, r19
    13b8:	8f 70       	andi	r24, 0x0F	; 15
    13ba:	12 95       	swap	r17
    13bc:	10 7f       	andi	r17, 0xF0	; 240
    13be:	18 2b       	or	r17, r24
    13c0:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    13c2:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    13c4:	81 e0       	ldi	r24, 0x01	; 1
    13c6:	18 c0       	rjmp	.+48     	; 0x13f8 <usart_set_baudrate+0x1ea>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	16 c0       	rjmp	.+44     	; 0x13f8 <usart_set_baudrate+0x1ea>
    13cc:	80 e0       	ldi	r24, 0x00	; 0
    13ce:	14 c0       	rjmp	.+40     	; 0x13f8 <usart_set_baudrate+0x1ea>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    13d0:	d5 01       	movw	r26, r10
    13d2:	c4 01       	movw	r24, r8
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	aa 1f       	adc	r26, r26
    13da:	bb 1f       	adc	r27, r27
    13dc:	88 0f       	add	r24, r24
    13de:	99 1f       	adc	r25, r25
    13e0:	aa 1f       	adc	r26, r26
    13e2:	bb 1f       	adc	r27, r27
    13e4:	88 0f       	add	r24, r24
    13e6:	99 1f       	adc	r25, r25
    13e8:	aa 1f       	adc	r26, r26
    13ea:	bb 1f       	adc	r27, r27
    13ec:	48 1a       	sub	r4, r24
    13ee:	59 0a       	sbc	r5, r25
    13f0:	6a 0a       	sbc	r6, r26
    13f2:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    13f4:	19 ef       	ldi	r17, 0xF9	; 249
    13f6:	8e cf       	rjmp	.-228    	; 0x1314 <usart_set_baudrate+0x106>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    13f8:	df 91       	pop	r29
    13fa:	cf 91       	pop	r28
    13fc:	1f 91       	pop	r17
    13fe:	0f 91       	pop	r16
    1400:	ff 90       	pop	r15
    1402:	ef 90       	pop	r14
    1404:	df 90       	pop	r13
    1406:	cf 90       	pop	r12
    1408:	bf 90       	pop	r11
    140a:	af 90       	pop	r10
    140c:	9f 90       	pop	r9
    140e:	8f 90       	pop	r8
    1410:	7f 90       	pop	r7
    1412:	6f 90       	pop	r6
    1414:	5f 90       	pop	r5
    1416:	4f 90       	pop	r4
    1418:	08 95       	ret

0000141a <main>:
 //uint8_t data_flag=1;  //nmishe tu ye tabe dg bashe?
//  long int countt;
//  long int testt=0;
 int main (void)
 {
	set_micro();
    141a:	0e 94 0c 02 	call	0x418	; 0x418 <set_micro>
	//NRF_init();
	//MS5611_reset();
	SHT11_softreset();  
    141e:	be d8       	rcall	.-3716   	; 0x59c <SHT11_softreset>
	
	TCD0_CNT=0;
    1420:	10 92 20 09 	sts	0x0920, r1
    1424:	10 92 21 09 	sts	0x0921, r1

	
	//if(data_flag)
	//{
		//LED_Blue_PORT.OUTTGL = LED_Blue_PIN_bm;
		while (TCD0_CNT!=0x9C3F); //10 ms timer lock. kamesh kon, baraye nrf ziade!
    1428:	c0 e2       	ldi	r28, 0x20	; 32
    142a:	d9 e0       	ldi	r29, 0x09	; 9
    142c:	88 81       	ld	r24, Y
    142e:	99 81       	ldd	r25, Y+1	; 0x01
    1430:	8f 33       	cpi	r24, 0x3F	; 63
    1432:	9c 49       	sbci	r25, 0x9C	; 156
    1434:	d9 f7       	brne	.-10     	; 0x142c <main+0x12>
		SHT11_measure();
    1436:	af d9       	rcall	.-3234   	; 0x796 <SHT11_measure>

 //   _delay_us(3);  //dar girande?	 
  
 	 

 }
    1438:	f9 cf       	rjmp	.-14     	; 0x142c <main+0x12>

0000143a <__vector_77>:
//   	TWI_MasterInterruptHandler(&twiMaster);
//   }
 
 
  ISR(TCD0_OVF_vect) //timer interrupt
  {
    143a:	1f 92       	push	r1
    143c:	0f 92       	push	r0
    143e:	0f b6       	in	r0, 0x3f	; 63
    1440:	0f 92       	push	r0
    1442:	11 24       	eor	r1, r1
	//LED_Blue_PORT.OUTTGL = LED_Blue_PIN_bm;
	 
  }
    1444:	0f 90       	pop	r0
    1446:	0f be       	out	0x3f, r0	; 63
    1448:	0f 90       	pop	r0
    144a:	1f 90       	pop	r1
    144c:	18 95       	reti

0000144e <__subsf3>:
    144e:	50 58       	subi	r21, 0x80	; 128

00001450 <__addsf3>:
    1450:	bb 27       	eor	r27, r27
    1452:	aa 27       	eor	r26, r26
    1454:	0e d0       	rcall	.+28     	; 0x1472 <__addsf3x>
    1456:	0d c1       	rjmp	.+538    	; 0x1672 <__fp_round>
    1458:	fe d0       	rcall	.+508    	; 0x1656 <__fp_pscA>
    145a:	30 f0       	brcs	.+12     	; 0x1468 <__addsf3+0x18>
    145c:	03 d1       	rcall	.+518    	; 0x1664 <__fp_pscB>
    145e:	20 f0       	brcs	.+8      	; 0x1468 <__addsf3+0x18>
    1460:	31 f4       	brne	.+12     	; 0x146e <__addsf3+0x1e>
    1462:	9f 3f       	cpi	r25, 0xFF	; 255
    1464:	11 f4       	brne	.+4      	; 0x146a <__addsf3+0x1a>
    1466:	1e f4       	brtc	.+6      	; 0x146e <__addsf3+0x1e>
    1468:	f3 c0       	rjmp	.+486    	; 0x1650 <__fp_nan>
    146a:	0e f4       	brtc	.+2      	; 0x146e <__addsf3+0x1e>
    146c:	e0 95       	com	r30
    146e:	e7 fb       	bst	r30, 7
    1470:	e9 c0       	rjmp	.+466    	; 0x1644 <__fp_inf>

00001472 <__addsf3x>:
    1472:	e9 2f       	mov	r30, r25
    1474:	0f d1       	rcall	.+542    	; 0x1694 <__fp_split3>
    1476:	80 f3       	brcs	.-32     	; 0x1458 <__addsf3+0x8>
    1478:	ba 17       	cp	r27, r26
    147a:	62 07       	cpc	r22, r18
    147c:	73 07       	cpc	r23, r19
    147e:	84 07       	cpc	r24, r20
    1480:	95 07       	cpc	r25, r21
    1482:	18 f0       	brcs	.+6      	; 0x148a <__addsf3x+0x18>
    1484:	71 f4       	brne	.+28     	; 0x14a2 <__addsf3x+0x30>
    1486:	9e f5       	brtc	.+102    	; 0x14ee <__addsf3x+0x7c>
    1488:	27 c1       	rjmp	.+590    	; 0x16d8 <__fp_zero>
    148a:	0e f4       	brtc	.+2      	; 0x148e <__addsf3x+0x1c>
    148c:	e0 95       	com	r30
    148e:	0b 2e       	mov	r0, r27
    1490:	ba 2f       	mov	r27, r26
    1492:	a0 2d       	mov	r26, r0
    1494:	0b 01       	movw	r0, r22
    1496:	b9 01       	movw	r22, r18
    1498:	90 01       	movw	r18, r0
    149a:	0c 01       	movw	r0, r24
    149c:	ca 01       	movw	r24, r20
    149e:	a0 01       	movw	r20, r0
    14a0:	11 24       	eor	r1, r1
    14a2:	ff 27       	eor	r31, r31
    14a4:	59 1b       	sub	r21, r25
    14a6:	99 f0       	breq	.+38     	; 0x14ce <__addsf3x+0x5c>
    14a8:	59 3f       	cpi	r21, 0xF9	; 249
    14aa:	50 f4       	brcc	.+20     	; 0x14c0 <__addsf3x+0x4e>
    14ac:	50 3e       	cpi	r21, 0xE0	; 224
    14ae:	68 f1       	brcs	.+90     	; 0x150a <__addsf3x+0x98>
    14b0:	1a 16       	cp	r1, r26
    14b2:	f0 40       	sbci	r31, 0x00	; 0
    14b4:	a2 2f       	mov	r26, r18
    14b6:	23 2f       	mov	r18, r19
    14b8:	34 2f       	mov	r19, r20
    14ba:	44 27       	eor	r20, r20
    14bc:	58 5f       	subi	r21, 0xF8	; 248
    14be:	f3 cf       	rjmp	.-26     	; 0x14a6 <__addsf3x+0x34>
    14c0:	46 95       	lsr	r20
    14c2:	37 95       	ror	r19
    14c4:	27 95       	ror	r18
    14c6:	a7 95       	ror	r26
    14c8:	f0 40       	sbci	r31, 0x00	; 0
    14ca:	53 95       	inc	r21
    14cc:	c9 f7       	brne	.-14     	; 0x14c0 <__addsf3x+0x4e>
    14ce:	7e f4       	brtc	.+30     	; 0x14ee <__addsf3x+0x7c>
    14d0:	1f 16       	cp	r1, r31
    14d2:	ba 0b       	sbc	r27, r26
    14d4:	62 0b       	sbc	r22, r18
    14d6:	73 0b       	sbc	r23, r19
    14d8:	84 0b       	sbc	r24, r20
    14da:	ba f0       	brmi	.+46     	; 0x150a <__addsf3x+0x98>
    14dc:	91 50       	subi	r25, 0x01	; 1
    14de:	a1 f0       	breq	.+40     	; 0x1508 <__addsf3x+0x96>
    14e0:	ff 0f       	add	r31, r31
    14e2:	bb 1f       	adc	r27, r27
    14e4:	66 1f       	adc	r22, r22
    14e6:	77 1f       	adc	r23, r23
    14e8:	88 1f       	adc	r24, r24
    14ea:	c2 f7       	brpl	.-16     	; 0x14dc <__addsf3x+0x6a>
    14ec:	0e c0       	rjmp	.+28     	; 0x150a <__addsf3x+0x98>
    14ee:	ba 0f       	add	r27, r26
    14f0:	62 1f       	adc	r22, r18
    14f2:	73 1f       	adc	r23, r19
    14f4:	84 1f       	adc	r24, r20
    14f6:	48 f4       	brcc	.+18     	; 0x150a <__addsf3x+0x98>
    14f8:	87 95       	ror	r24
    14fa:	77 95       	ror	r23
    14fc:	67 95       	ror	r22
    14fe:	b7 95       	ror	r27
    1500:	f7 95       	ror	r31
    1502:	9e 3f       	cpi	r25, 0xFE	; 254
    1504:	08 f0       	brcs	.+2      	; 0x1508 <__addsf3x+0x96>
    1506:	b3 cf       	rjmp	.-154    	; 0x146e <__addsf3+0x1e>
    1508:	93 95       	inc	r25
    150a:	88 0f       	add	r24, r24
    150c:	08 f0       	brcs	.+2      	; 0x1510 <__addsf3x+0x9e>
    150e:	99 27       	eor	r25, r25
    1510:	ee 0f       	add	r30, r30
    1512:	97 95       	ror	r25
    1514:	87 95       	ror	r24
    1516:	08 95       	ret

00001518 <__cmpsf2>:
    1518:	71 d0       	rcall	.+226    	; 0x15fc <__fp_cmp>
    151a:	08 f4       	brcc	.+2      	; 0x151e <__cmpsf2+0x6>
    151c:	81 e0       	ldi	r24, 0x01	; 1
    151e:	08 95       	ret

00001520 <__fixsfsi>:
    1520:	04 d0       	rcall	.+8      	; 0x152a <__fixunssfsi>
    1522:	68 94       	set
    1524:	b1 11       	cpse	r27, r1
    1526:	d9 c0       	rjmp	.+434    	; 0x16da <__fp_szero>
    1528:	08 95       	ret

0000152a <__fixunssfsi>:
    152a:	bc d0       	rcall	.+376    	; 0x16a4 <__fp_splitA>
    152c:	88 f0       	brcs	.+34     	; 0x1550 <__fixunssfsi+0x26>
    152e:	9f 57       	subi	r25, 0x7F	; 127
    1530:	90 f0       	brcs	.+36     	; 0x1556 <__fixunssfsi+0x2c>
    1532:	b9 2f       	mov	r27, r25
    1534:	99 27       	eor	r25, r25
    1536:	b7 51       	subi	r27, 0x17	; 23
    1538:	a0 f0       	brcs	.+40     	; 0x1562 <__fixunssfsi+0x38>
    153a:	d1 f0       	breq	.+52     	; 0x1570 <__fixunssfsi+0x46>
    153c:	66 0f       	add	r22, r22
    153e:	77 1f       	adc	r23, r23
    1540:	88 1f       	adc	r24, r24
    1542:	99 1f       	adc	r25, r25
    1544:	1a f0       	brmi	.+6      	; 0x154c <__fixunssfsi+0x22>
    1546:	ba 95       	dec	r27
    1548:	c9 f7       	brne	.-14     	; 0x153c <__fixunssfsi+0x12>
    154a:	12 c0       	rjmp	.+36     	; 0x1570 <__fixunssfsi+0x46>
    154c:	b1 30       	cpi	r27, 0x01	; 1
    154e:	81 f0       	breq	.+32     	; 0x1570 <__fixunssfsi+0x46>
    1550:	c3 d0       	rcall	.+390    	; 0x16d8 <__fp_zero>
    1552:	b1 e0       	ldi	r27, 0x01	; 1
    1554:	08 95       	ret
    1556:	c0 c0       	rjmp	.+384    	; 0x16d8 <__fp_zero>
    1558:	67 2f       	mov	r22, r23
    155a:	78 2f       	mov	r23, r24
    155c:	88 27       	eor	r24, r24
    155e:	b8 5f       	subi	r27, 0xF8	; 248
    1560:	39 f0       	breq	.+14     	; 0x1570 <__fixunssfsi+0x46>
    1562:	b9 3f       	cpi	r27, 0xF9	; 249
    1564:	cc f3       	brlt	.-14     	; 0x1558 <__fixunssfsi+0x2e>
    1566:	86 95       	lsr	r24
    1568:	77 95       	ror	r23
    156a:	67 95       	ror	r22
    156c:	b3 95       	inc	r27
    156e:	d9 f7       	brne	.-10     	; 0x1566 <__fixunssfsi+0x3c>
    1570:	3e f4       	brtc	.+14     	; 0x1580 <__fixunssfsi+0x56>
    1572:	90 95       	com	r25
    1574:	80 95       	com	r24
    1576:	70 95       	com	r23
    1578:	61 95       	neg	r22
    157a:	7f 4f       	sbci	r23, 0xFF	; 255
    157c:	8f 4f       	sbci	r24, 0xFF	; 255
    157e:	9f 4f       	sbci	r25, 0xFF	; 255
    1580:	08 95       	ret

00001582 <__floatunsisf>:
    1582:	e8 94       	clt
    1584:	09 c0       	rjmp	.+18     	; 0x1598 <__floatsisf+0x12>

00001586 <__floatsisf>:
    1586:	97 fb       	bst	r25, 7
    1588:	3e f4       	brtc	.+14     	; 0x1598 <__floatsisf+0x12>
    158a:	90 95       	com	r25
    158c:	80 95       	com	r24
    158e:	70 95       	com	r23
    1590:	61 95       	neg	r22
    1592:	7f 4f       	sbci	r23, 0xFF	; 255
    1594:	8f 4f       	sbci	r24, 0xFF	; 255
    1596:	9f 4f       	sbci	r25, 0xFF	; 255
    1598:	99 23       	and	r25, r25
    159a:	a9 f0       	breq	.+42     	; 0x15c6 <__floatsisf+0x40>
    159c:	f9 2f       	mov	r31, r25
    159e:	96 e9       	ldi	r25, 0x96	; 150
    15a0:	bb 27       	eor	r27, r27
    15a2:	93 95       	inc	r25
    15a4:	f6 95       	lsr	r31
    15a6:	87 95       	ror	r24
    15a8:	77 95       	ror	r23
    15aa:	67 95       	ror	r22
    15ac:	b7 95       	ror	r27
    15ae:	f1 11       	cpse	r31, r1
    15b0:	f8 cf       	rjmp	.-16     	; 0x15a2 <__floatsisf+0x1c>
    15b2:	fa f4       	brpl	.+62     	; 0x15f2 <__floatsisf+0x6c>
    15b4:	bb 0f       	add	r27, r27
    15b6:	11 f4       	brne	.+4      	; 0x15bc <__floatsisf+0x36>
    15b8:	60 ff       	sbrs	r22, 0
    15ba:	1b c0       	rjmp	.+54     	; 0x15f2 <__floatsisf+0x6c>
    15bc:	6f 5f       	subi	r22, 0xFF	; 255
    15be:	7f 4f       	sbci	r23, 0xFF	; 255
    15c0:	8f 4f       	sbci	r24, 0xFF	; 255
    15c2:	9f 4f       	sbci	r25, 0xFF	; 255
    15c4:	16 c0       	rjmp	.+44     	; 0x15f2 <__floatsisf+0x6c>
    15c6:	88 23       	and	r24, r24
    15c8:	11 f0       	breq	.+4      	; 0x15ce <__floatsisf+0x48>
    15ca:	96 e9       	ldi	r25, 0x96	; 150
    15cc:	11 c0       	rjmp	.+34     	; 0x15f0 <__floatsisf+0x6a>
    15ce:	77 23       	and	r23, r23
    15d0:	21 f0       	breq	.+8      	; 0x15da <__floatsisf+0x54>
    15d2:	9e e8       	ldi	r25, 0x8E	; 142
    15d4:	87 2f       	mov	r24, r23
    15d6:	76 2f       	mov	r23, r22
    15d8:	05 c0       	rjmp	.+10     	; 0x15e4 <__floatsisf+0x5e>
    15da:	66 23       	and	r22, r22
    15dc:	71 f0       	breq	.+28     	; 0x15fa <__floatsisf+0x74>
    15de:	96 e8       	ldi	r25, 0x86	; 134
    15e0:	86 2f       	mov	r24, r22
    15e2:	70 e0       	ldi	r23, 0x00	; 0
    15e4:	60 e0       	ldi	r22, 0x00	; 0
    15e6:	2a f0       	brmi	.+10     	; 0x15f2 <__floatsisf+0x6c>
    15e8:	9a 95       	dec	r25
    15ea:	66 0f       	add	r22, r22
    15ec:	77 1f       	adc	r23, r23
    15ee:	88 1f       	adc	r24, r24
    15f0:	da f7       	brpl	.-10     	; 0x15e8 <__floatsisf+0x62>
    15f2:	88 0f       	add	r24, r24
    15f4:	96 95       	lsr	r25
    15f6:	87 95       	ror	r24
    15f8:	97 f9       	bld	r25, 7
    15fa:	08 95       	ret

000015fc <__fp_cmp>:
    15fc:	99 0f       	add	r25, r25
    15fe:	00 08       	sbc	r0, r0
    1600:	55 0f       	add	r21, r21
    1602:	aa 0b       	sbc	r26, r26
    1604:	e0 e8       	ldi	r30, 0x80	; 128
    1606:	fe ef       	ldi	r31, 0xFE	; 254
    1608:	16 16       	cp	r1, r22
    160a:	17 06       	cpc	r1, r23
    160c:	e8 07       	cpc	r30, r24
    160e:	f9 07       	cpc	r31, r25
    1610:	c0 f0       	brcs	.+48     	; 0x1642 <__fp_cmp+0x46>
    1612:	12 16       	cp	r1, r18
    1614:	13 06       	cpc	r1, r19
    1616:	e4 07       	cpc	r30, r20
    1618:	f5 07       	cpc	r31, r21
    161a:	98 f0       	brcs	.+38     	; 0x1642 <__fp_cmp+0x46>
    161c:	62 1b       	sub	r22, r18
    161e:	73 0b       	sbc	r23, r19
    1620:	84 0b       	sbc	r24, r20
    1622:	95 0b       	sbc	r25, r21
    1624:	39 f4       	brne	.+14     	; 0x1634 <__fp_cmp+0x38>
    1626:	0a 26       	eor	r0, r26
    1628:	61 f0       	breq	.+24     	; 0x1642 <__fp_cmp+0x46>
    162a:	23 2b       	or	r18, r19
    162c:	24 2b       	or	r18, r20
    162e:	25 2b       	or	r18, r21
    1630:	21 f4       	brne	.+8      	; 0x163a <__fp_cmp+0x3e>
    1632:	08 95       	ret
    1634:	0a 26       	eor	r0, r26
    1636:	09 f4       	brne	.+2      	; 0x163a <__fp_cmp+0x3e>
    1638:	a1 40       	sbci	r26, 0x01	; 1
    163a:	a6 95       	lsr	r26
    163c:	8f ef       	ldi	r24, 0xFF	; 255
    163e:	81 1d       	adc	r24, r1
    1640:	81 1d       	adc	r24, r1
    1642:	08 95       	ret

00001644 <__fp_inf>:
    1644:	97 f9       	bld	r25, 7
    1646:	9f 67       	ori	r25, 0x7F	; 127
    1648:	80 e8       	ldi	r24, 0x80	; 128
    164a:	70 e0       	ldi	r23, 0x00	; 0
    164c:	60 e0       	ldi	r22, 0x00	; 0
    164e:	08 95       	ret

00001650 <__fp_nan>:
    1650:	9f ef       	ldi	r25, 0xFF	; 255
    1652:	80 ec       	ldi	r24, 0xC0	; 192
    1654:	08 95       	ret

00001656 <__fp_pscA>:
    1656:	00 24       	eor	r0, r0
    1658:	0a 94       	dec	r0
    165a:	16 16       	cp	r1, r22
    165c:	17 06       	cpc	r1, r23
    165e:	18 06       	cpc	r1, r24
    1660:	09 06       	cpc	r0, r25
    1662:	08 95       	ret

00001664 <__fp_pscB>:
    1664:	00 24       	eor	r0, r0
    1666:	0a 94       	dec	r0
    1668:	12 16       	cp	r1, r18
    166a:	13 06       	cpc	r1, r19
    166c:	14 06       	cpc	r1, r20
    166e:	05 06       	cpc	r0, r21
    1670:	08 95       	ret

00001672 <__fp_round>:
    1672:	09 2e       	mov	r0, r25
    1674:	03 94       	inc	r0
    1676:	00 0c       	add	r0, r0
    1678:	11 f4       	brne	.+4      	; 0x167e <__fp_round+0xc>
    167a:	88 23       	and	r24, r24
    167c:	52 f0       	brmi	.+20     	; 0x1692 <__fp_round+0x20>
    167e:	bb 0f       	add	r27, r27
    1680:	40 f4       	brcc	.+16     	; 0x1692 <__fp_round+0x20>
    1682:	bf 2b       	or	r27, r31
    1684:	11 f4       	brne	.+4      	; 0x168a <__fp_round+0x18>
    1686:	60 ff       	sbrs	r22, 0
    1688:	04 c0       	rjmp	.+8      	; 0x1692 <__fp_round+0x20>
    168a:	6f 5f       	subi	r22, 0xFF	; 255
    168c:	7f 4f       	sbci	r23, 0xFF	; 255
    168e:	8f 4f       	sbci	r24, 0xFF	; 255
    1690:	9f 4f       	sbci	r25, 0xFF	; 255
    1692:	08 95       	ret

00001694 <__fp_split3>:
    1694:	57 fd       	sbrc	r21, 7
    1696:	90 58       	subi	r25, 0x80	; 128
    1698:	44 0f       	add	r20, r20
    169a:	55 1f       	adc	r21, r21
    169c:	59 f0       	breq	.+22     	; 0x16b4 <__fp_splitA+0x10>
    169e:	5f 3f       	cpi	r21, 0xFF	; 255
    16a0:	71 f0       	breq	.+28     	; 0x16be <__fp_splitA+0x1a>
    16a2:	47 95       	ror	r20

000016a4 <__fp_splitA>:
    16a4:	88 0f       	add	r24, r24
    16a6:	97 fb       	bst	r25, 7
    16a8:	99 1f       	adc	r25, r25
    16aa:	61 f0       	breq	.+24     	; 0x16c4 <__fp_splitA+0x20>
    16ac:	9f 3f       	cpi	r25, 0xFF	; 255
    16ae:	79 f0       	breq	.+30     	; 0x16ce <__fp_splitA+0x2a>
    16b0:	87 95       	ror	r24
    16b2:	08 95       	ret
    16b4:	12 16       	cp	r1, r18
    16b6:	13 06       	cpc	r1, r19
    16b8:	14 06       	cpc	r1, r20
    16ba:	55 1f       	adc	r21, r21
    16bc:	f2 cf       	rjmp	.-28     	; 0x16a2 <__fp_split3+0xe>
    16be:	46 95       	lsr	r20
    16c0:	f1 df       	rcall	.-30     	; 0x16a4 <__fp_splitA>
    16c2:	08 c0       	rjmp	.+16     	; 0x16d4 <__fp_splitA+0x30>
    16c4:	16 16       	cp	r1, r22
    16c6:	17 06       	cpc	r1, r23
    16c8:	18 06       	cpc	r1, r24
    16ca:	99 1f       	adc	r25, r25
    16cc:	f1 cf       	rjmp	.-30     	; 0x16b0 <__fp_splitA+0xc>
    16ce:	86 95       	lsr	r24
    16d0:	71 05       	cpc	r23, r1
    16d2:	61 05       	cpc	r22, r1
    16d4:	08 94       	sec
    16d6:	08 95       	ret

000016d8 <__fp_zero>:
    16d8:	e8 94       	clt

000016da <__fp_szero>:
    16da:	bb 27       	eor	r27, r27
    16dc:	66 27       	eor	r22, r22
    16de:	77 27       	eor	r23, r23
    16e0:	cb 01       	movw	r24, r22
    16e2:	97 f9       	bld	r25, 7
    16e4:	08 95       	ret

000016e6 <__gesf2>:
    16e6:	8a df       	rcall	.-236    	; 0x15fc <__fp_cmp>
    16e8:	08 f4       	brcc	.+2      	; 0x16ec <__gesf2+0x6>
    16ea:	8f ef       	ldi	r24, 0xFF	; 255
    16ec:	08 95       	ret

000016ee <__mulsf3>:
    16ee:	0b d0       	rcall	.+22     	; 0x1706 <__mulsf3x>
    16f0:	c0 cf       	rjmp	.-128    	; 0x1672 <__fp_round>
    16f2:	b1 df       	rcall	.-158    	; 0x1656 <__fp_pscA>
    16f4:	28 f0       	brcs	.+10     	; 0x1700 <__mulsf3+0x12>
    16f6:	b6 df       	rcall	.-148    	; 0x1664 <__fp_pscB>
    16f8:	18 f0       	brcs	.+6      	; 0x1700 <__mulsf3+0x12>
    16fa:	95 23       	and	r25, r21
    16fc:	09 f0       	breq	.+2      	; 0x1700 <__mulsf3+0x12>
    16fe:	a2 cf       	rjmp	.-188    	; 0x1644 <__fp_inf>
    1700:	a7 cf       	rjmp	.-178    	; 0x1650 <__fp_nan>
    1702:	11 24       	eor	r1, r1
    1704:	ea cf       	rjmp	.-44     	; 0x16da <__fp_szero>

00001706 <__mulsf3x>:
    1706:	c6 df       	rcall	.-116    	; 0x1694 <__fp_split3>
    1708:	a0 f3       	brcs	.-24     	; 0x16f2 <__mulsf3+0x4>

0000170a <__mulsf3_pse>:
    170a:	95 9f       	mul	r25, r21
    170c:	d1 f3       	breq	.-12     	; 0x1702 <__mulsf3+0x14>
    170e:	95 0f       	add	r25, r21
    1710:	50 e0       	ldi	r21, 0x00	; 0
    1712:	55 1f       	adc	r21, r21
    1714:	62 9f       	mul	r22, r18
    1716:	f0 01       	movw	r30, r0
    1718:	72 9f       	mul	r23, r18
    171a:	bb 27       	eor	r27, r27
    171c:	f0 0d       	add	r31, r0
    171e:	b1 1d       	adc	r27, r1
    1720:	63 9f       	mul	r22, r19
    1722:	aa 27       	eor	r26, r26
    1724:	f0 0d       	add	r31, r0
    1726:	b1 1d       	adc	r27, r1
    1728:	aa 1f       	adc	r26, r26
    172a:	64 9f       	mul	r22, r20
    172c:	66 27       	eor	r22, r22
    172e:	b0 0d       	add	r27, r0
    1730:	a1 1d       	adc	r26, r1
    1732:	66 1f       	adc	r22, r22
    1734:	82 9f       	mul	r24, r18
    1736:	22 27       	eor	r18, r18
    1738:	b0 0d       	add	r27, r0
    173a:	a1 1d       	adc	r26, r1
    173c:	62 1f       	adc	r22, r18
    173e:	73 9f       	mul	r23, r19
    1740:	b0 0d       	add	r27, r0
    1742:	a1 1d       	adc	r26, r1
    1744:	62 1f       	adc	r22, r18
    1746:	83 9f       	mul	r24, r19
    1748:	a0 0d       	add	r26, r0
    174a:	61 1d       	adc	r22, r1
    174c:	22 1f       	adc	r18, r18
    174e:	74 9f       	mul	r23, r20
    1750:	33 27       	eor	r19, r19
    1752:	a0 0d       	add	r26, r0
    1754:	61 1d       	adc	r22, r1
    1756:	23 1f       	adc	r18, r19
    1758:	84 9f       	mul	r24, r20
    175a:	60 0d       	add	r22, r0
    175c:	21 1d       	adc	r18, r1
    175e:	82 2f       	mov	r24, r18
    1760:	76 2f       	mov	r23, r22
    1762:	6a 2f       	mov	r22, r26
    1764:	11 24       	eor	r1, r1
    1766:	9f 57       	subi	r25, 0x7F	; 127
    1768:	50 40       	sbci	r21, 0x00	; 0
    176a:	8a f0       	brmi	.+34     	; 0x178e <__mulsf3_pse+0x84>
    176c:	e1 f0       	breq	.+56     	; 0x17a6 <__mulsf3_pse+0x9c>
    176e:	88 23       	and	r24, r24
    1770:	4a f0       	brmi	.+18     	; 0x1784 <__mulsf3_pse+0x7a>
    1772:	ee 0f       	add	r30, r30
    1774:	ff 1f       	adc	r31, r31
    1776:	bb 1f       	adc	r27, r27
    1778:	66 1f       	adc	r22, r22
    177a:	77 1f       	adc	r23, r23
    177c:	88 1f       	adc	r24, r24
    177e:	91 50       	subi	r25, 0x01	; 1
    1780:	50 40       	sbci	r21, 0x00	; 0
    1782:	a9 f7       	brne	.-22     	; 0x176e <__mulsf3_pse+0x64>
    1784:	9e 3f       	cpi	r25, 0xFE	; 254
    1786:	51 05       	cpc	r21, r1
    1788:	70 f0       	brcs	.+28     	; 0x17a6 <__mulsf3_pse+0x9c>
    178a:	5c cf       	rjmp	.-328    	; 0x1644 <__fp_inf>
    178c:	a6 cf       	rjmp	.-180    	; 0x16da <__fp_szero>
    178e:	5f 3f       	cpi	r21, 0xFF	; 255
    1790:	ec f3       	brlt	.-6      	; 0x178c <__mulsf3_pse+0x82>
    1792:	98 3e       	cpi	r25, 0xE8	; 232
    1794:	dc f3       	brlt	.-10     	; 0x178c <__mulsf3_pse+0x82>
    1796:	86 95       	lsr	r24
    1798:	77 95       	ror	r23
    179a:	67 95       	ror	r22
    179c:	b7 95       	ror	r27
    179e:	f7 95       	ror	r31
    17a0:	e7 95       	ror	r30
    17a2:	9f 5f       	subi	r25, 0xFF	; 255
    17a4:	c1 f7       	brne	.-16     	; 0x1796 <__mulsf3_pse+0x8c>
    17a6:	fe 2b       	or	r31, r30
    17a8:	88 0f       	add	r24, r24
    17aa:	91 1d       	adc	r25, r1
    17ac:	96 95       	lsr	r25
    17ae:	87 95       	ror	r24
    17b0:	97 f9       	bld	r25, 7
    17b2:	08 95       	ret

000017b4 <__udivmodsi4>:
    17b4:	a1 e2       	ldi	r26, 0x21	; 33
    17b6:	1a 2e       	mov	r1, r26
    17b8:	aa 1b       	sub	r26, r26
    17ba:	bb 1b       	sub	r27, r27
    17bc:	fd 01       	movw	r30, r26
    17be:	0d c0       	rjmp	.+26     	; 0x17da <__udivmodsi4_ep>

000017c0 <__udivmodsi4_loop>:
    17c0:	aa 1f       	adc	r26, r26
    17c2:	bb 1f       	adc	r27, r27
    17c4:	ee 1f       	adc	r30, r30
    17c6:	ff 1f       	adc	r31, r31
    17c8:	a2 17       	cp	r26, r18
    17ca:	b3 07       	cpc	r27, r19
    17cc:	e4 07       	cpc	r30, r20
    17ce:	f5 07       	cpc	r31, r21
    17d0:	20 f0       	brcs	.+8      	; 0x17da <__udivmodsi4_ep>
    17d2:	a2 1b       	sub	r26, r18
    17d4:	b3 0b       	sbc	r27, r19
    17d6:	e4 0b       	sbc	r30, r20
    17d8:	f5 0b       	sbc	r31, r21

000017da <__udivmodsi4_ep>:
    17da:	66 1f       	adc	r22, r22
    17dc:	77 1f       	adc	r23, r23
    17de:	88 1f       	adc	r24, r24
    17e0:	99 1f       	adc	r25, r25
    17e2:	1a 94       	dec	r1
    17e4:	69 f7       	brne	.-38     	; 0x17c0 <__udivmodsi4_loop>
    17e6:	60 95       	com	r22
    17e8:	70 95       	com	r23
    17ea:	80 95       	com	r24
    17ec:	90 95       	com	r25
    17ee:	9b 01       	movw	r18, r22
    17f0:	ac 01       	movw	r20, r24
    17f2:	bd 01       	movw	r22, r26
    17f4:	cf 01       	movw	r24, r30
    17f6:	08 95       	ret

000017f8 <sprintf>:
    17f8:	ae e0       	ldi	r26, 0x0E	; 14
    17fa:	b0 e0       	ldi	r27, 0x00	; 0
    17fc:	e1 e0       	ldi	r30, 0x01	; 1
    17fe:	fc e0       	ldi	r31, 0x0C	; 12
    1800:	91 c2       	rjmp	.+1314   	; 0x1d24 <__prologue_saves__+0x1c>
    1802:	0d 89       	ldd	r16, Y+21	; 0x15
    1804:	1e 89       	ldd	r17, Y+22	; 0x16
    1806:	86 e0       	ldi	r24, 0x06	; 6
    1808:	8c 83       	std	Y+4, r24	; 0x04
    180a:	09 83       	std	Y+1, r16	; 0x01
    180c:	1a 83       	std	Y+2, r17	; 0x02
    180e:	8f ef       	ldi	r24, 0xFF	; 255
    1810:	9f e7       	ldi	r25, 0x7F	; 127
    1812:	8d 83       	std	Y+5, r24	; 0x05
    1814:	9e 83       	std	Y+6, r25	; 0x06
    1816:	ae 01       	movw	r20, r28
    1818:	47 5e       	subi	r20, 0xE7	; 231
    181a:	5f 4f       	sbci	r21, 0xFF	; 255
    181c:	6f 89       	ldd	r22, Y+23	; 0x17
    181e:	78 8d       	ldd	r23, Y+24	; 0x18
    1820:	ce 01       	movw	r24, r28
    1822:	01 96       	adiw	r24, 0x01	; 1
    1824:	08 d0       	rcall	.+16     	; 0x1836 <vfprintf>
    1826:	ef 81       	ldd	r30, Y+7	; 0x07
    1828:	f8 85       	ldd	r31, Y+8	; 0x08
    182a:	e0 0f       	add	r30, r16
    182c:	f1 1f       	adc	r31, r17
    182e:	10 82       	st	Z, r1
    1830:	2e 96       	adiw	r28, 0x0e	; 14
    1832:	e4 e0       	ldi	r30, 0x04	; 4
    1834:	90 c2       	rjmp	.+1312   	; 0x1d56 <__epilogue_restores__+0x1c>

00001836 <vfprintf>:
    1836:	ac e0       	ldi	r26, 0x0C	; 12
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e0 e2       	ldi	r30, 0x20	; 32
    183c:	fc e0       	ldi	r31, 0x0C	; 12
    183e:	64 c2       	rjmp	.+1224   	; 0x1d08 <__prologue_saves__>
    1840:	7c 01       	movw	r14, r24
    1842:	6b 01       	movw	r12, r22
    1844:	8a 01       	movw	r16, r20
    1846:	fc 01       	movw	r30, r24
    1848:	16 82       	std	Z+6, r1	; 0x06
    184a:	17 82       	std	Z+7, r1	; 0x07
    184c:	83 81       	ldd	r24, Z+3	; 0x03
    184e:	81 ff       	sbrs	r24, 1
    1850:	b0 c1       	rjmp	.+864    	; 0x1bb2 <vfprintf+0x37c>
    1852:	ce 01       	movw	r24, r28
    1854:	01 96       	adiw	r24, 0x01	; 1
    1856:	4c 01       	movw	r8, r24
    1858:	f7 01       	movw	r30, r14
    185a:	93 81       	ldd	r25, Z+3	; 0x03
    185c:	f6 01       	movw	r30, r12
    185e:	93 fd       	sbrc	r25, 3
    1860:	85 91       	lpm	r24, Z+
    1862:	93 ff       	sbrs	r25, 3
    1864:	81 91       	ld	r24, Z+
    1866:	6f 01       	movw	r12, r30
    1868:	88 23       	and	r24, r24
    186a:	09 f4       	brne	.+2      	; 0x186e <vfprintf+0x38>
    186c:	9e c1       	rjmp	.+828    	; 0x1baa <vfprintf+0x374>
    186e:	85 32       	cpi	r24, 0x25	; 37
    1870:	39 f4       	brne	.+14     	; 0x1880 <vfprintf+0x4a>
    1872:	93 fd       	sbrc	r25, 3
    1874:	85 91       	lpm	r24, Z+
    1876:	93 ff       	sbrs	r25, 3
    1878:	81 91       	ld	r24, Z+
    187a:	6f 01       	movw	r12, r30
    187c:	85 32       	cpi	r24, 0x25	; 37
    187e:	21 f4       	brne	.+8      	; 0x1888 <vfprintf+0x52>
    1880:	b7 01       	movw	r22, r14
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	b1 d1       	rcall	.+866    	; 0x1be8 <fputc>
    1886:	e8 cf       	rjmp	.-48     	; 0x1858 <vfprintf+0x22>
    1888:	51 2c       	mov	r5, r1
    188a:	31 2c       	mov	r3, r1
    188c:	20 e0       	ldi	r18, 0x00	; 0
    188e:	20 32       	cpi	r18, 0x20	; 32
    1890:	a0 f4       	brcc	.+40     	; 0x18ba <vfprintf+0x84>
    1892:	8b 32       	cpi	r24, 0x2B	; 43
    1894:	69 f0       	breq	.+26     	; 0x18b0 <vfprintf+0x7a>
    1896:	30 f4       	brcc	.+12     	; 0x18a4 <vfprintf+0x6e>
    1898:	80 32       	cpi	r24, 0x20	; 32
    189a:	59 f0       	breq	.+22     	; 0x18b2 <vfprintf+0x7c>
    189c:	83 32       	cpi	r24, 0x23	; 35
    189e:	69 f4       	brne	.+26     	; 0x18ba <vfprintf+0x84>
    18a0:	20 61       	ori	r18, 0x10	; 16
    18a2:	2c c0       	rjmp	.+88     	; 0x18fc <vfprintf+0xc6>
    18a4:	8d 32       	cpi	r24, 0x2D	; 45
    18a6:	39 f0       	breq	.+14     	; 0x18b6 <vfprintf+0x80>
    18a8:	80 33       	cpi	r24, 0x30	; 48
    18aa:	39 f4       	brne	.+14     	; 0x18ba <vfprintf+0x84>
    18ac:	21 60       	ori	r18, 0x01	; 1
    18ae:	26 c0       	rjmp	.+76     	; 0x18fc <vfprintf+0xc6>
    18b0:	22 60       	ori	r18, 0x02	; 2
    18b2:	24 60       	ori	r18, 0x04	; 4
    18b4:	23 c0       	rjmp	.+70     	; 0x18fc <vfprintf+0xc6>
    18b6:	28 60       	ori	r18, 0x08	; 8
    18b8:	21 c0       	rjmp	.+66     	; 0x18fc <vfprintf+0xc6>
    18ba:	27 fd       	sbrc	r18, 7
    18bc:	27 c0       	rjmp	.+78     	; 0x190c <vfprintf+0xd6>
    18be:	30 ed       	ldi	r19, 0xD0	; 208
    18c0:	38 0f       	add	r19, r24
    18c2:	3a 30       	cpi	r19, 0x0A	; 10
    18c4:	78 f4       	brcc	.+30     	; 0x18e4 <vfprintf+0xae>
    18c6:	26 ff       	sbrs	r18, 6
    18c8:	06 c0       	rjmp	.+12     	; 0x18d6 <vfprintf+0xa0>
    18ca:	fa e0       	ldi	r31, 0x0A	; 10
    18cc:	5f 9e       	mul	r5, r31
    18ce:	30 0d       	add	r19, r0
    18d0:	11 24       	eor	r1, r1
    18d2:	53 2e       	mov	r5, r19
    18d4:	13 c0       	rjmp	.+38     	; 0x18fc <vfprintf+0xc6>
    18d6:	8a e0       	ldi	r24, 0x0A	; 10
    18d8:	38 9e       	mul	r3, r24
    18da:	30 0d       	add	r19, r0
    18dc:	11 24       	eor	r1, r1
    18de:	33 2e       	mov	r3, r19
    18e0:	20 62       	ori	r18, 0x20	; 32
    18e2:	0c c0       	rjmp	.+24     	; 0x18fc <vfprintf+0xc6>
    18e4:	8e 32       	cpi	r24, 0x2E	; 46
    18e6:	21 f4       	brne	.+8      	; 0x18f0 <vfprintf+0xba>
    18e8:	26 fd       	sbrc	r18, 6
    18ea:	5f c1       	rjmp	.+702    	; 0x1baa <vfprintf+0x374>
    18ec:	20 64       	ori	r18, 0x40	; 64
    18ee:	06 c0       	rjmp	.+12     	; 0x18fc <vfprintf+0xc6>
    18f0:	8c 36       	cpi	r24, 0x6C	; 108
    18f2:	11 f4       	brne	.+4      	; 0x18f8 <vfprintf+0xc2>
    18f4:	20 68       	ori	r18, 0x80	; 128
    18f6:	02 c0       	rjmp	.+4      	; 0x18fc <vfprintf+0xc6>
    18f8:	88 36       	cpi	r24, 0x68	; 104
    18fa:	41 f4       	brne	.+16     	; 0x190c <vfprintf+0xd6>
    18fc:	f6 01       	movw	r30, r12
    18fe:	93 fd       	sbrc	r25, 3
    1900:	85 91       	lpm	r24, Z+
    1902:	93 ff       	sbrs	r25, 3
    1904:	81 91       	ld	r24, Z+
    1906:	6f 01       	movw	r12, r30
    1908:	81 11       	cpse	r24, r1
    190a:	c1 cf       	rjmp	.-126    	; 0x188e <vfprintf+0x58>
    190c:	98 2f       	mov	r25, r24
    190e:	9f 7d       	andi	r25, 0xDF	; 223
    1910:	95 54       	subi	r25, 0x45	; 69
    1912:	93 30       	cpi	r25, 0x03	; 3
    1914:	28 f4       	brcc	.+10     	; 0x1920 <vfprintf+0xea>
    1916:	0c 5f       	subi	r16, 0xFC	; 252
    1918:	1f 4f       	sbci	r17, 0xFF	; 255
    191a:	ff e3       	ldi	r31, 0x3F	; 63
    191c:	f9 83       	std	Y+1, r31	; 0x01
    191e:	0d c0       	rjmp	.+26     	; 0x193a <vfprintf+0x104>
    1920:	83 36       	cpi	r24, 0x63	; 99
    1922:	31 f0       	breq	.+12     	; 0x1930 <vfprintf+0xfa>
    1924:	83 37       	cpi	r24, 0x73	; 115
    1926:	71 f0       	breq	.+28     	; 0x1944 <vfprintf+0x10e>
    1928:	83 35       	cpi	r24, 0x53	; 83
    192a:	09 f0       	breq	.+2      	; 0x192e <vfprintf+0xf8>
    192c:	57 c0       	rjmp	.+174    	; 0x19dc <vfprintf+0x1a6>
    192e:	21 c0       	rjmp	.+66     	; 0x1972 <vfprintf+0x13c>
    1930:	f8 01       	movw	r30, r16
    1932:	80 81       	ld	r24, Z
    1934:	89 83       	std	Y+1, r24	; 0x01
    1936:	0e 5f       	subi	r16, 0xFE	; 254
    1938:	1f 4f       	sbci	r17, 0xFF	; 255
    193a:	44 24       	eor	r4, r4
    193c:	43 94       	inc	r4
    193e:	51 2c       	mov	r5, r1
    1940:	54 01       	movw	r10, r8
    1942:	14 c0       	rjmp	.+40     	; 0x196c <vfprintf+0x136>
    1944:	38 01       	movw	r6, r16
    1946:	f2 e0       	ldi	r31, 0x02	; 2
    1948:	6f 0e       	add	r6, r31
    194a:	71 1c       	adc	r7, r1
    194c:	f8 01       	movw	r30, r16
    194e:	a0 80       	ld	r10, Z
    1950:	b1 80       	ldd	r11, Z+1	; 0x01
    1952:	26 ff       	sbrs	r18, 6
    1954:	03 c0       	rjmp	.+6      	; 0x195c <vfprintf+0x126>
    1956:	65 2d       	mov	r22, r5
    1958:	70 e0       	ldi	r23, 0x00	; 0
    195a:	02 c0       	rjmp	.+4      	; 0x1960 <vfprintf+0x12a>
    195c:	6f ef       	ldi	r22, 0xFF	; 255
    195e:	7f ef       	ldi	r23, 0xFF	; 255
    1960:	c5 01       	movw	r24, r10
    1962:	2c 87       	std	Y+12, r18	; 0x0c
    1964:	36 d1       	rcall	.+620    	; 0x1bd2 <strnlen>
    1966:	2c 01       	movw	r4, r24
    1968:	83 01       	movw	r16, r6
    196a:	2c 85       	ldd	r18, Y+12	; 0x0c
    196c:	2f 77       	andi	r18, 0x7F	; 127
    196e:	22 2e       	mov	r2, r18
    1970:	16 c0       	rjmp	.+44     	; 0x199e <vfprintf+0x168>
    1972:	38 01       	movw	r6, r16
    1974:	f2 e0       	ldi	r31, 0x02	; 2
    1976:	6f 0e       	add	r6, r31
    1978:	71 1c       	adc	r7, r1
    197a:	f8 01       	movw	r30, r16
    197c:	a0 80       	ld	r10, Z
    197e:	b1 80       	ldd	r11, Z+1	; 0x01
    1980:	26 ff       	sbrs	r18, 6
    1982:	03 c0       	rjmp	.+6      	; 0x198a <vfprintf+0x154>
    1984:	65 2d       	mov	r22, r5
    1986:	70 e0       	ldi	r23, 0x00	; 0
    1988:	02 c0       	rjmp	.+4      	; 0x198e <vfprintf+0x158>
    198a:	6f ef       	ldi	r22, 0xFF	; 255
    198c:	7f ef       	ldi	r23, 0xFF	; 255
    198e:	c5 01       	movw	r24, r10
    1990:	2c 87       	std	Y+12, r18	; 0x0c
    1992:	14 d1       	rcall	.+552    	; 0x1bbc <strnlen_P>
    1994:	2c 01       	movw	r4, r24
    1996:	2c 85       	ldd	r18, Y+12	; 0x0c
    1998:	20 68       	ori	r18, 0x80	; 128
    199a:	22 2e       	mov	r2, r18
    199c:	83 01       	movw	r16, r6
    199e:	23 fc       	sbrc	r2, 3
    19a0:	19 c0       	rjmp	.+50     	; 0x19d4 <vfprintf+0x19e>
    19a2:	83 2d       	mov	r24, r3
    19a4:	90 e0       	ldi	r25, 0x00	; 0
    19a6:	48 16       	cp	r4, r24
    19a8:	59 06       	cpc	r5, r25
    19aa:	a0 f4       	brcc	.+40     	; 0x19d4 <vfprintf+0x19e>
    19ac:	b7 01       	movw	r22, r14
    19ae:	80 e2       	ldi	r24, 0x20	; 32
    19b0:	90 e0       	ldi	r25, 0x00	; 0
    19b2:	1a d1       	rcall	.+564    	; 0x1be8 <fputc>
    19b4:	3a 94       	dec	r3
    19b6:	f5 cf       	rjmp	.-22     	; 0x19a2 <vfprintf+0x16c>
    19b8:	f5 01       	movw	r30, r10
    19ba:	27 fc       	sbrc	r2, 7
    19bc:	85 91       	lpm	r24, Z+
    19be:	27 fe       	sbrs	r2, 7
    19c0:	81 91       	ld	r24, Z+
    19c2:	5f 01       	movw	r10, r30
    19c4:	b7 01       	movw	r22, r14
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	0f d1       	rcall	.+542    	; 0x1be8 <fputc>
    19ca:	31 10       	cpse	r3, r1
    19cc:	3a 94       	dec	r3
    19ce:	f1 e0       	ldi	r31, 0x01	; 1
    19d0:	4f 1a       	sub	r4, r31
    19d2:	51 08       	sbc	r5, r1
    19d4:	41 14       	cp	r4, r1
    19d6:	51 04       	cpc	r5, r1
    19d8:	79 f7       	brne	.-34     	; 0x19b8 <vfprintf+0x182>
    19da:	de c0       	rjmp	.+444    	; 0x1b98 <vfprintf+0x362>
    19dc:	84 36       	cpi	r24, 0x64	; 100
    19de:	11 f0       	breq	.+4      	; 0x19e4 <vfprintf+0x1ae>
    19e0:	89 36       	cpi	r24, 0x69	; 105
    19e2:	31 f5       	brne	.+76     	; 0x1a30 <vfprintf+0x1fa>
    19e4:	f8 01       	movw	r30, r16
    19e6:	27 ff       	sbrs	r18, 7
    19e8:	07 c0       	rjmp	.+14     	; 0x19f8 <vfprintf+0x1c2>
    19ea:	60 81       	ld	r22, Z
    19ec:	71 81       	ldd	r23, Z+1	; 0x01
    19ee:	82 81       	ldd	r24, Z+2	; 0x02
    19f0:	93 81       	ldd	r25, Z+3	; 0x03
    19f2:	0c 5f       	subi	r16, 0xFC	; 252
    19f4:	1f 4f       	sbci	r17, 0xFF	; 255
    19f6:	08 c0       	rjmp	.+16     	; 0x1a08 <vfprintf+0x1d2>
    19f8:	60 81       	ld	r22, Z
    19fa:	71 81       	ldd	r23, Z+1	; 0x01
    19fc:	88 27       	eor	r24, r24
    19fe:	77 fd       	sbrc	r23, 7
    1a00:	80 95       	com	r24
    1a02:	98 2f       	mov	r25, r24
    1a04:	0e 5f       	subi	r16, 0xFE	; 254
    1a06:	1f 4f       	sbci	r17, 0xFF	; 255
    1a08:	2f 76       	andi	r18, 0x6F	; 111
    1a0a:	b2 2e       	mov	r11, r18
    1a0c:	97 ff       	sbrs	r25, 7
    1a0e:	09 c0       	rjmp	.+18     	; 0x1a22 <vfprintf+0x1ec>
    1a10:	90 95       	com	r25
    1a12:	80 95       	com	r24
    1a14:	70 95       	com	r23
    1a16:	61 95       	neg	r22
    1a18:	7f 4f       	sbci	r23, 0xFF	; 255
    1a1a:	8f 4f       	sbci	r24, 0xFF	; 255
    1a1c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a1e:	20 68       	ori	r18, 0x80	; 128
    1a20:	b2 2e       	mov	r11, r18
    1a22:	2a e0       	ldi	r18, 0x0A	; 10
    1a24:	30 e0       	ldi	r19, 0x00	; 0
    1a26:	a4 01       	movw	r20, r8
    1a28:	11 d1       	rcall	.+546    	; 0x1c4c <__ultoa_invert>
    1a2a:	a8 2e       	mov	r10, r24
    1a2c:	a8 18       	sub	r10, r8
    1a2e:	43 c0       	rjmp	.+134    	; 0x1ab6 <vfprintf+0x280>
    1a30:	85 37       	cpi	r24, 0x75	; 117
    1a32:	29 f4       	brne	.+10     	; 0x1a3e <vfprintf+0x208>
    1a34:	2f 7e       	andi	r18, 0xEF	; 239
    1a36:	b2 2e       	mov	r11, r18
    1a38:	2a e0       	ldi	r18, 0x0A	; 10
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	25 c0       	rjmp	.+74     	; 0x1a88 <vfprintf+0x252>
    1a3e:	f2 2f       	mov	r31, r18
    1a40:	f9 7f       	andi	r31, 0xF9	; 249
    1a42:	bf 2e       	mov	r11, r31
    1a44:	8f 36       	cpi	r24, 0x6F	; 111
    1a46:	c1 f0       	breq	.+48     	; 0x1a78 <vfprintf+0x242>
    1a48:	18 f4       	brcc	.+6      	; 0x1a50 <vfprintf+0x21a>
    1a4a:	88 35       	cpi	r24, 0x58	; 88
    1a4c:	79 f0       	breq	.+30     	; 0x1a6c <vfprintf+0x236>
    1a4e:	ad c0       	rjmp	.+346    	; 0x1baa <vfprintf+0x374>
    1a50:	80 37       	cpi	r24, 0x70	; 112
    1a52:	19 f0       	breq	.+6      	; 0x1a5a <vfprintf+0x224>
    1a54:	88 37       	cpi	r24, 0x78	; 120
    1a56:	21 f0       	breq	.+8      	; 0x1a60 <vfprintf+0x22a>
    1a58:	a8 c0       	rjmp	.+336    	; 0x1baa <vfprintf+0x374>
    1a5a:	2f 2f       	mov	r18, r31
    1a5c:	20 61       	ori	r18, 0x10	; 16
    1a5e:	b2 2e       	mov	r11, r18
    1a60:	b4 fe       	sbrs	r11, 4
    1a62:	0d c0       	rjmp	.+26     	; 0x1a7e <vfprintf+0x248>
    1a64:	8b 2d       	mov	r24, r11
    1a66:	84 60       	ori	r24, 0x04	; 4
    1a68:	b8 2e       	mov	r11, r24
    1a6a:	09 c0       	rjmp	.+18     	; 0x1a7e <vfprintf+0x248>
    1a6c:	24 ff       	sbrs	r18, 4
    1a6e:	0a c0       	rjmp	.+20     	; 0x1a84 <vfprintf+0x24e>
    1a70:	9f 2f       	mov	r25, r31
    1a72:	96 60       	ori	r25, 0x06	; 6
    1a74:	b9 2e       	mov	r11, r25
    1a76:	06 c0       	rjmp	.+12     	; 0x1a84 <vfprintf+0x24e>
    1a78:	28 e0       	ldi	r18, 0x08	; 8
    1a7a:	30 e0       	ldi	r19, 0x00	; 0
    1a7c:	05 c0       	rjmp	.+10     	; 0x1a88 <vfprintf+0x252>
    1a7e:	20 e1       	ldi	r18, 0x10	; 16
    1a80:	30 e0       	ldi	r19, 0x00	; 0
    1a82:	02 c0       	rjmp	.+4      	; 0x1a88 <vfprintf+0x252>
    1a84:	20 e1       	ldi	r18, 0x10	; 16
    1a86:	32 e0       	ldi	r19, 0x02	; 2
    1a88:	f8 01       	movw	r30, r16
    1a8a:	b7 fe       	sbrs	r11, 7
    1a8c:	07 c0       	rjmp	.+14     	; 0x1a9c <vfprintf+0x266>
    1a8e:	60 81       	ld	r22, Z
    1a90:	71 81       	ldd	r23, Z+1	; 0x01
    1a92:	82 81       	ldd	r24, Z+2	; 0x02
    1a94:	93 81       	ldd	r25, Z+3	; 0x03
    1a96:	0c 5f       	subi	r16, 0xFC	; 252
    1a98:	1f 4f       	sbci	r17, 0xFF	; 255
    1a9a:	06 c0       	rjmp	.+12     	; 0x1aa8 <vfprintf+0x272>
    1a9c:	60 81       	ld	r22, Z
    1a9e:	71 81       	ldd	r23, Z+1	; 0x01
    1aa0:	80 e0       	ldi	r24, 0x00	; 0
    1aa2:	90 e0       	ldi	r25, 0x00	; 0
    1aa4:	0e 5f       	subi	r16, 0xFE	; 254
    1aa6:	1f 4f       	sbci	r17, 0xFF	; 255
    1aa8:	a4 01       	movw	r20, r8
    1aaa:	d0 d0       	rcall	.+416    	; 0x1c4c <__ultoa_invert>
    1aac:	a8 2e       	mov	r10, r24
    1aae:	a8 18       	sub	r10, r8
    1ab0:	fb 2d       	mov	r31, r11
    1ab2:	ff 77       	andi	r31, 0x7F	; 127
    1ab4:	bf 2e       	mov	r11, r31
    1ab6:	b6 fe       	sbrs	r11, 6
    1ab8:	0b c0       	rjmp	.+22     	; 0x1ad0 <vfprintf+0x29a>
    1aba:	2b 2d       	mov	r18, r11
    1abc:	2e 7f       	andi	r18, 0xFE	; 254
    1abe:	a5 14       	cp	r10, r5
    1ac0:	50 f4       	brcc	.+20     	; 0x1ad6 <vfprintf+0x2a0>
    1ac2:	b4 fe       	sbrs	r11, 4
    1ac4:	0a c0       	rjmp	.+20     	; 0x1ada <vfprintf+0x2a4>
    1ac6:	b2 fc       	sbrc	r11, 2
    1ac8:	08 c0       	rjmp	.+16     	; 0x1ada <vfprintf+0x2a4>
    1aca:	2b 2d       	mov	r18, r11
    1acc:	2e 7e       	andi	r18, 0xEE	; 238
    1ace:	05 c0       	rjmp	.+10     	; 0x1ada <vfprintf+0x2a4>
    1ad0:	7a 2c       	mov	r7, r10
    1ad2:	2b 2d       	mov	r18, r11
    1ad4:	03 c0       	rjmp	.+6      	; 0x1adc <vfprintf+0x2a6>
    1ad6:	7a 2c       	mov	r7, r10
    1ad8:	01 c0       	rjmp	.+2      	; 0x1adc <vfprintf+0x2a6>
    1ada:	75 2c       	mov	r7, r5
    1adc:	24 ff       	sbrs	r18, 4
    1ade:	0d c0       	rjmp	.+26     	; 0x1afa <vfprintf+0x2c4>
    1ae0:	fe 01       	movw	r30, r28
    1ae2:	ea 0d       	add	r30, r10
    1ae4:	f1 1d       	adc	r31, r1
    1ae6:	80 81       	ld	r24, Z
    1ae8:	80 33       	cpi	r24, 0x30	; 48
    1aea:	11 f4       	brne	.+4      	; 0x1af0 <vfprintf+0x2ba>
    1aec:	29 7e       	andi	r18, 0xE9	; 233
    1aee:	09 c0       	rjmp	.+18     	; 0x1b02 <vfprintf+0x2cc>
    1af0:	22 ff       	sbrs	r18, 2
    1af2:	06 c0       	rjmp	.+12     	; 0x1b00 <vfprintf+0x2ca>
    1af4:	73 94       	inc	r7
    1af6:	73 94       	inc	r7
    1af8:	04 c0       	rjmp	.+8      	; 0x1b02 <vfprintf+0x2cc>
    1afa:	82 2f       	mov	r24, r18
    1afc:	86 78       	andi	r24, 0x86	; 134
    1afe:	09 f0       	breq	.+2      	; 0x1b02 <vfprintf+0x2cc>
    1b00:	73 94       	inc	r7
    1b02:	23 fd       	sbrc	r18, 3
    1b04:	12 c0       	rjmp	.+36     	; 0x1b2a <vfprintf+0x2f4>
    1b06:	20 ff       	sbrs	r18, 0
    1b08:	06 c0       	rjmp	.+12     	; 0x1b16 <vfprintf+0x2e0>
    1b0a:	5a 2c       	mov	r5, r10
    1b0c:	73 14       	cp	r7, r3
    1b0e:	18 f4       	brcc	.+6      	; 0x1b16 <vfprintf+0x2e0>
    1b10:	53 0c       	add	r5, r3
    1b12:	57 18       	sub	r5, r7
    1b14:	73 2c       	mov	r7, r3
    1b16:	73 14       	cp	r7, r3
    1b18:	60 f4       	brcc	.+24     	; 0x1b32 <vfprintf+0x2fc>
    1b1a:	b7 01       	movw	r22, r14
    1b1c:	80 e2       	ldi	r24, 0x20	; 32
    1b1e:	90 e0       	ldi	r25, 0x00	; 0
    1b20:	2c 87       	std	Y+12, r18	; 0x0c
    1b22:	62 d0       	rcall	.+196    	; 0x1be8 <fputc>
    1b24:	73 94       	inc	r7
    1b26:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b28:	f6 cf       	rjmp	.-20     	; 0x1b16 <vfprintf+0x2e0>
    1b2a:	73 14       	cp	r7, r3
    1b2c:	10 f4       	brcc	.+4      	; 0x1b32 <vfprintf+0x2fc>
    1b2e:	37 18       	sub	r3, r7
    1b30:	01 c0       	rjmp	.+2      	; 0x1b34 <vfprintf+0x2fe>
    1b32:	31 2c       	mov	r3, r1
    1b34:	24 ff       	sbrs	r18, 4
    1b36:	11 c0       	rjmp	.+34     	; 0x1b5a <vfprintf+0x324>
    1b38:	b7 01       	movw	r22, r14
    1b3a:	80 e3       	ldi	r24, 0x30	; 48
    1b3c:	90 e0       	ldi	r25, 0x00	; 0
    1b3e:	2c 87       	std	Y+12, r18	; 0x0c
    1b40:	53 d0       	rcall	.+166    	; 0x1be8 <fputc>
    1b42:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b44:	22 ff       	sbrs	r18, 2
    1b46:	16 c0       	rjmp	.+44     	; 0x1b74 <vfprintf+0x33e>
    1b48:	21 ff       	sbrs	r18, 1
    1b4a:	03 c0       	rjmp	.+6      	; 0x1b52 <vfprintf+0x31c>
    1b4c:	88 e5       	ldi	r24, 0x58	; 88
    1b4e:	90 e0       	ldi	r25, 0x00	; 0
    1b50:	02 c0       	rjmp	.+4      	; 0x1b56 <vfprintf+0x320>
    1b52:	88 e7       	ldi	r24, 0x78	; 120
    1b54:	90 e0       	ldi	r25, 0x00	; 0
    1b56:	b7 01       	movw	r22, r14
    1b58:	0c c0       	rjmp	.+24     	; 0x1b72 <vfprintf+0x33c>
    1b5a:	82 2f       	mov	r24, r18
    1b5c:	86 78       	andi	r24, 0x86	; 134
    1b5e:	51 f0       	breq	.+20     	; 0x1b74 <vfprintf+0x33e>
    1b60:	21 fd       	sbrc	r18, 1
    1b62:	02 c0       	rjmp	.+4      	; 0x1b68 <vfprintf+0x332>
    1b64:	80 e2       	ldi	r24, 0x20	; 32
    1b66:	01 c0       	rjmp	.+2      	; 0x1b6a <vfprintf+0x334>
    1b68:	8b e2       	ldi	r24, 0x2B	; 43
    1b6a:	27 fd       	sbrc	r18, 7
    1b6c:	8d e2       	ldi	r24, 0x2D	; 45
    1b6e:	b7 01       	movw	r22, r14
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	3a d0       	rcall	.+116    	; 0x1be8 <fputc>
    1b74:	a5 14       	cp	r10, r5
    1b76:	30 f4       	brcc	.+12     	; 0x1b84 <vfprintf+0x34e>
    1b78:	b7 01       	movw	r22, r14
    1b7a:	80 e3       	ldi	r24, 0x30	; 48
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	34 d0       	rcall	.+104    	; 0x1be8 <fputc>
    1b80:	5a 94       	dec	r5
    1b82:	f8 cf       	rjmp	.-16     	; 0x1b74 <vfprintf+0x33e>
    1b84:	aa 94       	dec	r10
    1b86:	f4 01       	movw	r30, r8
    1b88:	ea 0d       	add	r30, r10
    1b8a:	f1 1d       	adc	r31, r1
    1b8c:	80 81       	ld	r24, Z
    1b8e:	b7 01       	movw	r22, r14
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	2a d0       	rcall	.+84     	; 0x1be8 <fputc>
    1b94:	a1 10       	cpse	r10, r1
    1b96:	f6 cf       	rjmp	.-20     	; 0x1b84 <vfprintf+0x34e>
    1b98:	33 20       	and	r3, r3
    1b9a:	09 f4       	brne	.+2      	; 0x1b9e <vfprintf+0x368>
    1b9c:	5d ce       	rjmp	.-838    	; 0x1858 <vfprintf+0x22>
    1b9e:	b7 01       	movw	r22, r14
    1ba0:	80 e2       	ldi	r24, 0x20	; 32
    1ba2:	90 e0       	ldi	r25, 0x00	; 0
    1ba4:	21 d0       	rcall	.+66     	; 0x1be8 <fputc>
    1ba6:	3a 94       	dec	r3
    1ba8:	f7 cf       	rjmp	.-18     	; 0x1b98 <vfprintf+0x362>
    1baa:	f7 01       	movw	r30, r14
    1bac:	86 81       	ldd	r24, Z+6	; 0x06
    1bae:	97 81       	ldd	r25, Z+7	; 0x07
    1bb0:	02 c0       	rjmp	.+4      	; 0x1bb6 <vfprintf+0x380>
    1bb2:	8f ef       	ldi	r24, 0xFF	; 255
    1bb4:	9f ef       	ldi	r25, 0xFF	; 255
    1bb6:	2c 96       	adiw	r28, 0x0c	; 12
    1bb8:	e2 e1       	ldi	r30, 0x12	; 18
    1bba:	bf c0       	rjmp	.+382    	; 0x1d3a <__epilogue_restores__>

00001bbc <strnlen_P>:
    1bbc:	fc 01       	movw	r30, r24
    1bbe:	05 90       	lpm	r0, Z+
    1bc0:	61 50       	subi	r22, 0x01	; 1
    1bc2:	70 40       	sbci	r23, 0x00	; 0
    1bc4:	01 10       	cpse	r0, r1
    1bc6:	d8 f7       	brcc	.-10     	; 0x1bbe <strnlen_P+0x2>
    1bc8:	80 95       	com	r24
    1bca:	90 95       	com	r25
    1bcc:	8e 0f       	add	r24, r30
    1bce:	9f 1f       	adc	r25, r31
    1bd0:	08 95       	ret

00001bd2 <strnlen>:
    1bd2:	fc 01       	movw	r30, r24
    1bd4:	61 50       	subi	r22, 0x01	; 1
    1bd6:	70 40       	sbci	r23, 0x00	; 0
    1bd8:	01 90       	ld	r0, Z+
    1bda:	01 10       	cpse	r0, r1
    1bdc:	d8 f7       	brcc	.-10     	; 0x1bd4 <strnlen+0x2>
    1bde:	80 95       	com	r24
    1be0:	90 95       	com	r25
    1be2:	8e 0f       	add	r24, r30
    1be4:	9f 1f       	adc	r25, r31
    1be6:	08 95       	ret

00001be8 <fputc>:
    1be8:	0f 93       	push	r16
    1bea:	1f 93       	push	r17
    1bec:	cf 93       	push	r28
    1bee:	df 93       	push	r29
    1bf0:	18 2f       	mov	r17, r24
    1bf2:	09 2f       	mov	r16, r25
    1bf4:	eb 01       	movw	r28, r22
    1bf6:	8b 81       	ldd	r24, Y+3	; 0x03
    1bf8:	81 fd       	sbrc	r24, 1
    1bfa:	03 c0       	rjmp	.+6      	; 0x1c02 <fputc+0x1a>
    1bfc:	8f ef       	ldi	r24, 0xFF	; 255
    1bfe:	9f ef       	ldi	r25, 0xFF	; 255
    1c00:	20 c0       	rjmp	.+64     	; 0x1c42 <fputc+0x5a>
    1c02:	82 ff       	sbrs	r24, 2
    1c04:	10 c0       	rjmp	.+32     	; 0x1c26 <fputc+0x3e>
    1c06:	4e 81       	ldd	r20, Y+6	; 0x06
    1c08:	5f 81       	ldd	r21, Y+7	; 0x07
    1c0a:	2c 81       	ldd	r18, Y+4	; 0x04
    1c0c:	3d 81       	ldd	r19, Y+5	; 0x05
    1c0e:	42 17       	cp	r20, r18
    1c10:	53 07       	cpc	r21, r19
    1c12:	7c f4       	brge	.+30     	; 0x1c32 <fputc+0x4a>
    1c14:	e8 81       	ld	r30, Y
    1c16:	f9 81       	ldd	r31, Y+1	; 0x01
    1c18:	9f 01       	movw	r18, r30
    1c1a:	2f 5f       	subi	r18, 0xFF	; 255
    1c1c:	3f 4f       	sbci	r19, 0xFF	; 255
    1c1e:	28 83       	st	Y, r18
    1c20:	39 83       	std	Y+1, r19	; 0x01
    1c22:	10 83       	st	Z, r17
    1c24:	06 c0       	rjmp	.+12     	; 0x1c32 <fputc+0x4a>
    1c26:	e8 85       	ldd	r30, Y+8	; 0x08
    1c28:	f9 85       	ldd	r31, Y+9	; 0x09
    1c2a:	81 2f       	mov	r24, r17
    1c2c:	09 95       	icall
    1c2e:	89 2b       	or	r24, r25
    1c30:	29 f7       	brne	.-54     	; 0x1bfc <fputc+0x14>
    1c32:	2e 81       	ldd	r18, Y+6	; 0x06
    1c34:	3f 81       	ldd	r19, Y+7	; 0x07
    1c36:	2f 5f       	subi	r18, 0xFF	; 255
    1c38:	3f 4f       	sbci	r19, 0xFF	; 255
    1c3a:	2e 83       	std	Y+6, r18	; 0x06
    1c3c:	3f 83       	std	Y+7, r19	; 0x07
    1c3e:	81 2f       	mov	r24, r17
    1c40:	90 2f       	mov	r25, r16
    1c42:	df 91       	pop	r29
    1c44:	cf 91       	pop	r28
    1c46:	1f 91       	pop	r17
    1c48:	0f 91       	pop	r16
    1c4a:	08 95       	ret

00001c4c <__ultoa_invert>:
    1c4c:	fa 01       	movw	r30, r20
    1c4e:	aa 27       	eor	r26, r26
    1c50:	28 30       	cpi	r18, 0x08	; 8
    1c52:	51 f1       	breq	.+84     	; 0x1ca8 <__ultoa_invert+0x5c>
    1c54:	20 31       	cpi	r18, 0x10	; 16
    1c56:	81 f1       	breq	.+96     	; 0x1cb8 <__ultoa_invert+0x6c>
    1c58:	e8 94       	clt
    1c5a:	6f 93       	push	r22
    1c5c:	6e 7f       	andi	r22, 0xFE	; 254
    1c5e:	6e 5f       	subi	r22, 0xFE	; 254
    1c60:	7f 4f       	sbci	r23, 0xFF	; 255
    1c62:	8f 4f       	sbci	r24, 0xFF	; 255
    1c64:	9f 4f       	sbci	r25, 0xFF	; 255
    1c66:	af 4f       	sbci	r26, 0xFF	; 255
    1c68:	b1 e0       	ldi	r27, 0x01	; 1
    1c6a:	3e d0       	rcall	.+124    	; 0x1ce8 <__ultoa_invert+0x9c>
    1c6c:	b4 e0       	ldi	r27, 0x04	; 4
    1c6e:	3c d0       	rcall	.+120    	; 0x1ce8 <__ultoa_invert+0x9c>
    1c70:	67 0f       	add	r22, r23
    1c72:	78 1f       	adc	r23, r24
    1c74:	89 1f       	adc	r24, r25
    1c76:	9a 1f       	adc	r25, r26
    1c78:	a1 1d       	adc	r26, r1
    1c7a:	68 0f       	add	r22, r24
    1c7c:	79 1f       	adc	r23, r25
    1c7e:	8a 1f       	adc	r24, r26
    1c80:	91 1d       	adc	r25, r1
    1c82:	a1 1d       	adc	r26, r1
    1c84:	6a 0f       	add	r22, r26
    1c86:	71 1d       	adc	r23, r1
    1c88:	81 1d       	adc	r24, r1
    1c8a:	91 1d       	adc	r25, r1
    1c8c:	a1 1d       	adc	r26, r1
    1c8e:	20 d0       	rcall	.+64     	; 0x1cd0 <__ultoa_invert+0x84>
    1c90:	09 f4       	brne	.+2      	; 0x1c94 <__ultoa_invert+0x48>
    1c92:	68 94       	set
    1c94:	3f 91       	pop	r19
    1c96:	2a e0       	ldi	r18, 0x0A	; 10
    1c98:	26 9f       	mul	r18, r22
    1c9a:	11 24       	eor	r1, r1
    1c9c:	30 19       	sub	r19, r0
    1c9e:	30 5d       	subi	r19, 0xD0	; 208
    1ca0:	31 93       	st	Z+, r19
    1ca2:	de f6       	brtc	.-74     	; 0x1c5a <__ultoa_invert+0xe>
    1ca4:	cf 01       	movw	r24, r30
    1ca6:	08 95       	ret
    1ca8:	46 2f       	mov	r20, r22
    1caa:	47 70       	andi	r20, 0x07	; 7
    1cac:	40 5d       	subi	r20, 0xD0	; 208
    1cae:	41 93       	st	Z+, r20
    1cb0:	b3 e0       	ldi	r27, 0x03	; 3
    1cb2:	0f d0       	rcall	.+30     	; 0x1cd2 <__ultoa_invert+0x86>
    1cb4:	c9 f7       	brne	.-14     	; 0x1ca8 <__ultoa_invert+0x5c>
    1cb6:	f6 cf       	rjmp	.-20     	; 0x1ca4 <__ultoa_invert+0x58>
    1cb8:	46 2f       	mov	r20, r22
    1cba:	4f 70       	andi	r20, 0x0F	; 15
    1cbc:	40 5d       	subi	r20, 0xD0	; 208
    1cbe:	4a 33       	cpi	r20, 0x3A	; 58
    1cc0:	18 f0       	brcs	.+6      	; 0x1cc8 <__ultoa_invert+0x7c>
    1cc2:	49 5d       	subi	r20, 0xD9	; 217
    1cc4:	31 fd       	sbrc	r19, 1
    1cc6:	40 52       	subi	r20, 0x20	; 32
    1cc8:	41 93       	st	Z+, r20
    1cca:	02 d0       	rcall	.+4      	; 0x1cd0 <__ultoa_invert+0x84>
    1ccc:	a9 f7       	brne	.-22     	; 0x1cb8 <__ultoa_invert+0x6c>
    1cce:	ea cf       	rjmp	.-44     	; 0x1ca4 <__ultoa_invert+0x58>
    1cd0:	b4 e0       	ldi	r27, 0x04	; 4
    1cd2:	a6 95       	lsr	r26
    1cd4:	97 95       	ror	r25
    1cd6:	87 95       	ror	r24
    1cd8:	77 95       	ror	r23
    1cda:	67 95       	ror	r22
    1cdc:	ba 95       	dec	r27
    1cde:	c9 f7       	brne	.-14     	; 0x1cd2 <__ultoa_invert+0x86>
    1ce0:	00 97       	sbiw	r24, 0x00	; 0
    1ce2:	61 05       	cpc	r22, r1
    1ce4:	71 05       	cpc	r23, r1
    1ce6:	08 95       	ret
    1ce8:	9b 01       	movw	r18, r22
    1cea:	ac 01       	movw	r20, r24
    1cec:	0a 2e       	mov	r0, r26
    1cee:	06 94       	lsr	r0
    1cf0:	57 95       	ror	r21
    1cf2:	47 95       	ror	r20
    1cf4:	37 95       	ror	r19
    1cf6:	27 95       	ror	r18
    1cf8:	ba 95       	dec	r27
    1cfa:	c9 f7       	brne	.-14     	; 0x1cee <__ultoa_invert+0xa2>
    1cfc:	62 0f       	add	r22, r18
    1cfe:	73 1f       	adc	r23, r19
    1d00:	84 1f       	adc	r24, r20
    1d02:	95 1f       	adc	r25, r21
    1d04:	a0 1d       	adc	r26, r0
    1d06:	08 95       	ret

00001d08 <__prologue_saves__>:
    1d08:	2f 92       	push	r2
    1d0a:	3f 92       	push	r3
    1d0c:	4f 92       	push	r4
    1d0e:	5f 92       	push	r5
    1d10:	6f 92       	push	r6
    1d12:	7f 92       	push	r7
    1d14:	8f 92       	push	r8
    1d16:	9f 92       	push	r9
    1d18:	af 92       	push	r10
    1d1a:	bf 92       	push	r11
    1d1c:	cf 92       	push	r12
    1d1e:	df 92       	push	r13
    1d20:	ef 92       	push	r14
    1d22:	ff 92       	push	r15
    1d24:	0f 93       	push	r16
    1d26:	1f 93       	push	r17
    1d28:	cf 93       	push	r28
    1d2a:	df 93       	push	r29
    1d2c:	cd b7       	in	r28, 0x3d	; 61
    1d2e:	de b7       	in	r29, 0x3e	; 62
    1d30:	ca 1b       	sub	r28, r26
    1d32:	db 0b       	sbc	r29, r27
    1d34:	cd bf       	out	0x3d, r28	; 61
    1d36:	de bf       	out	0x3e, r29	; 62
    1d38:	09 94       	ijmp

00001d3a <__epilogue_restores__>:
    1d3a:	2a 88       	ldd	r2, Y+18	; 0x12
    1d3c:	39 88       	ldd	r3, Y+17	; 0x11
    1d3e:	48 88       	ldd	r4, Y+16	; 0x10
    1d40:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d42:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d44:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d46:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d48:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d4a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d4c:	b9 84       	ldd	r11, Y+9	; 0x09
    1d4e:	c8 84       	ldd	r12, Y+8	; 0x08
    1d50:	df 80       	ldd	r13, Y+7	; 0x07
    1d52:	ee 80       	ldd	r14, Y+6	; 0x06
    1d54:	fd 80       	ldd	r15, Y+5	; 0x05
    1d56:	0c 81       	ldd	r16, Y+4	; 0x04
    1d58:	1b 81       	ldd	r17, Y+3	; 0x03
    1d5a:	aa 81       	ldd	r26, Y+2	; 0x02
    1d5c:	b9 81       	ldd	r27, Y+1	; 0x01
    1d5e:	ce 0f       	add	r28, r30
    1d60:	d1 1d       	adc	r29, r1
    1d62:	cd bf       	out	0x3d, r28	; 61
    1d64:	de bf       	out	0x3e, r29	; 62
    1d66:	ed 01       	movw	r28, r26
    1d68:	08 95       	ret

00001d6a <_exit>:
    1d6a:	f8 94       	cli

00001d6c <__stop_program>:
    1d6c:	ff cf       	rjmp	.-2      	; 0x1d6c <__stop_program>
