Analysis & Synthesis report for finale
Tue Nov 03 16:46:33 2015
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |risc|controller:con|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fu14:auto_generated
 15. Parameter Settings for User Entity Instance: controller:con
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 18. Port Connectivity Checks: "controller:con"
 19. Port Connectivity Checks: "Datapath:dp|mux4_to_1:big_mux_before_alu"
 20. Port Connectivity Checks: "Datapath:dp|register:regB"
 21. Port Connectivity Checks: "Datapath:dp|mux3Bit_4_to_1:mux_after_ir"
 22. Port Connectivity Checks: "Datapath:dp|mux3Bit_4_to_1:mux4PcSelect"
 23. Port Connectivity Checks: "Datapath:dp|mux4_to_1:mux_after_pc"
 24. Port Connectivity Checks: "Datapath:dp"
 25. SignalTap II Logic Analyzer Settings
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 03 16:46:33 2015    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; finale                                   ;
; Top-level Entity Name              ; risc                                     ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 3,184                                    ;
;     Total combinational functions  ; 1,809                                    ;
;     Dedicated logic registers      ; 1,925                                    ;
; Total registers                    ; 1925                                     ;
; Total pins                         ; 131                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 4,352                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; risc               ; finale             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; Encoder.v                                                  ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/Encoder.v                               ;
; risc.v                                                     ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/risc.v                                  ;
; register.v                                                 ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/register.v                              ;
; regFile.v                                                  ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/regFile.v                               ;
; mux2_to_1.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/mux2_to_1.v                             ;
; memory.v                                                   ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/memory.v                                ;
; Datapath.v                                                 ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/Datapath.v                              ;
; controller.v                                               ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/controller.v                            ;
; alu.v                                                      ; yes             ; User Verilog HDL File        ; C:/Users/clab laptop/Desktop/finale/alu.v                                   ;
; sld_signaltap.vhd                                          ; yes             ; Encrypted Megafunction       ; d:/altera/11.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                        ; yes             ; Encrypted Megafunction       ; d:/altera/11.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                           ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; lpm_constant.inc                                           ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                                                 ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/dffeea.inc                   ;
; aglobal111.inc                                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc               ;
; sld_mbpmg.vhd                                              ; yes             ; Encrypted Megafunction       ; d:/altera/11.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                               ; yes             ; Encrypted Megafunction       ; d:/altera/11.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                     ; yes             ; Encrypted Megafunction       ; d:/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; altsyncram.tdf                                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                                                ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                                 ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                                 ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                                               ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_fu14.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/altsyncram_fu14.tdf                  ;
; altdpram.tdf                                               ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                                               ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                                                ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                                        ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                                                ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                                                 ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                                               ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                                               ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_ssc.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/mux_ssc.tdf                          ;
; lpm_decode.tdf                                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                                                 ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_dvf.tdf                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/decode_dvf.tdf                       ;
; lpm_counter.tdf                                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                                               ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_counter_stratix.inc                                    ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_hgi.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/cntr_hgi.tdf                         ;
; db/cmpr_sgc.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/cmpr_sgc.tdf                         ;
; db/cntr_i6j.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/cntr_i6j.tdf                         ;
; db/cntr_egi.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/cntr_egi.tdf                         ;
; db/cmpr_qgc.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/cmpr_qgc.tdf                         ;
; db/cntr_23j.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/cntr_23j.tdf                         ;
; db/cmpr_ngc.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/cmpr_ngc.tdf                         ;
; sld_rom_sr.vhd                                             ; yes             ; Encrypted Megafunction       ; d:/altera/11.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                                ; yes             ; Encrypted Megafunction       ; d:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; C:/Users/clab laptop/Desktop/finale/db/altsyncram_eu14.tdf ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/altsyncram_eu14.tdf                  ;
; C:/Users/clab laptop/Desktop/finale/db/cntr_fgi.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/clab laptop/Desktop/finale/db/cntr_fgi.tdf                         ;
+------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,184     ;
;                                             ;           ;
; Total combinational functions               ; 1809      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1274      ;
;     -- 3 input functions                    ; 238       ;
;     -- <=2 input functions                  ; 297       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1753      ;
;     -- arithmetic mode                      ; 56        ;
;                                             ;           ;
; Total registers                             ; 1925      ;
;     -- Dedicated logic registers            ; 1925      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 131       ;
; Total memory bits                           ; 4352      ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1234      ;
; Total fan-out                               ; 12769     ;
; Average fan-out                             ; 3.16      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                 ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |risc                                                                                                ; 1809 (1)          ; 1925 (0)     ; 4352        ; 0            ; 0       ; 0         ; 131  ; 0            ; |risc                                                                                                                                                                                                                                                                                               ;              ;
;    |Datapath:dp|                                                                                     ; 367 (0)           ; 186 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp                                                                                                                                                                                                                                                                                   ;              ;
;       |Encoder:encoder|                                                                              ; 24 (24)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|Encoder:encoder                                                                                                                                                                                                                                                                   ;              ;
;       |alu:alu1|                                                                                     ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|alu:alu1                                                                                                                                                                                                                                                                          ;              ;
;       |mux2_to_1:small_mux_before_alu|                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|mux2_to_1:small_mux_before_alu                                                                                                                                                                                                                                                    ;              ;
;       |mux3Bit_4_to_1:mux4B_C|                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|mux3Bit_4_to_1:mux4B_C                                                                                                                                                                                                                                                            ;              ;
;       |mux3Bit_4_to_1:mux4PcSelect|                                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|mux3Bit_4_to_1:mux4PcSelect                                                                                                                                                                                                                                                       ;              ;
;       |mux3Bit_4_to_1:mux_after_ir|                                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|mux3Bit_4_to_1:mux_after_ir                                                                                                                                                                                                                                                       ;              ;
;       |mux4_to_1:big_mux_before_alu|                                                                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|mux4_to_1:big_mux_before_alu                                                                                                                                                                                                                                                      ;              ;
;       |mux4_to_1:mux_after_mdr|                                                                      ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|mux4_to_1:mux_after_mdr                                                                                                                                                                                                                                                           ;              ;
;       |mux4_to_1:mux_after_pc|                                                                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|mux4_to_1:mux_after_pc                                                                                                                                                                                                                                                            ;              ;
;       |regfile:regFile|                                                                              ; 152 (152)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|regfile:regFile                                                                                                                                                                                                                                                                   ;              ;
;       |register:aluOutReg|                                                                           ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|register:aluOutReg                                                                                                                                                                                                                                                                ;              ;
;       |register:regA|                                                                                ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|register:regA                                                                                                                                                                                                                                                                     ;              ;
;       |regsel2bit:flagregs|                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|regsel2bit:flagregs                                                                                                                                                                                                                                                               ;              ;
;       |regsel:ir|                                                                                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|Datapath:dp|regsel:ir                                                                                                                                                                                                                                                                         ;              ;
;    |controller:con|                                                                                  ; 72 (72)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|controller:con                                                                                                                                                                                                                                                                                ;              ;
;    |memory:mem|                                                                                      ; 953 (953)         ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|memory:mem                                                                                                                                                                                                                                                                                    ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (67)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 311 (1)           ; 620 (0)      ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 310 (18)          ; 620 (230)    ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_fu14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fu14:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 82 (1)            ; 186 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 68 (0)            ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 68 (0)            ; 68 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (13)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 97 (9)            ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_hgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 34 (34)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 34           ; 128          ; 34           ; 4352 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc|controller:con|state                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+-----------+-----------+-----------+------------------+------------------+-----------+-------------+-----------+--------------------+-----------+---------------+-------------------+-------------------+-----------------------+-------------------+--------------+------------+------------------------+--------------+----------------+----------------------+--------------------+
; Name                   ; state.SM1 ; state.LM2 ; state.LM1 ; state.sw_execute ; state.lw_execute ; state.jlr ; state.nanda ; state.add ; state.jmp_store_pc ; state.SM2 ; state.jmp_add ; state.lhi_execute ; state.i_type_load ; state.regw_frm_aluout ; state.adi_execute ; state.decode ; state.read ; state.0000000000000000 ; state.br_yes ; state.br_check ; state.branch_compare ; state.i_type_store ;
+------------------------+-----------+-----------+-----------+------------------+------------------+-----------+-------------+-----------+--------------------+-----------+---------------+-------------------+-------------------+-----------------------+-------------------+--------------+------------+------------------------+--------------+----------------+----------------------+--------------------+
; state.0000000000000000 ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 0                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.read             ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 1          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.decode           ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 1            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.adi_execute      ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 1                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.regw_frm_aluout  ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 1                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.i_type_load      ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 1                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.lhi_execute      ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 1                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.i_type_store     ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 1                  ;
; state.branch_compare   ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 1                    ; 0                  ;
; state.br_check         ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 1              ; 0                    ; 0                  ;
; state.br_yes           ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 1            ; 0              ; 0                    ; 0                  ;
; state.jmp_add          ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 1             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.SM2              ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 1         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.jmp_store_pc     ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 1                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.add              ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 1         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.nanda            ; 0         ; 0         ; 0         ; 0                ; 0                ; 0         ; 1           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.jlr              ; 0         ; 0         ; 0         ; 0                ; 0                ; 1         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.lw_execute       ; 0         ; 0         ; 0         ; 0                ; 1                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.sw_execute       ; 0         ; 0         ; 0         ; 1                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.LM1              ; 0         ; 0         ; 1         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.LM2              ; 0         ; 1         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
; state.SM1              ; 1         ; 0         ; 0         ; 0                ; 0                ; 0         ; 0           ; 0         ; 0                  ; 0         ; 0             ; 0                 ; 0                 ; 0                     ; 0                 ; 0            ; 0          ; 1                      ; 0            ; 0              ; 0                    ; 0                  ;
+------------------------+-----------+-----------+-----------+------------------+------------------+-----------+-------------+-----------+--------------------+-----------+---------------+-------------------+-------------------+-----------------------+-------------------+--------------+------------+------------------------+--------------+----------------+----------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controller:con|state~2                                                                                                                          ; Lost fanout                                                                                                                                                 ;
; controller:con|state~3                                                                                                                          ; Lost fanout                                                                                                                                                 ;
; controller:con|state~4                                                                                                                          ; Lost fanout                                                                                                                                                 ;
; controller:con|state~5                                                                                                                          ; Lost fanout                                                                                                                                                 ;
; controller:con|state~6                                                                                                                          ; Lost fanout                                                                                                                                                 ;
; controller:con|state~7                                                                                                                          ; Lost fanout                                                                                                                                                 ;
; controller:con|state~8                                                                                                                          ; Lost fanout                                                                                                                                                 ;
; controller:con|state~13                                                                                                                         ; Lost fanout                                                                                                                                                 ;
; controller:con|state~14                                                                                                                         ; Lost fanout                                                                                                                                                 ;
; controller:con|state~15                                                                                                                         ; Lost fanout                                                                                                                                                 ;
; controller:con|state~16                                                                                                                         ; Lost fanout                                                                                                                                                 ;
; controller:con|state~17                                                                                                                         ; Lost fanout                                                                                                                                                 ;
; Total Number of Removed Registers = 12                                                                                                          ;                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; Total Number of Removed Registers = 15                                                                                                          ;                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1925  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 276   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1460  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|tdo                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 9                                                                                                 ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                         ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |risc|controller:con|state                                                                                                         ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |risc|Datapath:dp|alu:alu1|Mux11                                                                                                   ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |risc|Datapath:dp|mux3Bit_4_to_1:mux4PcSelect|Mux2                                                                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |risc|Datapath:dp|mux3Bit_4_to_1:mux4B_C|Mux2                                                                                      ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |risc|Datapath:dp|mux4_to_1:big_mux_before_alu|Mux10                                                                               ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |risc|Datapath:dp|mux4_to_1:big_mux_before_alu|Mux11                                                                               ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |risc|Datapath:dp|mux4_to_1:big_mux_before_alu|Mux13                                                                               ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |risc|Datapath:dp|mux4_to_1:mux_after_mdr|Mux3                                                                                     ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |risc|Datapath:dp|mux3Bit_4_to_1:mux_after_ir|Mux1                                                                                 ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |risc|Datapath:dp|mux4_to_1:mux_after_pc|Mux12                                                                                     ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |risc|controller:con|state                                                                                                         ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |risc|Datapath:dp|regfile:regFile|rdDataA[12]                                                                                      ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |risc|Datapath:dp|regfile:regFile|rdDataB[10]                                                                                      ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |risc|Datapath:dp|Encoder:encoder|out_en                                                                                           ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |risc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fu14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:con ;
+-----------------+------------------+------------------------+
; Parameter Name  ; Value            ; Type                   ;
+-----------------+------------------+------------------------+
; state_reset     ; 0000000000000000 ; Unsigned Binary        ;
; read            ; 0000000000000001 ; Unsigned Binary        ;
; decode          ; 0000000000000010 ; Unsigned Binary        ;
; adi_execute     ; 0000000000000100 ; Unsigned Binary        ;
; regw_frm_aluout ; 0000000000001000 ; Unsigned Binary        ;
; i_type_load     ; 0000000000010000 ; Unsigned Binary        ;
; lhi_execute     ; 0000000000100000 ; Unsigned Binary        ;
; i_type_store    ; 0000000010000000 ; Unsigned Binary        ;
; branch_compare  ; 0000000100000000 ; Unsigned Binary        ;
; br_check        ; 0000001000000000 ; Unsigned Binary        ;
; br_yes          ; 0000010000000000 ; Unsigned Binary        ;
; jmp_add         ; 0000100000000000 ; Unsigned Binary        ;
; jmp_store_pc    ; 0001000000000000 ; Unsigned Binary        ;
; add             ; 0010000000000000 ; Unsigned Binary        ;
; nanda           ; 0100000000000000 ; Unsigned Binary        ;
; jlr             ; 1000000000000000 ; Unsigned Binary        ;
; lw_execute      ; 1000000000000011 ; Unsigned Binary        ;
; sw_execute      ; 1000000000000101 ; Unsigned Binary        ;
; LM1             ; 1000000000111100 ; Unsigned Binary        ;
; LM2             ; 1000000001111111 ; Unsigned Binary        ;
; SM1             ; 1111000001111111 ; Unsigned Binary        ;
; SM2             ; 0000100001111110 ; Unsigned Binary        ;
+-----------------+------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 34                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 34                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 27943                                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 10730                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                           ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 123                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:con"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; st   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dp|mux4_to_1:big_mux_before_alu" ;
+----------------+-------+----------+----------------------------------+
; Port           ; Type  ; Severity ; Details                          ;
+----------------+-------+----------+----------------------------------+
; input_c[15..3] ; Input ; Info     ; Stuck at GND                     ;
; input_d[15..1] ; Input ; Info     ; Stuck at GND                     ;
; input_d[0]     ; Input ; Info     ; Stuck at VCC                     ;
+----------------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dp|register:regB"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dp|mux3Bit_4_to_1:mux_after_ir" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; input_c ; Input ; Info     ; Stuck at VCC                           ;
+---------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dp|mux3Bit_4_to_1:mux4PcSelect" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; input_d ; Input ; Info     ; Stuck at VCC                           ;
+---------+-------+----------+----------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dp|mux4_to_1:mux_after_pc" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; input_c ; Input ; Info     ; Stuck at GND                      ;
+---------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dp"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aluout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aluRegOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irOut     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 34                  ; 34               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:11     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                            ;
+------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+
; Name                                     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                   ; Details ;
+------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+
; Datapath:dp|regfile:regFile|rg7[0]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[0]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[0]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[0]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[10]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[10] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[10]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[10] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[11]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[11] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[11]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[11] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[12]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[12] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[12]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[12] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[13]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[13] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[13]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[13] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[14]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[14] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[14]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[14] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[15]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[15] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[15]~reg0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[15] ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[1]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[1]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[1]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[1]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[2]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[2]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[2]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[2]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[3]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[3]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[3]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[3]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[4]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[4]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[4]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[4]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[5]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[5]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[5]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[5]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[6]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[6]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[6]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[6]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[7]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[7]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[7]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[7]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[8]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[8]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[8]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[8]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[9]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[9]  ; N/A     ;
; Datapath:dp|regfile:regFile|rg7[9]~reg0  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg7[9]  ; N/A     ;
; clk                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                 ; N/A     ;
; clk                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                 ; N/A     ;
; clk_50                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_50                              ; N/A     ;
; reset                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset                               ; N/A     ;
; reset                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset                               ; N/A     ;
; rg2[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[0]  ; N/A     ;
; rg2[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[0]  ; N/A     ;
; rg2[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[10] ; N/A     ;
; rg2[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[10] ; N/A     ;
; rg2[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[11] ; N/A     ;
; rg2[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[11] ; N/A     ;
; rg2[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[12] ; N/A     ;
; rg2[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[12] ; N/A     ;
; rg2[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[13] ; N/A     ;
; rg2[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[13] ; N/A     ;
; rg2[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[14] ; N/A     ;
; rg2[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[14] ; N/A     ;
; rg2[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[15] ; N/A     ;
; rg2[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[15] ; N/A     ;
; rg2[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[1]  ; N/A     ;
; rg2[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[1]  ; N/A     ;
; rg2[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[2]  ; N/A     ;
; rg2[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[2]  ; N/A     ;
; rg2[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[3]  ; N/A     ;
; rg2[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[3]  ; N/A     ;
; rg2[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[4]  ; N/A     ;
; rg2[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[4]  ; N/A     ;
; rg2[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[5]  ; N/A     ;
; rg2[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[5]  ; N/A     ;
; rg2[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[6]  ; N/A     ;
; rg2[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[6]  ; N/A     ;
; rg2[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[7]  ; N/A     ;
; rg2[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[7]  ; N/A     ;
; rg2[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[8]  ; N/A     ;
; rg2[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[8]  ; N/A     ;
; rg2[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[9]  ; N/A     ;
; rg2[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Datapath:dp|regfile:regFile|rg2[9]  ; N/A     ;
+------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Tue Nov 03 16:46:10 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finale -c finale
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file encoder.v
    Info (12023): Found entity 1: Encoder
Info (12021): Found 1 design units, including 1 entities, in source file risc.v
    Info (12023): Found entity 1: risc
Info (12021): Found 4 design units, including 4 entities, in source file register.v
    Info (12023): Found entity 1: register
    Info (12023): Found entity 2: register2bit
    Info (12023): Found entity 3: regsel
    Info (12023): Found entity 4: regsel2bit
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 4 design units, including 4 entities, in source file mux2_to_1.v
    Info (12023): Found entity 1: mux2_to_1
    Info (12023): Found entity 2: mux2_to_1_3bit
    Info (12023): Found entity 3: mux3Bit_4_to_1
    Info (12023): Found entity 4: mux4_to_1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12127): Elaborating entity "risc" for the top level hierarchy
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:dp"
Info (12128): Elaborating entity "mux4_to_1" for hierarchy "Datapath:dp|mux4_to_1:mux_after_pc"
Info (12128): Elaborating entity "mux2_to_1" for hierarchy "Datapath:dp|mux2_to_1:mux_bef_RegA"
Info (12128): Elaborating entity "regsel" for hierarchy "Datapath:dp|regsel:ir"
Info (12128): Elaborating entity "mux3Bit_4_to_1" for hierarchy "Datapath:dp|mux3Bit_4_to_1:mux4PcSelect"
Info (12128): Elaborating entity "regfile" for hierarchy "Datapath:dp|regfile:regFile"
Info (12128): Elaborating entity "register" for hierarchy "Datapath:dp|register:regA"
Info (12128): Elaborating entity "alu" for hierarchy "Datapath:dp|alu:alu1"
Info (12128): Elaborating entity "regsel2bit" for hierarchy "Datapath:dp|regsel2bit:flagregs"
Info (12128): Elaborating entity "Encoder" for hierarchy "Datapath:dp|Encoder:encoder"
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem"
Info (12128): Elaborating entity "controller" for hierarchy "controller:con"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fu14.tdf
    Info (12023): Found entity 1: altsyncram_fu14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "memory:mem|mem" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/clab laptop/Desktop/finale/db/finale.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (13005): Duplicate registers merged to single register
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below.
    Info (17050): Register "controller:con|state~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~13" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~15" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:con|state~17" lost all its fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 3446 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 129 output pins
    Info (21061): Implemented 3276 logic cells
    Info (21064): Implemented 34 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 344 megabytes
    Info: Processing ended: Tue Nov 03 16:46:33 2015
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:22


