{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 00:44:14 2018 " "Info: Processing started: Wed Dec 26 00:44:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Prediction -c Prediction " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Prediction -c Prediction" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Prediction EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Prediction" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Critical Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prediction " "Info: Pin prediction not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { prediction } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { -144 960 1136 -128 "prediction" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { prediction } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_state\[1\] " "Info: Pin current_state\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { current_state[1] } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 480 2408 2593 496 "current_state\[1..0\]" "" } { -168 744 823 -152 "current_state\[1\]" "" } { 384 776 888 400 "current_state\[1..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_state\[0\] " "Info: Pin current_state\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { current_state[0] } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 480 2408 2593 496 "current_state\[1..0\]" "" } { -168 744 823 -152 "current_state\[1\]" "" } { 384 776 888 400 "current_state\[1..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step1 " "Info: Pin step1 not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { step1 } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 32 848 1024 48 "step1" "" } { 472 2208 2248 488 "step1" "" } { 24 816 848 40 "step1" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step7 " "Info: Pin step7 not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { step7 } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 128 952 1128 144 "step7" "" } { -72 1200 1240 -56 "step7" "" } { 120 816 952 136 "step7" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step6 " "Info: Pin step6 not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { step6 } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 112 968 1144 128 "step6" "" } { 104 816 856 120 "step6" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "new_state\[1\] " "Info: Pin new_state\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { new_state[1] } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 656 912 1088 672 "new_state\[1..0\]" "" } { -192 1744 1872 -176 "new_state\[1..0\]" "" } { 408 1032 1111 424 "new_state\[1..0\]" "" } { 504 552 616 520 "new_state\[0\]" "" } { 568 552 616 584 "new_state\[1\]" "" } { 584 552 616 600 "new_state\[0\]" "" } { 488 552 616 504 "new_state\[1\]" "" } { 608 1024 1104 624 "new_state\[0\]" "" } { 584 1024 1104 600 "new_state\[1\]" "" } { 344 552 640 360 "new_state\[1\]" "" } { 360 552 688 376 "new_state\[0\]" "" } { 256 552 688 272 "new_state\[1\]" "" } { 240 552 640 256 "new_state\[0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "new_state\[0\] " "Info: Pin new_state\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { new_state[0] } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 656 912 1088 672 "new_state\[1..0\]" "" } { -192 1744 1872 -176 "new_state\[1..0\]" "" } { 408 1032 1111 424 "new_state\[1..0\]" "" } { 504 552 616 520 "new_state\[0\]" "" } { 568 552 616 584 "new_state\[1\]" "" } { 584 552 616 600 "new_state\[0\]" "" } { 488 552 616 504 "new_state\[1\]" "" } { 608 1024 1104 624 "new_state\[0\]" "" } { 584 1024 1104 600 "new_state\[1\]" "" } { 344 552 640 360 "new_state\[1\]" "" } { 360 552 688 376 "new_state\[0\]" "" } { 256 552 688 272 "new_state\[1\]" "" } { 240 552 640 256 "new_state\[0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step2 " "Info: Pin step2 not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { step2 } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 48 848 1024 64 "step2" "" } { -152 744 816 -136 "step2" "" } { 40 816 848 56 "step2" "" } { 232 912 952 248 "step2" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step3 " "Info: Pin step3 not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { step3 } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 64 848 1024 80 "step3" "" } { 56 816 848 72 "step3" "" } { 352 776 888 368 "step3" "" } { 440 552 688 456 "step3" "" } { 216 912 952 232 "step3" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step5 " "Info: Pin step5 not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { step5 } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 96 952 1128 112 "step5" "" } { 88 816 952 104 "step5" "" } { 424 552 688 440 "step5" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step4 " "Info: Pin step4 not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { step4 } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 80 848 1024 96 "step4" "" } { 72 816 848 88 "step4" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count_enable " "Info: Pin count_enable not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { count_enable } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 664 592 768 680 "count_enable" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step0 " "Info: Pin step0 not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { step0 } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 16 848 1024 32 "step0" "" } { 8 816 848 24 "step0" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { step0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sset " "Info: Pin sset not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { sset } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 296 912 1088 312 "sset" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sclear " "Info: Pin sclear not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { sclear } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 272 912 1088 288 "sclear" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PHT_shifter\[3\] " "Info: Pin PHT_shifter\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { PHT_shifter[3] } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 128 1416 1595 144 "PHT_shifter\[3..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT_shifter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PHT_shifter\[2\] " "Info: Pin PHT_shifter\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { PHT_shifter[2] } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 128 1416 1595 144 "PHT_shifter\[3..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT_shifter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PHT_shifter\[1\] " "Info: Pin PHT_shifter\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { PHT_shifter[1] } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 128 1416 1595 144 "PHT_shifter\[3..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT_shifter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PHT_shifter\[0\] " "Info: Pin PHT_shifter\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { PHT_shifter[0] } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 128 1416 1595 144 "PHT_shifter\[3..0\]" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT_shifter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp " "Info: Pin jmp not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { jmp } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { -120 504 672 -104 "jmp" "" } { -56 1200 1240 -40 "jmp" "" } { 416 776 888 432 "jmp" "" } { 616 552 632 632 "jmp" "" } { 536 552 688 552 "jmp" "" } { 288 552 640 304 "jmp" "" } { 392 552 688 408 "jmp" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { jmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { -160 504 672 -144 "clk" "" } { 56 520 544 72 "clk" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst117  " "Info: Automatically promoted node inst117 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 488 1792 1856 536 "inst117" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst117 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst120  " "Info: Automatically promoted node inst120 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 568 1792 1856 616 "inst120" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst120 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst123  " "Info: Automatically promoted node inst123 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 648 1792 1856 696 "inst123" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst123 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst126  " "Info: Automatically promoted node inst126 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 728 1792 1856 776 "inst126" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst126 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst129  " "Info: Automatically promoted node inst129 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 808 1792 1856 856 "inst129" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst129 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst132  " "Info: Automatically promoted node inst132 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 888 1792 1856 936 "inst132" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst132 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst135  " "Info: Automatically promoted node inst135 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 968 1792 1856 1016 "inst135" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst135 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst138  " "Info: Automatically promoted node inst138 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 1048 1792 1856 1096 "inst138" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst138 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst16  " "Info: Automatically promoted node inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { -72 1792 1856 -24 "inst16" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst27  " "Info: Automatically promoted node inst27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 8 1792 1856 56 "inst27" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst30  " "Info: Automatically promoted node inst30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 88 1792 1856 136 "inst30" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst33  " "Info: Automatically promoted node inst33 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 168 1792 1856 216 "inst33" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst36  " "Info: Automatically promoted node inst36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 248 1792 1856 296 "inst36" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst39  " "Info: Automatically promoted node inst39 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 328 1792 1856 376 "inst39" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst42  " "Info: Automatically promoted node inst42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { 408 1792 1856 456 "inst42" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Info: Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Prediction.bdf" "" { Schematic "D:/Валера/Lab8/Prediction.bdf" { { -152 1792 1856 -104 "inst5" "" } } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Валера/Lab8/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 2 20 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 2 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.688 ns register register " "Info: Estimated most critical path is register to register delay of 1.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff2:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LAB_X27_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y11; Fanout = 1; REG Node = 'lpm_dff2:inst14\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.272 ns) 0.725 ns gdfx_temp0\[1\]~2 2 COMB LAB_X25_Y11 1 " "Info: 2: + IC(0.453 ns) + CELL(0.272 ns) = 0.725 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'gdfx_temp0\[1\]~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[1] gdfx_temp0[1]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.272 ns) 1.533 ns gdfx_temp0\[1\]~0 3 COMB LAB_X26_Y8 1 " "Info: 3: + IC(0.536 ns) + CELL(0.272 ns) = 1.533 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'gdfx_temp0\[1\]~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { gdfx_temp0[1]~2 gdfx_temp0[1]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.688 ns lpm_dff0:inst211\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LAB_X26_Y8 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.688 ns; Loc. = LAB_X26_Y8; Fanout = 3; REG Node = 'lpm_dff0:inst211\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { gdfx_temp0[1]~0 lpm_dff0:inst211|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.699 ns ( 41.41 % ) " "Info: Total cell delay = 0.699 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 58.59 % ) " "Info: Total interconnect delay = 0.989 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[1] gdfx_temp0[1]~2 gdfx_temp0[1]~0 lpm_dff0:inst211|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "prediction 0 " "Info: Pin \"prediction\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[1\] 0 " "Info: Pin \"current_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_state\[0\] 0 " "Info: Pin \"current_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step1 0 " "Info: Pin \"step1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step7 0 " "Info: Pin \"step7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step6 0 " "Info: Pin \"step6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "new_state\[1\] 0 " "Info: Pin \"new_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "new_state\[0\] 0 " "Info: Pin \"new_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step2 0 " "Info: Pin \"step2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step3 0 " "Info: Pin \"step3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step5 0 " "Info: Pin \"step5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step4 0 " "Info: Pin \"step4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count_enable 0 " "Info: Pin \"count_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step0 0 " "Info: Pin \"step0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sset 0 " "Info: Pin \"sset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclear 0 " "Info: Pin \"sclear\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHT_shifter\[3\] 0 " "Info: Pin \"PHT_shifter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHT_shifter\[2\] 0 " "Info: Pin \"PHT_shifter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHT_shifter\[1\] 0 " "Info: Pin \"PHT_shifter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHT_shifter\[0\] 0 " "Info: Pin \"PHT_shifter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 00:44:24 2018 " "Info: Processing ended: Wed Dec 26 00:44:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
