/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [23:0] _01_;
  wire [10:0] _02_;
  reg [10:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_2z[3] & celloutsig_1_6z);
  assign celloutsig_0_9z = ~(celloutsig_0_7z & celloutsig_0_6z);
  assign celloutsig_0_17z = ~(celloutsig_0_4z & celloutsig_0_11z);
  assign celloutsig_0_24z = ~(celloutsig_0_13z[12] & celloutsig_0_0z);
  assign celloutsig_0_32z = ~(celloutsig_0_15z & celloutsig_0_13z[1]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_0z) & celloutsig_0_3z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_14z = ~((celloutsig_0_9z | celloutsig_0_4z) & celloutsig_0_0z);
  assign celloutsig_0_20z = ~((celloutsig_0_3z | celloutsig_0_2z) & celloutsig_0_6z);
  assign celloutsig_1_0z = in_data[170] | ~(in_data[101]);
  assign celloutsig_0_15z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_0_31z = celloutsig_0_26z | ~(celloutsig_0_20z);
  assign celloutsig_1_4z = celloutsig_1_2z[3] ^ celloutsig_1_1z;
  assign celloutsig_1_7z = celloutsig_1_5z[2] ^ celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_10z ^ celloutsig_1_7z;
  assign celloutsig_0_7z = celloutsig_0_0z ^ in_data[50];
  assign celloutsig_0_22z = celloutsig_0_3z ^ celloutsig_0_13z[3];
  assign celloutsig_0_23z = celloutsig_0_20z ^ celloutsig_0_18z;
  assign celloutsig_0_28z = celloutsig_0_16z ^ in_data[13];
  reg [23:0] _23_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 24'h000000;
    else _23_ <= { celloutsig_0_29z[9:3], celloutsig_0_31z, celloutsig_0_27z, _01_[14:1], celloutsig_0_6z };
  assign out_data[23:0] = _23_;
  reg [10:0] _24_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _24_ <= 11'h000;
    else _24_ <= in_data[133:123];
  assign { _02_[10:3], _00_[2:1], _02_[0] } = _24_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 11'h000;
    else _03_ <= { in_data[155:149], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z };
  reg [13:0] _26_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 14'h0000;
    else _26_ <= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z };
  assign _01_[14:1] = _26_;
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_1z = { in_data[134:120], celloutsig_1_0z } <= in_data[111:96];
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z } <= { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_3z = { in_data[92:70], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } <= in_data[91:64];
  assign celloutsig_0_8z = celloutsig_0_7z & ~(celloutsig_0_0z);
  assign celloutsig_0_33z = { celloutsig_0_13z[10:3], celloutsig_0_9z } != { _01_[3:1], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_26z };
  assign celloutsig_0_18z = { _01_[10:6], celloutsig_0_8z, celloutsig_0_8z } != { _01_[9:8], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_5z = { in_data[11:10], celloutsig_0_2z, celloutsig_0_1z } !== { in_data[33:31], celloutsig_0_0z };
  assign celloutsig_1_18z = { _02_[4:3], _00_[2:1], _02_[0] } !== { _03_[6:5], celloutsig_1_5z };
  assign celloutsig_0_1z = { in_data[67:61], celloutsig_0_0z } !== in_data[77:70];
  assign celloutsig_0_16z = { _01_[11:6], celloutsig_0_4z, _01_[14:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z } !== { celloutsig_0_13z[16:1], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_14z, _01_[14:1], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_14z } !== { celloutsig_0_19z[2:0], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_13z[6:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_14z } !== { in_data[61:49], celloutsig_0_20z, celloutsig_0_24z };
  assign celloutsig_0_6z = | { in_data[42:36], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_27z = | { _01_[3:1], celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_0_0z = | in_data[37:32];
  assign celloutsig_0_37z = | { celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_3z = | in_data[159:153];
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[37:32] };
  assign celloutsig_1_2z = in_data[189:185] >> { in_data[147], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_13z[8:2], celloutsig_0_2z } >> { celloutsig_0_13z[12:9], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_29z = { celloutsig_0_13z[7:2], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_3z } >>> { in_data[42:36], celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_16z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z } - { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_2z, _01_[14:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z } - { _01_[14:7], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_9z } ^ { in_data[2:0], celloutsig_0_16z, celloutsig_0_17z };
  assign _00_[0] = celloutsig_1_7z;
  assign { _01_[23:15], _01_[0] } = { celloutsig_0_29z[9:3], celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_6z };
  assign _02_[2:1] = _00_[2:1];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z };
endmodule
