
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source design_1_wrapper.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - A:/Vivado/Vivado/2014.2/data/boards/board_parts/artix7/arty/C.0/board_part.xml, The board part 'xc7a35ticsg324-1L' is either not supported or invalid.
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths {
#   A:/FYP/HLSTutorials/hist_core
#   A:/FYP/HLSTutorials/hist_stretch
# } [current_fileset]
# add_files A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'a:/FYP/HLSTutorials/hist_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'a:/FYP/HLSTutorials/hist_stretch'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Vivado/Vivado/2014.2/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:01:27 . Memory (MB): peak = 239.172 ; gain = 59.707
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1_board.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHist_v1_0/9ed80078/constraints/doHist_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/constraints/doHistStretch_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_doHist_0_bram_0/design_1_doHist_0_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_ooc.xdc]
# set_property used_in_implementation false [get_files -all A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir A:/FYP/HLSTutorials/project_hist/project_hist.cache/wt [current_project]
# set_property parent.project_dir A:/FYP/HLSTutorials/project_hist [current_project]
# catch { write_hwdef -file design_1_wrapper.hwdef }
write_hwdef: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 244.387 ; gain = 4.129
# synth_design -top design_1_wrapper -part xc7z020clg484-1
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:04:08 . Memory (MB): peak = 310.059 ; gain = 176.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:78]
INFO: [Synth 8-638] synthesizing module 'design_1' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (3#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (4#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_SRL_FIFO' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (5#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (6#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (7#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (8#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (9#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_SRL_FIFO' (10#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (11#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-4512] found unpartitioned construct node [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (12#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (13#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (14#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized0' (15#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/1b9202dd/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (16#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:102' bound to instance 'U0' of component 'axi_dma' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:356]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:446]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_rst_module.vhd:212]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_rst_module.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (17#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (18#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (19#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_rst_module.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_lite_if.vhd:212]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_lite_if.vhd:293]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_lite_if.vhd:422]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_lite_if.vhd:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (20#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_lite_if.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_register.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (21#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (22#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (23#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (24#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (25#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (26#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (27#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (28#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (29#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (30#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (31#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover.vhd:570]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_reset.vhd:209]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_reset.vhd:212]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_reset.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (32#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (33#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (33#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (34#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (35#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (36#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (36#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_pcc.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (37#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:369]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:375]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (38#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (39#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (40#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:208]
INFO: [Synth 8-3491] module 'XORCY' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:215]
INFO: [Synth 8-3491] module 'FDS' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:221]
INFO: [Synth 8-638] synthesizing module 'FDS__parameterized0' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'FDS__parameterized0' (41#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:208]
INFO: [Synth 8-3491] module 'XORCY' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:215]
INFO: [Synth 8-3491] module 'FDS' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:221]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:208]
INFO: [Synth 8-3491] module 'XORCY' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:215]
INFO: [Synth 8-3491] module 'FDS' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (42#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-638] synthesizing module 'SRLC16E__parameterized0' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E__parameterized0' (43#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (44#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (45#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (46#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (46#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/sync_fifo_fg.vhd:245]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (47#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (48#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:1142]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (49#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (50#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (51#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (52#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (53#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (54#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (55#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (56#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (57#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (58#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (59#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-4471] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (60#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dc_ss.vhd:148]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (61#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (62#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dc_ss.vhd:148]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (63#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-4471] merging register 'empty_fwft_fb_reg' into 'empty_fwft_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:452]
INFO: [Synth 8-4471] merging register 'aempty_fwft_fb_reg' into 'aempty_fwft_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (64#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (65#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (66#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-4471] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (67#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (68#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (69#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (70#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (71#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (72#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (73#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (74#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (75#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/sync_fifo_fg.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (76#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (77#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:156]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:157]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:159]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (78#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (79#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (80#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ibttcc.vhd:828]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ibttcc.vhd:829]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (81#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34609' bound to instance 'SRLC16E_I' of component 'SRLC16E' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:278]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (81#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (81#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (81#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (81#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:460]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:170]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:171]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:173]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:195]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:196]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:197]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (82#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (83#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (83#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (84#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (84#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (84#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (84#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (84#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/srl_fifo_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (84#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-4471] merging register 'sig_fifo_mssai_reg[0:0]' into 'sig_next_strt_offset_reg[0:0]' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:798]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (85#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:797]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (86#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_stbs_set.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (87#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_stbs_set.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/sync_fifo_fg.vhd:245]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (87#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (87#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-4471] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dc_ss.vhd:148]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dc_ss.vhd:148]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-4471] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/sync_fifo_fg.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/sync_fifo_fg.vhd:245]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/sync_fifo_fg.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_stbs_set.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_stbs_set.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (88#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (89#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (89#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (90#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:170]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:171]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:173]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (91#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (92#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (93#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (94#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover.vhd:570]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:317]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:959]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:868]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:939]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (95#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 59 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:377]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:907]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1ULZJWI' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:2855]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (96#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (97#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (98#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (99#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (100#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (101#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (102#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (103#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (104#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (105#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1ULZJWI' (106#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:2855]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5VZGPS' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:5108]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (107#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (108#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (108#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (108#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (108#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (108#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (109#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (110#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (111#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (112#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (113#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (113#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (113#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (113#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (113#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (113#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (114#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (115#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (116#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 34 connections, but only 33 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:5238]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5VZGPS' (117#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:5108]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1XMYHY6' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:5274]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (117#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (117#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (118#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (118#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (118#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (119#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 40 connections, but only 39 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:5428]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1XMYHY6' (120#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:5274]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (121#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (122#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (123#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (124#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (125#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (126#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (127#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (128#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (128#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (128#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (129#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (130#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (131#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (131#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (131#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (131#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (131#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (131#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (132#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (133#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (134#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (135#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (136#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_2' (137#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:57]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_2' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:1496]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_2' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:1513]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_2' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:1514]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_2' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:1516]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_2' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:1517]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_2' requires 78 connections, but only 76 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:1446]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1' (138#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:907]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'axi_timer__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/axi_timer.vhd:187]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/axi_timer.vhd:188]
INFO: [Synth 8-638] synthesizing module 'tc_core' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (139#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (140#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'count_module' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-638] synthesizing module 'counter_f' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/counter_f.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (141#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/counter_f.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'count_module' (142#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'timer_control' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:197]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:279]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:360]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:432]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:442]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (143#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/timer_control.vhd:197]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/tc_core.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (144#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (145#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (145#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (145#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (145#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (145#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (145#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (145#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (145#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/e2794af0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (146#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (147#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (148#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_timer__parameterized0' (149#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/ed0d61d9/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (150#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 22 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:513]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_top_design_1_axis_broadcaster_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_top_design_1_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_core' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axis_broadcaster_v1_1/29aee296/hdl/verilog/axis_broadcaster_v1_1_core.v:59]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/5416372d/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' (151#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/5416372d/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/5416372d/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' (152#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/5416372d/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_core' (153#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axis_broadcaster_v1_1/29aee296/hdl/verilog/axis_broadcaster_v1_1_core.v:59]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_tdata_remap_design_1_axis_broadcaster_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_tdata_remap_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_tdata_remap_design_1_axis_broadcaster_0_0' (154#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_tdata_remap_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_tuser_remap_design_1_axis_broadcaster_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_tuser_remap_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_tuser_remap_design_1_axis_broadcaster_0_0' (155#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_tuser_remap_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_top_design_1_axis_broadcaster_0_0' (156#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_top_design_1_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_broadcaster_0_0' (157#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_doHistStretch_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_doHistStretch_0_0/synth/design_1_doHistStretch_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'doHistStretch' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch.v:12]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_CRTL_BUS_s_axi' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_CRTL_BUS_s_axi.v:219]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_CRTL_BUS_s_axi' (158#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_ap_fmul_2_max_dsp' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/ip/doHistStretch_ap_fmul_2_max_dsp.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (159#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (159#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (160#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (161#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (161#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (161#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (161#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (162#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (163#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (163#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (163#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (163#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (163#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (164#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'special_detect' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (164#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (164#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (165#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (165#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (165#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (166#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (167#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (167#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (167#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (167#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (167#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (167#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (168#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (169#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (170#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (171#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         2Maximum latency of core = 6AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 2" [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:1694]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (172#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (173#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_ap_fmul_2_max_dsp' (174#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/ip/doHistStretch_ap_fmul_2_max_dsp.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_fmul_32ns_32ns_32_4_max_dsp' (175#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_fdiv_32ns_32ns_32_16' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_ap_fdiv_14_no_dsp' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/ip/doHistStretch_ap_fdiv_14_no_dsp.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized42' (175#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_div' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div.vhd:231]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_mant.vhd:275]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized44' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized44' (175#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (175#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:284]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized46' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized46' (175#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (175#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (175#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized48' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized48' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized50' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized50' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (176#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_mant.vhd:275]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_exp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (177#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_exp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized3 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (178#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (179#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' (179#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (179#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (179#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (179#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (179#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (179#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (180#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (180#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (181#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div.vhd:231]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         14Maximum latency of core = 28AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 14" [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:1694]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (181#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (181#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_ap_fdiv_14_no_dsp' (182#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/ip/doHistStretch_ap_fdiv_14_no_dsp.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_fdiv_32ns_32ns_32_16' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_sitofp_32s_32_6' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_sitofp_32s_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'doHistStretch_ap_sitofp_4_no_dsp' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/ip/doHistStretch_ap_sitofp_4_no_dsp.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd:232]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized8 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (183#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'mux4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'mux4' (184#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (184#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (184#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (184#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (185#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/norm_zero_det.vhd:249]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized50' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (185#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized50' (185#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (186#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/norm_zero_det.vhd:249]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized51' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized51' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized52' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized52' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/renorm_and_round_logic.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd:222]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized53' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/ebd8216f/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized53' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized54' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized54' (187#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (188#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd:222]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (189#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (190#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd:232]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      0C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         4Maximum latency of core = 6AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 4" [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:1694]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (190#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (190#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_ap_sitofp_4_no_dsp' (191#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/ip/doHistStretch_ap_sitofp_4_no_dsp.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch_sitofp_32s_32_6' (192#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch_sitofp_32s_32_6.v:11]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch.v:1188]
INFO: [Synth 8-256] done synthesizing module 'doHistStretch' (193#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHistStretch_v1_0/e58f0d7e/hdl/verilog/doHistStretch.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_doHistStretch_0_0' (194#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_doHistStretch_0_0/synth/design_1_doHistStretch_0_0.v:57]
WARNING: [Synth 8-350] instance 'doHistStretch_0' of module 'design_1_doHistStretch_0_0' requires 38 connections, but only 33 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:549]
INFO: [Synth 8-638] synthesizing module 'design_1_doHist_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_doHist_0_0/synth/design_1_doHist_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'doHist' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHist_v1_0/9ed80078/hdl/verilog/doHist.v:12]
INFO: [Synth 8-638] synthesizing module 'doHist_CRTL_BUS_s_axi' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHist_v1_0/9ed80078/hdl/verilog/doHist_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHist_v1_0/9ed80078/hdl/verilog/doHist_CRTL_BUS_s_axi.v:203]
INFO: [Synth 8-256] done synthesizing module 'doHist_CRTL_BUS_s_axi' (195#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHist_v1_0/9ed80078/hdl/verilog/doHist_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHist_v1_0/9ed80078/hdl/verilog/doHist.v:307]
INFO: [Synth 8-256] done synthesizing module 'doHist' (196#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/doHist_v1_0/9ed80078/hdl/verilog/doHist.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_doHist_0_0' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_doHist_0_0/synth/design_1_doHist_0_0.v:57]
WARNING: [Synth 8-350] instance 'doHist_0' of module 'design_1_doHist_0_0' requires 36 connections, but only 35 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:583]
INFO: [Synth 8-638] synthesizing module 'design_1_doHist_0_bram_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_doHist_0_bram_0/synth/design_1_doHist_0_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (197#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'design_1_doHist_0_bram_0' (198#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_doHist_0_bram_0/synth/design_1_doHist_0_bram_0.vhd:78]
WARNING: [Synth 8-689] width (13) of port connection 'addrb' does not match port width (32) of module 'design_1_doHist_0_bram_0' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:621]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_4_processing_system7' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
INFO: [Synth 8-638] synthesizing module 'BUFG' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (199#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2217]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (200#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2220]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2222]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2224]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2225]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2229]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2230]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (201#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_4_processing_system7' (202#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_4_processing_system7' requires 686 connections, but only 673 given [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:443]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (203#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_ARID' does not match port width (6) of module 'design_1_processing_system7_0_0' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:704]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_AWID' does not match port width (6) of module 'design_1_processing_system7_0_0' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:715]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_WID' does not match port width (6) of module 'design_1_processing_system7_0_0' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:735]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 114 connections, but only 105 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:636]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:1525]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_VG7ZLK' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:3260]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (203#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (203#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (203#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (203#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (203#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (203#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (203#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (204#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (205#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (206#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (207#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (208#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (209#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (209#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (210#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (211#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (212#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (212#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (212#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (213#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (213#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (213#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (213#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (213#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (213#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (213#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (213#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (214#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (214#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (215#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 60 connections, but only 57 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:3495]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_VG7ZLK' (216#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:3260]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_180AW1Y' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:3555]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (217#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 60 connections, but only 58 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:3794]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_180AW1Y' (218#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:3555]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_WNEIF9' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:3855]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (219#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_3' requires 60 connections, but only 58 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:4094]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_WNEIF9' (220#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:3855]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_16UK5X7' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:4155]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_16UK5X7' (221#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:4155]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_XHLMRM' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:4413]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_4' (222#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_4' requires 60 connections, but only 58 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:4652]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_XHLMRM' (223#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:4413]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_156Q4UY' [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:4713]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/synth/design_1_auto_pc_5.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' (223#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_5' (224#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/synth/design_1_auto_pc_5.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_5' requires 79 connections, but only 77 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:5028]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_156Q4UY' (225#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:4713]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (225#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (225#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (225#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (225#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (225#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (225#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_arbiter_resp' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_arbiter_resp' (226#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16753]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (227#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:16753]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized2' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized2' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized0' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized0' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (227#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (228#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (229#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:1525]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_50M_1' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/synth/design_1_rst_processing_system7_0_50M_1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'SRL16' [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (230#1) [A:/Vivado/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'lpf' (231#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (232#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (233#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (234#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_50M_1' (235#1) [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/synth/design_1_rst_processing_system7_0_50M_1.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_50M' of module 'design_1_rst_processing_system7_0_50M_1' requires 10 connections, but only 7 given [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:897]
INFO: [Synth 8-256] done synthesizing module 'design_1' (236#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (237#1) [A:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:18:43 ; elapsed = 00:22:55 . Memory (MB): peak = 692.387 ; gain = 559.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/ebbf7913/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 1020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from A:/Vivado/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from A:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from A:/Vivado/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/doHistStretch_0/inst/doHistStretch_fdiv_32ns_32ns_32_16_U1/doHistStretch_ap_fdiv_14_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_exp.vhd:344]
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/doHistStretch_0/inst/doHistStretch_fdiv_32ns_32ns_32_16_U1/doHistStretch_ap_fdiv_14_no_dsp_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/flt_div/flt_div_exp.vhd:359]

Processing XDC Constraints
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_1/design_1_rst_processing_system7_0_50M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 180 instances were transformed.
  FDE => FDRE: 16 instances
  FDR => FDRE: 31 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  FDS => FDSE: 17 instances
  MUXCY_L => MUXCY: 89 instances
  SRL16 => SRL16E: 1 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:19:42 ; elapsed = 00:26:16 . Memory (MB): peak = 900.465 ; gain = 767.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for axi_dma_0. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for axi_mem_intercon. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for rst_processing_system7_0_50M. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for processing_system7_0_axi_periph. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for doHist_0. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for doHistStretch_0. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for axis_broadcaster_0. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for xbar. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for xbar. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for doHist_0_bram. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for axi_bram_ctrl_0. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for axi_timer_0. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for auto_us. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for auto_us. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for inst. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true for U0. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for inst. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property DONT_TOUCH = true for inst. (constraint file  A:/FYP/HLSTutorials/project_hist/project_hist.runs/synth_1/dont_touch.xdc, line 118).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:19:46 ; elapsed = 00:26:21 . Memory (MB): peak = 900.465 ; gain = 767.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:19:46 ; elapsed = 00:26:21 . Memory (MB): peak = 900.465 ; gain = 767.367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_lite_if.vhd:339]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_lite_if.vhd:1110]
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:631]
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:213]
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-4471] merging register 'sig_sstrb_stop_mask_reg[0:0]' into 'sig_stop_request_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:248]
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'doHistStretch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/48b3f032/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'one-hot' in module 'rd_chnl'
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_register.vhd:130]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_s2mm_realign'
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:317]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:959]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:868]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:939]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma.vhd:868]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:258]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized3 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:258]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized8 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/carry_chain.vhd:258]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/shared/renorm_and_round_logic.vhd:278]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/d1c50545/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'doHistStretch'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:20:06 ; elapsed = 00:26:43 . Memory (MB): peak = 900.465 ; gain = 767.367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_pcc.vhd:989]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:713]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:217]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:212]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1688]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:1191]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:2171]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1423]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:211]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1042]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1707]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1760]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_ibttcc.vhd:891]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:217]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:212]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:252]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:247]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:438]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:217]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_skid_buf.vhd:212]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1367]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/730c4577/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/33f05f7c/hdl/src/vhdl/axi_dma_reset.vhd:271]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [a:/FYP/HLSTutorials/project_hist/project_hist.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:20:16 ; elapsed = 00:26:53 . Memory (MB): peak = 900.465 ; gain = 767.367
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:20:16 ; elapsed = 00:26:53 . Memory (MB): peak = 900.465 ; gain = 767.367
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[15] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[14] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[13] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[12] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[11] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[10] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[9] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[8] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[7] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[6] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_drr_reg_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_okay_reg_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_okay_reg_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_xfer_cmplt_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[7] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[6] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[5] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[4] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_tag_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_reg[3] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_reg[2] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_reg[1] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_src_align_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_dest_align_reg_reg[0] ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_drr_reg_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_drr_reg_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module axi_dma__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:20:43 ; elapsed = 00:27:23 . Memory (MB): peak = 900.465 ; gain = 767.367
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:20:43 ; elapsed = 00:27:23 . Memory (MB): peak = 900.465 ; gain = 767.367
Finished Parallel Section  : Time (s): cpu = 00:20:43 ; elapsed = 00:27:23 . Memory (MB): peak = 900.465 ; gain = 767.367
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:21:31 ; elapsed = 00:28:26 . Memory (MB): peak = 1051.289 ; gain = 918.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:21:38 ; elapsed = 00:28:34 . Memory (MB): peak = 1081.941 ; gain = 948.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:22:19 ; elapsed = 00:29:24 . Memory (MB): peak = 1133.172 ; gain = 1000.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 13 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design design_1_auto_pc_1 has 4 max_fanout violations that cannot be satisfied.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 13 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design design_1_auto_pc_2 has 4 max_fanout violations that cannot be satisfied.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 1 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 13 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design design_1_auto_pc_3 has 4 max_fanout violations that cannot be satisfied.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4617] Design design_1_auto_pc_4 has 4 max_fanout violations that cannot be satisfied.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:22:29 ; elapsed = 00:29:34 . Memory (MB): peak = 1133.172 ; gain = 1000.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:22:29 ; elapsed = 00:29:35 . Memory (MB): peak = 1133.172 ; gain = 1000.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:22:37 ; elapsed = 00:29:43 . Memory (MB): peak = 1133.172 ; gain = 1000.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   159|
|4     |DSP48E1    |     1|
|5     |DSP48E1_1  |     1|
|6     |DSP48E1_2  |     1|
|7     |GND        |     4|
|8     |LUT1       |   433|
|9     |LUT2       |   980|
|10    |LUT3       |  2793|
|11    |LUT4       |   983|
|12    |LUT5       |  1244|
|13    |LUT6       |  2273|
|14    |MUXCY      |   815|
|15    |MUXCY_L    |   230|
|16    |MUXF7      |    66|
|17    |PS7        |     1|
|18    |RAM32M     |     4|
|19    |RAM32X1D   |     1|
|20    |RAMB36E1   |     2|
|21    |RAMB36E1_1 |     2|
|22    |SRL16      |     1|
|23    |SRL16E     |   119|
|24    |SRLC16E    |    58|
|25    |SRLC32E    |   267|
|26    |VCC        |     2|
|27    |XORCY      |   993|
|28    |FDCE       |    66|
|29    |FDE        |    16|
|30    |FDPE       |    33|
|31    |FDR        |    21|
|32    |FDRE       |  9179|
|33    |FDS        |    17|
|34    |FDSE       |   302|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:22:38 ; elapsed = 00:29:44 . Memory (MB): peak = 1133.172 ; gain = 1000.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:22:38 ; elapsed = 00:29:44 . Memory (MB): peak = 1133.172 ; gain = 1000.074
INFO: [Netlist 29-17] Analyzing 1449 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 438 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 313 instances
  FDE => FDRE: 16 instances
  FDR => FDRE: 21 instances
  FDS => FDSE: 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 58 instances
  SRLC32E => SRL16E: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
1775 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:22:39 ; elapsed = 00:28:22 . Memory (MB): peak = 1150.242 ; gain = 905.855
# write_checkpoint design_1_wrapper.dcp
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1150.242 ; gain = 0.000
# report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1150.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 01 23:49:30 2017...
