library ieee;
use ieee.std_logic_1164.all;

entity top_level is
	port ( mem_data_bus_in:				in std_logic_vector(11 downto 0);
			 mem_data_bus_out:			out std_logic_vector(11 downto 0);
			 mem_addr_bus_in:				in std_logic
	);
end top_level;

architecture rtl of top_level is
component 
begin

end rtl;