(PCB Pacman___placa
 (parser
  (host_cad ARES)
  (host_version 8.13 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -0.10160 -0.10160 45.10160 45.10160))
  (boundary (path signal 0.20320 0.00000 0.00000 45.00000 0.00000 45.00000 45.00000
   0.00000 45.00000 0.00000 0.00000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
    PS2
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-SIL15_J1" (place J1 11.00000 19.60000 front 90))
  (component "CONN-SIL15_J6" (place J6 27.00000 19.60000 front 270))
  (component "CONN-SIL2_J5" (place J5 4.60000 8.25899 front 270))
  (component "CONN-SIL4_J7" (place J7 33.30000 12.86000 front 270))
  (component "ELEC-RAD10_C1" (place C1 5.40000 31.70000 front -270))
  (component "CONN-SIL2_J3" (place J3 40.52172 31.18101 front -90))
  (component "CONN-SIL2_J4" (place J4 40.60000 40.34000 front -90))
  (component "CONN-SIL2_J8" (place J8 40.50000 22.04000 front -90))
  (component "CONN-SIL2_J9" (place J9 40.80000 12.04000 front -90))
  (component RES40_R1 (place R1 13.70000 29.00000 front -270))
  (component RES40_R2 (place R2 21.20000 29.00000 front -270))
  (component RES40_R3 (place R3 18.70000 29.00000 front -270))
  (component RES40_R4 (place R4 16.20000 29.00000 front -270))
  (component "CONN-SIL6_J2" (place J2 5.30000 13.60000 front 90))
  (component TO92/18_Q1 (place Q1 32.50000 32.20000 front 270))
 )
 (library
  (image "CONN-SIL15_J1" (side front)
   (outline (rect TOP -19.15160 -1.37160 19.15160 1.37160))
   (pin PS0 (rotate 0) 0 -17.78000 0.00000)
   (pin PS0 (rotate 0) 1 -15.24000 0.00000)
   (pin PS0 (rotate 0) 2 -12.70000 0.00000)
   (pin PS0 (rotate 0) 3 -10.16000 0.00000)
   (pin PS0 (rotate 0) 4 -7.62000 0.00000)
   (pin PS0 (rotate 0) 5 -5.08000 0.00000)
   (pin PS0 (rotate 0) 6 -2.54000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 2.54000 0.00000)
   (pin PS0 (rotate 0) 9 5.08000 0.00000)
   (pin PS0 (rotate 0) 10 7.62000 0.00000)
   (pin PS0 (rotate 0) 11 10.16000 0.00000)
   (pin PS0 (rotate 0) 12 12.70000 0.00000)
   (pin PS0 (rotate 0) 13 15.24000 0.00000)
   (pin PS0 (rotate 0) 14 17.78000 0.00000)
  )
  (image "CONN-SIL15_J6" (side front)
   (outline (rect TOP -19.15160 -1.37160 19.15160 1.37160))
   (pin PS0 (rotate 0) 0 -17.78000 0.00000)
   (pin PS0 (rotate 0) 1 -15.24000 0.00000)
   (pin PS0 (rotate 0) 2 -12.70000 0.00000)
   (pin PS0 (rotate 0) 3 -10.16000 0.00000)
   (pin PS0 (rotate 0) 4 -7.62000 0.00000)
   (pin PS0 (rotate 0) 5 -5.08000 0.00000)
   (pin PS0 (rotate 0) 6 -2.54000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 2.54000 0.00000)
   (pin PS0 (rotate 0) 9 5.08000 0.00000)
   (pin PS0 (rotate 0) 10 7.62000 0.00000)
   (pin PS0 (rotate 0) 11 10.16000 0.00000)
   (pin PS0 (rotate 0) 12 12.70000 0.00000)
   (pin PS0 (rotate 0) 13 15.24000 0.00000)
   (pin PS0 (rotate 0) 14 17.78000 0.00000)
  )
  (image "CONN-SIL2_J5" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL4_J7" (side front)
   (outline (rect TOP -1.37160 -1.37160 8.99160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
  )
  (image "ELEC-RAD10_C1" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS1 (rotate 270) 0 0.00000 0.00000)
   (pin PS1 (rotate 270) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J3" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J4" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J8" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J9" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS1 (rotate 90) 0 0.00000 0.00000)
   (pin PS1 (rotate 90) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS1 (rotate 90) 0 0.00000 0.00000)
   (pin PS1 (rotate 90) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS1 (rotate 90) 0 0.00000 0.00000)
   (pin PS1 (rotate 90) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS1 (rotate 90) 0 0.00000 0.00000)
   (pin PS1 (rotate 90) 1 10.16000 0.00000)
  )
  (image "CONN-SIL6_J2" (side front)
   (outline (rect TOP -1.37160 -1.37160 14.07160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image TO92/18_Q1 (side front)
   (outline (rect TOP -2.64160 -1.37160 2.64160 2.64160))
   (pin PS3 (rotate 0) 0 -1.27000 0.00000)
   (pin PS3 (rotate 0) 1 0.00000 1.27000)
   (pin PS3 (rotate 0) 2 1.27000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 4.50000 0 0))
   (shape (circle I1 4.50000 0 0))
   (shape (circle I2 4.50000 0 0))
   (shape (circle I3 4.50000 0 0))
   (shape (circle I4 4.50000 0 0))
   (shape (circle I5 4.50000 0 0))
   (shape (circle I6 4.50000 0 0))
   (shape (circle I7 4.50000 0 0))
   (shape (circle I8 4.50000 0 0))
   (shape (circle I9 4.50000 0 0))
   (shape (circle I10 4.50000 0 0))
   (shape (circle I11 4.50000 0 0))
   (shape (circle I12 4.50000 0 0))
   (shape (circle I13 4.50000 0 0))
   (shape (circle I14 4.50000 0 0))
   (shape (circle BOT 4.50000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
 )
 (network
  (net "#00040"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J3-0 R2-1)
  )
  (net "#00043"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J4-0 R3-1)
  )
  (net "#00046"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J8-0 R4-1)
  )
  (net "#00049"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J9-0 R1-1)
  )
  (net "3V3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-13)
  )
  (net "A0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-11)
  )
  (net "A1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-10)
  )
  (net "D10"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-2)
  )
  (net "D13"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-14)
  )
  (net "D6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-6)
  )
  (net "D7"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-5)
  )
  (net "D8"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-4)
  )
  (net "D9"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-3)
  )
  (net "ENA"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-9 J2-5)
  )
  (net "ENB"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-4 J2-0)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-1 J6-11 J5-0 J7-1 C1-1 J3-1 J4-1 J8-1 J9-1)
  )
  (net "IN1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-8 J2-4)
  )
  (net "IN2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-7 J2-3)
  )
  (net "IN3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-6 J2-2)
  )
  (net "IN4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-5 J2-1)
  )
  (net "IRQ"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-0 Q1-1)
  )
  (net "OUTIR"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R1-0 R2-0 R3-0 R4-0 Q1-2)
  )
  (net "REF"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-12)
  )
  (net "RX"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-14 J7-3)
  )
  (net "TX"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J6-13 J7-2)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-3 J7-0 Q1-0)
  )
  (net "VPOW"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-0 J5-1 C1-0)
  )
  (class POWER
   "3V3"
   "GND"
   "VCC/VDD"
   "VPOW"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00040"
   "#00043"
   "#00046"
   "#00049"
   "A0"
   "A1"
   "D10"
   "D13"
   "D6"
   "D7"
   "D8"
   "D9"
   "ENA"
   "ENB"
   "IN1"
   "IN2"
   "IN3"
   "IN4"
   "IRQ"
   "OUTIR"
   "REF"
   "RX"
   "TX"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path BOT 0.63499 27.00000 1.82000 29.88000 1.82000 33.30000 5.24000) (net "RX")
  )
  (via PS2 5.00000 40.00000 (net {NC-1}) (type protect))
  (via PS2 40.00000 5.00000 (net {NC-2}) (type protect))
 )
)
