

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Tue Jun  4 20:26:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   28|   28|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     36|       0|   1757|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|     15|    1366|   1152|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    465|
|Register         |        -|      -|    1159|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|     51|    2525|   3374|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|     23|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |rcReceiver_CTRL_s_axi_U   |rcReceiver_CTRL_s_axi   |        2|      0|  116|  110|
    |rcReceiver_OUT_r_m_axi_U  |rcReceiver_OUT_r_m_axi  |        2|      0|  537|  677|
    |rcReceiver_TEST_s_axi_U   |rcReceiver_TEST_s_axi   |        8|      0|  110|  110|
    |rcReceiver_mul_39bkb_U1   |rcReceiver_mul_39bkb    |        0|      5|  201|   85|
    |rcReceiver_mul_39bkb_U2   |rcReceiver_mul_39bkb    |        0|      5|  201|   85|
    |rcReceiver_mul_39bkb_U3   |rcReceiver_mul_39bkb    |        0|      5|  201|   85|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |       12|     15| 1366| 1152|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul1_fu_1151_p2                     |     *    |      4|  0|  28|          38|          39|
    |mul3_fu_1684_p2                     |     *    |      4|  0|  28|          38|          39|
    |mul_fu_1742_p2                      |     *    |      4|  0|  28|          38|          39|
    |p_Val2_11_fu_1509_p2                |     *    |      4|  0|  22|          33|          13|
    |p_Val2_14_fu_1606_p2                |     *    |      4|  0|  22|          33|          13|
    |p_Val2_1_fu_894_p2                  |     *    |      4|  0|  22|          33|          13|
    |p_Val2_3_fu_990_p2                  |     *    |      4|  0|  22|          33|          14|
    |p_Val2_5_fu_1103_p2                 |     *    |      4|  0|  22|          33|          14|
    |p_Val2_7_fu_1357_p2                 |     *    |      4|  0|  22|          33|          14|
    |p_Val2_22_fu_1479_p2                |     +    |      0|  0|  23|          16|          15|
    |p_Val2_8_fu_1334_p2                 |     +    |      0|  0|  23|          16|          15|
    |p_Val2_9_fu_1667_p2                 |     +    |      0|  0|  23|          16|          15|
    |r_V_1_fu_964_p2                     |     +    |      0|  0|  32|          25|          22|
    |r_V_2_fu_1060_p2                    |     +    |      0|  0|  32|          25|          22|
    |r_V_3_fu_1240_p2                    |     +    |      0|  0|  32|          25|          22|
    |r_V_4_fu_1427_p2                    |     +    |      0|  0|  32|          25|          22|
    |r_V_5_fu_1579_p2                    |     +    |      0|  0|  32|          25|          22|
    |r_V_fu_860_p2                       |     +    |      0|  0|  32|          25|          22|
    |tmp_28_fu_1917_p2                   |     +    |      0|  0|  39|          32|           1|
    |tmp_s_fu_1901_p2                    |     +    |      0|  0|  39|          32|           1|
    |neg_mul1_fu_1259_p2                 |     -    |      0|  0|  84|           1|          77|
    |neg_mul2_fu_1301_p2                 |     -    |      0|  0|  86|           1|          79|
    |neg_mul3_fu_1446_p2                 |     -    |      0|  0|  86|           1|          79|
    |neg_mul4_fu_1694_p2                 |     -    |      0|  0|  84|           1|          77|
    |neg_mul5_fu_1634_p2                 |     -    |      0|  0|  86|           1|          79|
    |neg_mul_fu_1794_p2                  |     -    |      0|  0|  84|           1|          77|
    |neg_ti1_fu_1284_p2                  |     -    |      0|  0|  23|           1|          16|
    |neg_ti2_fu_1322_p2                  |     -    |      0|  0|  23|           1|          16|
    |neg_ti3_fu_1467_p2                  |     -    |      0|  0|  23|           1|          16|
    |neg_ti4_fu_1655_p2                  |     -    |      0|  0|  23|           1|          16|
    |neg_ti9_fu_1725_p2                  |     -    |      0|  0|  21|           1|          15|
    |neg_ti_fu_1815_p2                   |     -    |      0|  0|  21|           1|          15|
    |ap_block_state17_pp0_stage16_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1660                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_483                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_752                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_758                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_764                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_770                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_776                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_614_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1849_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |icmp_fu_1784_p2                     |   icmp   |      0|  0|   9|           3|           1|
    |tmp_135_1_fu_918_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_135_2_fu_1014_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_135_3_fu_1194_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_137_4_fu_1381_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_137_5_fu_1533_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_138_1_fu_924_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_138_2_fu_1020_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_138_3_fu_1200_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_139_4_fu_1387_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_139_5_fu_1539_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_1_i6_fu_1860_p2                 |   icmp   |      0|  0|  13|          15|          13|
    |tmp_29_fu_814_p2                    |   icmp   |      0|  0|  13|          11|           8|
    |tmp_30_fu_820_p2                    |   icmp   |      0|  0|  13|          11|           9|
    |tmp_9_fu_608_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |tmp_fu_577_p2                       |   icmp   |      0|  0|  11|           8|           4|
    |tmp_12_fu_693_p2                    |    or    |      0|  0|  10|          10|          10|
    |tmp_25_fu_794_p2                    |    or    |      0|  0|   9|           9|           9|
    |tmp_31_fu_826_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_37_fu_930_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_39_fu_1026_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_41_fu_1206_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_43_fu_1393_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_45_fu_1545_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_Val2_21_fu_1294_p3                |  select  |      0|  0|  16|           1|          16|
    |p_v1_v_fu_1316_p3                   |  select  |      0|  0|  16|           1|          16|
    |p_v2_v_fu_1461_p3                   |  select  |      0|  0|  16|           1|          16|
    |p_v3_v_fu_1649_p3                   |  select  |      0|  0|  16|           1|          16|
    |p_v4_v_fu_1718_p3                   |  select  |      0|  0|  15|           1|          15|
    |p_v5_v_fu_1809_p3                   |  select  |      0|  0|  15|           1|          15|
    |p_v_v_fu_1274_p3                    |  select  |      0|  0|  15|           1|          15|
    |tmp_103_cast_fu_1865_p3             |  select  |      0|  0|   2|           1|           1|
    |tmp_32_cast_fu_832_p3               |  select  |      0|  0|   9|           1|           8|
    |tmp_32_fu_840_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_40_fu_944_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_47_cast_fu_936_p3               |  select  |      0|  0|   9|           1|           8|
    |tmp_60_fu_1328_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_61_fu_1040_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_66_fu_1473_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_67_cast_fu_1032_p3              |  select  |      0|  0|   9|           1|           8|
    |tmp_67_fu_1220_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_72_fu_1661_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_73_fu_1407_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_76_cast_fu_1212_p3              |  select  |      0|  0|   9|           1|           8|
    |tmp_78_fu_1559_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_83_fu_1821_p3                   |  select  |      0|  0|  15|           1|          15|
    |tmp_85_cast_fu_1399_p3              |  select  |      0|  0|   9|           1|           8|
    |tmp_86_fu_1777_p3                   |  select  |      0|  0|   3|           1|           3|
    |tmp_88_fu_1872_p3                   |  select  |      0|  0|   3|           1|           2|
    |tmp_94_cast_fu_1551_p3              |  select  |      0|  0|   9|           1|           8|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     36|  0|1757|         816|        1387|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |OUT_r_WDATA                             |   38|          7|   16|        112|
    |OUT_r_blk_n_AW                          |    9|          2|    1|          2|
    |OUT_r_blk_n_B                           |    9|          2|    1|          2|
    |OUT_r_blk_n_W                           |    9|          2|    1|          2|
    |SBUS_data_address0                      |   56|         13|    5|         65|
    |ap_NS_iter0_fsm                         |  113|         24|   23|        552|
    |ap_NS_iter1_fsm                         |   41|          8|    7|         56|
    |ap_phi_mux_p_Val2_23_phi_fu_522_p4      |   15|          3|   11|         33|
    |ap_phi_reg_pp0_iter0_p_Val2_16_reg_528  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_17_reg_537  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_18_reg_547  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_19_reg_557  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_20_reg_567  |    9|          2|   11|         22|
    |ap_sig_ioackin_OUT_r_AWREADY            |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY             |    9|          2|    1|          2|
    |test_V_address0                         |   56|         13|   12|        156|
    |test_V_d0                               |   56|         13|   32|        416|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  465|        101|  166|       1510|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |SBUS_data_load_1_reg_1986               |   8|   0|    8|          0|
    |SBUS_data_load_2_reg_1996               |   8|   0|    8|          0|
    |SBUS_data_load_3_reg_1934               |   8|   0|    8|          0|
    |SBUS_data_load_4_reg_1945               |   8|   0|    8|          0|
    |SBUS_data_load_5_reg_2007               |   8|   0|    8|          0|
    |SBUS_data_load_6_reg_2018               |   8|   0|    8|          0|
    |SBUS_data_load_7_reg_1955               |   8|   0|    8|          0|
    |SBUS_data_load_8_reg_1971               |   8|   0|    8|          0|
    |SBUS_data_load_9_reg_2029               |   8|   0|    8|          0|
    |ap_CS_iter0_fsm                         |  23|   0|   23|          0|
    |ap_CS_iter1_fsm                         |   7|   0|    7|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_16_reg_528  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_17_reg_537  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_18_reg_547  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_19_reg_557  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_20_reg_567  |  11|   0|   11|          0|
    |ap_reg_ioackin_OUT_r_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY             |   1|   0|    1|          0|
    |channels_0                              |  11|   0|   11|          0|
    |channels_1                              |  11|   0|   11|          0|
    |channels_2                              |  11|   0|   11|          0|
    |channels_3                              |  11|   0|   11|          0|
    |channels_4                              |  11|   0|   11|          0|
    |channels_5                              |  11|   0|   11|          0|
    |errors                                  |  32|   0|   32|          0|
    |icmp1_reg_2408                          |   1|   0|    1|          0|
    |icmp_reg_2388                           |   1|   0|    1|          0|
    |lost                                    |  32|   0|   32|          0|
    |mul1_reg_2195                           |  64|   0|   77|         13|
    |mul2_reg_2205                           |  79|   0|   79|          0|
    |mul3_reg_2360                           |  64|   0|   77|         13|
    |mul4_reg_2248                           |  79|   0|   79|          0|
    |mul5_reg_2322                           |  79|   0|   79|          0|
    |mul_reg_2377                            |  64|   0|   77|         13|
    |or_cond_reg_2074                        |   1|   0|    1|          0|
    |or_cond_reg_2074_pp0_iter0_reg          |   1|   0|    1|          0|
    |p_Val2_12_reg_2423                      |   2|   0|   15|         13|
    |p_Val2_17_reg_537                       |  11|   0|   11|          0|
    |p_Val2_18_reg_547                       |  11|   0|   11|          0|
    |p_Val2_19_reg_557                       |  11|   0|   11|          0|
    |p_Val2_20_reg_567                       |  11|   0|   11|          0|
    |p_Val2_21_reg_2236                      |  16|   0|   16|          0|
    |p_Val2_22_reg_2285                      |  16|   0|   16|          0|
    |p_Val2_8_reg_2242                       |  16|   0|   16|          0|
    |p_Val2_9_reg_2354                       |  16|   0|   16|          0|
    |r_V_1_reg_2128                          |  12|   0|   25|         13|
    |r_V_2_reg_2154                          |  12|   0|   25|         13|
    |r_V_3_reg_2221                          |  12|   0|   25|         13|
    |r_V_4_reg_2270                          |  12|   0|   25|         13|
    |r_V_5_reg_2307                          |  12|   0|   25|         13|
    |r_V_reg_2103                            |  12|   0|   25|         13|
    |tmp_27_reg_2113                         |   1|   0|    1|          0|
    |tmp_27_reg_2113_pp0_iter0_reg           |   1|   0|    1|          0|
    |tmp_33_reg_2117                         |  25|   0|   25|          0|
    |tmp_34_reg_2122                         |   1|   0|    1|          0|
    |tmp_36_reg_2200                         |  15|   0|   15|          0|
    |tmp_42_reg_2143                         |  26|   0|   26|          0|
    |tmp_44_reg_2148                         |   1|   0|    1|          0|
    |tmp_59_reg_2210                         |  16|   0|   16|          0|
    |tmp_62_reg_2174                         |  26|   0|   26|          0|
    |tmp_63_reg_2179                         |   1|   0|    1|          0|
    |tmp_65_reg_2253                         |  16|   0|   16|          0|
    |tmp_68_reg_2259                         |  26|   0|   26|          0|
    |tmp_69_reg_2264                         |   1|   0|    1|          0|
    |tmp_71_reg_2327                         |  16|   0|   16|          0|
    |tmp_74_reg_2296                         |  25|   0|   25|          0|
    |tmp_75_reg_2301                         |   1|   0|    1|          0|
    |tmp_79_reg_2333                         |  25|   0|   25|          0|
    |tmp_80_reg_2338                         |   1|   0|    1|          0|
    |tmp_82_reg_2382                         |  15|   0|   15|          0|
    |tmp_83_reg_2403                         |  15|   0|   15|          0|
    |tmp_reg_1981                            |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1159|   0| 1289|        130|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  rcReceiver  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

