

================================================================
== Vivado HLS Report for 'mmult'
================================================================
* Date:           Tue Feb 19 11:49:37 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mmult
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2217|  2217|  2217|  2217|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         2|          1|          1|  1024|    yes   |
        |- Loop 2  |  1189|  1189|       167|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 167


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 172
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 167, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	172  / (exitcond_flatten1)
	6  / (!exitcond_flatten1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	5  / true
172 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %A) nounwind, !map !7"   --->   Operation 173 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %B) nounwind, !map !13"   --->   Operation 174 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %C) nounwind, !map !17"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @mmult_str) nounwind"   --->   Operation 176 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%Abuf_0 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 177 'alloca' 'Abuf_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%Abuf_1 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 178 'alloca' 'Abuf_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%Abuf_2 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 179 'alloca' 'Abuf_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%Abuf_3 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 180 'alloca' 'Abuf_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%Abuf_4 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 181 'alloca' 'Abuf_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%Abuf_5 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 182 'alloca' 'Abuf_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%Abuf_6 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 183 'alloca' 'Abuf_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%Abuf_7 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 184 'alloca' 'Abuf_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%Abuf_8 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 185 'alloca' 'Abuf_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%Abuf_9 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 186 'alloca' 'Abuf_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%Abuf_10 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 187 'alloca' 'Abuf_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%Abuf_11 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 188 'alloca' 'Abuf_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%Abuf_12 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 189 'alloca' 'Abuf_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%Abuf_13 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 190 'alloca' 'Abuf_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%Abuf_14 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 191 'alloca' 'Abuf_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%Abuf_15 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 192 'alloca' 'Abuf_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%Bbuf_0 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 193 'alloca' 'Bbuf_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%Bbuf_1 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 194 'alloca' 'Bbuf_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%Bbuf_2 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 195 'alloca' 'Bbuf_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%Bbuf_3 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 196 'alloca' 'Bbuf_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%Bbuf_4 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 197 'alloca' 'Bbuf_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%Bbuf_5 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 198 'alloca' 'Bbuf_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%Bbuf_6 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 199 'alloca' 'Bbuf_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%Bbuf_7 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 200 'alloca' 'Bbuf_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%Bbuf_8 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 201 'alloca' 'Bbuf_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%Bbuf_9 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 202 'alloca' 'Bbuf_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%Bbuf_10 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 203 'alloca' 'Bbuf_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%Bbuf_11 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 204 'alloca' 'Bbuf_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%Bbuf_12 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 205 'alloca' 'Bbuf_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%Bbuf_13 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 206 'alloca' 'Bbuf_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%Bbuf_14 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 207 'alloca' 'Bbuf_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%Bbuf_15 = alloca [64 x float], align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 208 'alloca' 'Bbuf_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %B, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55]   --->   Operation 212 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (1.76ns)   --->   "br label %.preheader6" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:58]   --->   Operation 213 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %2 ]"   --->   Operation 214 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_cast4_mid2_v, %2 ]" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:58]   --->   Operation 215 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %j_1, %2 ]"   --->   Operation 216 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 217 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 218 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader6.preheader"   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.82ns)   --->   "%i_1 = add i6 1, %i" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:58]   --->   Operation 220 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %j, -32" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59]   --->   Operation 221 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (1.18ns)   --->   "%j_mid2 = select i1 %exitcond, i6 0, i6 %j" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59]   --->   Operation 222 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (1.18ns)   --->   "%i_cast4_mid2_v = select i1 %exitcond, i6 %i_1, i6 %i" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:58]   --->   Operation 223 'select' 'i_cast4_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%arrayNo1_cast_mid2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_cast4_mid2_v, i32 1, i32 5)" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:58]   --->   Operation 224 'partselect' 'arrayNo1_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59]   --->   Operation 225 'specregionbegin' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_mid2, i32 1, i32 5)" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59]   --->   Operation 226 'partselect' 'arrayNo_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i6 %j_mid2 to i1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59]   --->   Operation 227 'trunc' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.42ns)   --->   "switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 228 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.42>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 229 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 14)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 230 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 13)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 231 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 12)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 232 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 11)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 233 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 10)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 234 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 9)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 235 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 8)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 236 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 7)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 237 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 6)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 238 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 5)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 239 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 4)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 240 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 3)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 241 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 2)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 242 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 1)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 243 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 0)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "br label %1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 244 'br' <Predicate = (!exitcond_flatten & arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:63]   --->   Operation 245 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j_mid2, 1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59]   --->   Operation 246 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "br label %.preheader6" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59]   --->   Operation 247 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%tmp = shl i6 %i_cast4_mid2_v, 5" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:58]   --->   Operation 248 'shl' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%tmp_4_cast = zext i6 %tmp to i7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59]   --->   Operation 249 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%j_cast3_cast = zext i6 %j_mid2 to i7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 250 'zext' 'j_cast3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_5 = add i7 %tmp_4_cast, %j_cast3_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 251 'add' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i7 %tmp_5 to i32" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 252 'zext' 'tmp_5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%Bbuf_0_addr_2 = getelementptr [64 x float]* %Bbuf_0, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 253 'getelementptr' 'Bbuf_0_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%Bbuf_1_addr_2 = getelementptr [64 x float]* %Bbuf_1, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 254 'getelementptr' 'Bbuf_1_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%Bbuf_2_addr_2 = getelementptr [64 x float]* %Bbuf_2, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 255 'getelementptr' 'Bbuf_2_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%Bbuf_3_addr_2 = getelementptr [64 x float]* %Bbuf_3, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 256 'getelementptr' 'Bbuf_3_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%Bbuf_4_addr_2 = getelementptr [64 x float]* %Bbuf_4, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 257 'getelementptr' 'Bbuf_4_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%Bbuf_5_addr_2 = getelementptr [64 x float]* %Bbuf_5, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 258 'getelementptr' 'Bbuf_5_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%Bbuf_6_addr_2 = getelementptr [64 x float]* %Bbuf_6, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 259 'getelementptr' 'Bbuf_6_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%Bbuf_7_addr_2 = getelementptr [64 x float]* %Bbuf_7, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 260 'getelementptr' 'Bbuf_7_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%Bbuf_8_addr_2 = getelementptr [64 x float]* %Bbuf_8, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 261 'getelementptr' 'Bbuf_8_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%Bbuf_9_addr_2 = getelementptr [64 x float]* %Bbuf_9, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 262 'getelementptr' 'Bbuf_9_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%Bbuf_10_addr_2 = getelementptr [64 x float]* %Bbuf_10, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 263 'getelementptr' 'Bbuf_10_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%Bbuf_11_addr_2 = getelementptr [64 x float]* %Bbuf_11, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 264 'getelementptr' 'Bbuf_11_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%Bbuf_12_addr_2 = getelementptr [64 x float]* %Bbuf_12, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 265 'getelementptr' 'Bbuf_12_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%Bbuf_13_addr_2 = getelementptr [64 x float]* %Bbuf_13, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 266 'getelementptr' 'Bbuf_13_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%Bbuf_14_addr_2 = getelementptr [64 x float]* %Bbuf_14, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 267 'getelementptr' 'Bbuf_14_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%Bbuf_15_addr_2 = getelementptr [64 x float]* %Bbuf_15, i32 0, i32 %tmp_5_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 268 'getelementptr' 'Bbuf_15_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:60]   --->   Operation 269 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (3.63ns)   --->   "%A_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 270 'read' 'A_read' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_cast4_mid2_v, i1 %tmp_1)" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:58]   --->   Operation 271 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_7 = zext i7 %tmp_6 to i32" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 272 'zext' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%Abuf_0_addr = getelementptr [64 x float]* %Abuf_0, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 273 'getelementptr' 'Abuf_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%Abuf_1_addr = getelementptr [64 x float]* %Abuf_1, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 274 'getelementptr' 'Abuf_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%Abuf_2_addr = getelementptr [64 x float]* %Abuf_2, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 275 'getelementptr' 'Abuf_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%Abuf_3_addr = getelementptr [64 x float]* %Abuf_3, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 276 'getelementptr' 'Abuf_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%Abuf_4_addr = getelementptr [64 x float]* %Abuf_4, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 277 'getelementptr' 'Abuf_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%Abuf_5_addr = getelementptr [64 x float]* %Abuf_5, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 278 'getelementptr' 'Abuf_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%Abuf_6_addr = getelementptr [64 x float]* %Abuf_6, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 279 'getelementptr' 'Abuf_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%Abuf_7_addr = getelementptr [64 x float]* %Abuf_7, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 280 'getelementptr' 'Abuf_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%Abuf_8_addr = getelementptr [64 x float]* %Abuf_8, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 281 'getelementptr' 'Abuf_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%Abuf_9_addr = getelementptr [64 x float]* %Abuf_9, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 282 'getelementptr' 'Abuf_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%Abuf_10_addr = getelementptr [64 x float]* %Abuf_10, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 283 'getelementptr' 'Abuf_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%Abuf_11_addr = getelementptr [64 x float]* %Abuf_11, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 284 'getelementptr' 'Abuf_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%Abuf_12_addr = getelementptr [64 x float]* %Abuf_12, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 285 'getelementptr' 'Abuf_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%Abuf_13_addr = getelementptr [64 x float]* %Abuf_13, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 286 'getelementptr' 'Abuf_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%Abuf_14_addr = getelementptr [64 x float]* %Abuf_14, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 287 'getelementptr' 'Abuf_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%Abuf_15_addr = getelementptr [64 x float]* %Abuf_15, i32 0, i32 %tmp_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 288 'getelementptr' 'Abuf_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_14_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 289 'store' <Predicate = (arrayNo_cast == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 290 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_13_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 290 'store' <Predicate = (arrayNo_cast == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 291 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_12_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 291 'store' <Predicate = (arrayNo_cast == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 292 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_11_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 292 'store' <Predicate = (arrayNo_cast == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 293 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_10_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 293 'store' <Predicate = (arrayNo_cast == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 294 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_9_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 294 'store' <Predicate = (arrayNo_cast == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 295 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_8_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 295 'store' <Predicate = (arrayNo_cast == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 296 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_7_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 296 'store' <Predicate = (arrayNo_cast == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 297 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_6_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 297 'store' <Predicate = (arrayNo_cast == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 298 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_5_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 298 'store' <Predicate = (arrayNo_cast == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 299 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_4_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 299 'store' <Predicate = (arrayNo_cast == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 300 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_3_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 300 'store' <Predicate = (arrayNo_cast == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 301 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_2_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 301 'store' <Predicate = (arrayNo_cast == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 302 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_1_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 302 'store' <Predicate = (arrayNo_cast == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 303 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_0_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 303 'store' <Predicate = (arrayNo_cast == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 304 [1/1] (3.25ns)   --->   "store float %A_read, float* %Abuf_15_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61]   --->   Operation 304 'store' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 305 [1/1] (3.63ns)   --->   "%B_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 305 'read' 'B_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 306 [1/1] (1.42ns)   --->   "switch i5 %arrayNo1_cast_mid2, label %branch31 [
    i5 0, label %branch16
    i5 1, label %branch17
    i5 2, label %branch18
    i5 3, label %branch19
    i5 4, label %branch20
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
  ]" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 306 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 307 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_14_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 307 'store' <Predicate = (arrayNo1_cast_mid2 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 308 'br' <Predicate = (arrayNo1_cast_mid2 == 14)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_13_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 309 'store' <Predicate = (arrayNo1_cast_mid2 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 310 'br' <Predicate = (arrayNo1_cast_mid2 == 13)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_12_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 311 'store' <Predicate = (arrayNo1_cast_mid2 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 312 'br' <Predicate = (arrayNo1_cast_mid2 == 12)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_11_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 313 'store' <Predicate = (arrayNo1_cast_mid2 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 314 'br' <Predicate = (arrayNo1_cast_mid2 == 11)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_10_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 315 'store' <Predicate = (arrayNo1_cast_mid2 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 316 'br' <Predicate = (arrayNo1_cast_mid2 == 10)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_9_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 317 'store' <Predicate = (arrayNo1_cast_mid2 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 318 'br' <Predicate = (arrayNo1_cast_mid2 == 9)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_8_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 319 'store' <Predicate = (arrayNo1_cast_mid2 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 320 'br' <Predicate = (arrayNo1_cast_mid2 == 8)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_7_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 321 'store' <Predicate = (arrayNo1_cast_mid2 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 322 'br' <Predicate = (arrayNo1_cast_mid2 == 7)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_6_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 323 'store' <Predicate = (arrayNo1_cast_mid2 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 324 'br' <Predicate = (arrayNo1_cast_mid2 == 6)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_5_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 325 'store' <Predicate = (arrayNo1_cast_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 326 'br' <Predicate = (arrayNo1_cast_mid2 == 5)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_4_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 327 'store' <Predicate = (arrayNo1_cast_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 328 'br' <Predicate = (arrayNo1_cast_mid2 == 4)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_3_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 329 'store' <Predicate = (arrayNo1_cast_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 330 'br' <Predicate = (arrayNo1_cast_mid2 == 3)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_2_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 331 'store' <Predicate = (arrayNo1_cast_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 332 'br' <Predicate = (arrayNo1_cast_mid2 == 2)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_1_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 333 'store' <Predicate = (arrayNo1_cast_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 334 'br' <Predicate = (arrayNo1_cast_mid2 == 1)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_0_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 335 'store' <Predicate = (arrayNo1_cast_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 336 'br' <Predicate = (arrayNo1_cast_mid2 == 0)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (3.25ns)   --->   "store float %B_read, float* %Bbuf_15_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 337 'store' <Predicate = (arrayNo1_cast_mid2 != 0 & arrayNo1_cast_mid2 != 1 & arrayNo1_cast_mid2 != 2 & arrayNo1_cast_mid2 != 3 & arrayNo1_cast_mid2 != 4 & arrayNo1_cast_mid2 != 5 & arrayNo1_cast_mid2 != 6 & arrayNo1_cast_mid2 != 7 & arrayNo1_cast_mid2 != 8 & arrayNo1_cast_mid2 != 9 & arrayNo1_cast_mid2 != 10 & arrayNo1_cast_mid2 != 11 & arrayNo1_cast_mid2 != 12 & arrayNo1_cast_mid2 != 13 & arrayNo1_cast_mid2 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:62]   --->   Operation 338 'br' <Predicate = (arrayNo1_cast_mid2 != 0 & arrayNo1_cast_mid2 != 1 & arrayNo1_cast_mid2 != 2 & arrayNo1_cast_mid2 != 3 & arrayNo1_cast_mid2 != 4 & arrayNo1_cast_mid2 != 5 & arrayNo1_cast_mid2 != 6 & arrayNo1_cast_mid2 != 7 & arrayNo1_cast_mid2 != 8 & arrayNo1_cast_mid2 != 9 & arrayNo1_cast_mid2 != 10 & arrayNo1_cast_mid2 != 11 & arrayNo1_cast_mid2 != 12 & arrayNo1_cast_mid2 != 13 & arrayNo1_cast_mid2 != 14)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 339 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 339 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 6.07>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader5 ], [ 0, %.preheader.preheader ]"   --->   Operation 340 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ %i1_mid2, %.preheader5 ], [ 0, %.preheader.preheader ]" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 341 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%j2 = phi i6 [ %j_2, %.preheader5 ], [ 0, %.preheader.preheader ]"   --->   Operation 342 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i1, i1 false)" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 343 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_s = or i7 %tmp_8, 1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 344 'or' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_s)" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 345 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (1.88ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024"   --->   Operation 346 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (1.63ns)   --->   "%indvar_flatten_next1 = add i11 %indvar_flatten1, 1"   --->   Operation 347 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %3, label %.preheader5"   --->   Operation 348 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i1, 1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:66]   --->   Operation 349 'add' 'i_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %j2, -32" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 350 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (1.18ns)   --->   "%j2_mid2 = select i1 %exitcond1, i6 0, i6 %j2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 351 'select' 'j2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_2, i1 false)" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:66]   --->   Operation 352 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node Abuf_0_load_1_mid2)   --->   "%tmp_10 = or i7 %tmp_9, 1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:66]   --->   Operation 353 'or' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node Abuf_0_load_1_mid2)   --->   "%tmp_11 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_10)" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:66]   --->   Operation 354 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.99ns)   --->   "%Abuf_0_load_mid2_v = select i1 %exitcond1, i7 %tmp_9, i7 %tmp_8" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 355 'select' 'Abuf_0_load_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%Abuf_0_load_mid2 = zext i7 %Abuf_0_load_mid2_v to i32" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 356 'zext' 'Abuf_0_load_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%Abuf_0_addr_1 = getelementptr [64 x float]* %Abuf_0, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 357 'getelementptr' 'Abuf_0_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 358 [2/2] (3.25ns)   --->   "%Abuf_0_load = load float* %Abuf_0_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 358 'load' 'Abuf_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 359 [1/1] (0.69ns) (out node of the LUT)   --->   "%Abuf_0_load_1_mid2 = select i1 %exitcond1, i32 %tmp_11, i32 %tmp_4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 359 'select' 'Abuf_0_load_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (1.18ns)   --->   "%i1_mid2 = select i1 %exitcond1, i6 %i_2, i6 %i1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 360 'select' 'i1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%j2_cast1 = zext i6 %j2_mid2 to i32" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 361 'zext' 'j2_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%Bbuf_0_addr = getelementptr [64 x float]* %Bbuf_0, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 362 'getelementptr' 'Bbuf_0_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 363 [2/2] (3.25ns)   --->   "%Bbuf_0_load = load float* %Bbuf_0_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 363 'load' 'Bbuf_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 364 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j2_mid2, 1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 364 'add' 'j_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 365 [1/2] (3.25ns)   --->   "%Abuf_0_load = load float* %Abuf_0_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 365 'load' 'Abuf_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 366 [1/2] (3.25ns)   --->   "%Bbuf_0_load = load float* %Bbuf_0_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 366 'load' 'Bbuf_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 5.70>
ST_7 : Operation 367 [4/4] (5.70ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 367 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 5.70>
ST_8 : Operation 368 [3/4] (5.70ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 368 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 369 [2/4] (5.70ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 369 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%Abuf_0_addr_2 = getelementptr [64 x float]* %Abuf_0, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 370 'getelementptr' 'Abuf_0_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 371 [2/2] (3.25ns)   --->   "%Abuf_0_load_1 = load float* %Abuf_0_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 371 'load' 'Abuf_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%j2_cast1_cast = zext i6 %j2_mid2 to i7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 372 'zext' 'j2_cast1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (1.87ns)   --->   "%tmp_12 = add i7 %j2_cast1_cast, 32" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 373 'add' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i7 %tmp_12 to i32" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 374 'zext' 'tmp_16_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%Bbuf_0_addr_1 = getelementptr [64 x float]* %Bbuf_0, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 375 'getelementptr' 'Bbuf_0_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 376 [1/4] (5.70ns)   --->   "%term = fmul float %Abuf_0_load, %Bbuf_0_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 376 'fmul' 'term' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 377 [2/2] (3.25ns)   --->   "%Bbuf_0_load_1 = load float* %Bbuf_0_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 377 'load' 'Bbuf_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 9> <Delay = 7.25>
ST_11 : Operation 378 [1/2] (3.25ns)   --->   "%Abuf_0_load_1 = load float* %Abuf_0_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 378 'load' 'Abuf_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 379 [5/5] (7.25ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 379 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/2] (3.25ns)   --->   "%Bbuf_0_load_1 = load float* %Bbuf_0_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 380 'load' 'Bbuf_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 10> <Delay = 7.25>
ST_12 : Operation 381 [4/5] (7.25ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 381 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [4/4] (5.70ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 382 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 383 [3/5] (7.25ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 383 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [3/4] (5.70ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 384 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 385 [2/5] (7.25ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 385 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [2/4] (5.70ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 386 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%Abuf_1_addr_1 = getelementptr [64 x float]* %Abuf_1, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 387 'getelementptr' 'Abuf_1_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 388 [2/2] (3.25ns)   --->   "%Abuf_1_load = load float* %Abuf_1_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 388 'load' 'Abuf_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%Bbuf_1_addr = getelementptr [64 x float]* %Bbuf_1, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 389 'getelementptr' 'Bbuf_1_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 390 [1/5] (7.25ns)   --->   "%result_1 = fadd float %term, 0.000000e+00" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 390 'fadd' 'result_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/4] (5.70ns)   --->   "%term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 391 'fmul' 'term_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [2/2] (3.25ns)   --->   "%Bbuf_1_load = load float* %Bbuf_1_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 392 'load' 'Bbuf_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 393 [1/2] (3.25ns)   --->   "%Abuf_1_load = load float* %Abuf_1_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 393 'load' 'Abuf_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 394 [5/5] (7.25ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 394 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/2] (3.25ns)   --->   "%Bbuf_1_load = load float* %Bbuf_1_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 395 'load' 'Bbuf_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 396 [4/5] (7.25ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 396 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [4/4] (5.70ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 397 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 398 [3/5] (7.25ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 398 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 399 [3/4] (5.70ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 399 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 400 [2/5] (7.25ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 400 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 401 [2/4] (5.70ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 401 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%Abuf_1_addr_2 = getelementptr [64 x float]* %Abuf_1, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 402 'getelementptr' 'Abuf_1_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 403 [2/2] (3.25ns)   --->   "%Abuf_1_load_1 = load float* %Abuf_1_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 403 'load' 'Abuf_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%Bbuf_1_addr_1 = getelementptr [64 x float]* %Bbuf_1, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 404 'getelementptr' 'Bbuf_1_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 405 [1/5] (7.25ns)   --->   "%result_1_1 = fadd float %result_1, %term_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 405 'fadd' 'result_1_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 406 [1/4] (5.70ns)   --->   "%term_2 = fmul float %Abuf_1_load, %Bbuf_1_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 406 'fmul' 'term_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 407 [2/2] (3.25ns)   --->   "%Bbuf_1_load_1 = load float* %Bbuf_1_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 407 'load' 'Bbuf_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 408 [1/2] (3.25ns)   --->   "%Abuf_1_load_1 = load float* %Abuf_1_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 408 'load' 'Abuf_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 409 [5/5] (7.25ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 409 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 410 [1/2] (3.25ns)   --->   "%Bbuf_1_load_1 = load float* %Bbuf_1_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 410 'load' 'Bbuf_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 411 [4/5] (7.25ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 411 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 412 [4/4] (5.70ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 412 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 413 [3/5] (7.25ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 413 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 414 [3/4] (5.70ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 414 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 7.25>
ST_24 : Operation 415 [2/5] (7.25ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 415 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 416 [2/4] (5.70ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 416 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 7.25>
ST_25 : Operation 417 [1/1] (0.00ns)   --->   "%Abuf_2_addr_1 = getelementptr [64 x float]* %Abuf_2, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 417 'getelementptr' 'Abuf_2_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 418 [2/2] (3.25ns)   --->   "%Abuf_2_load = load float* %Abuf_2_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 418 'load' 'Abuf_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 419 [1/1] (0.00ns)   --->   "%Bbuf_2_addr = getelementptr [64 x float]* %Bbuf_2, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 419 'getelementptr' 'Bbuf_2_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 420 [1/5] (7.25ns)   --->   "%result_1_2 = fadd float %result_1_1, %term_2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 420 'fadd' 'result_1_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 421 [1/4] (5.70ns)   --->   "%term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 421 'fmul' 'term_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 422 [2/2] (3.25ns)   --->   "%Bbuf_2_load = load float* %Bbuf_2_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 422 'load' 'Bbuf_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 24> <Delay = 7.25>
ST_26 : Operation 423 [1/2] (3.25ns)   --->   "%Abuf_2_load = load float* %Abuf_2_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 423 'load' 'Abuf_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 424 [5/5] (7.25ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 424 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 425 [1/2] (3.25ns)   --->   "%Bbuf_2_load = load float* %Bbuf_2_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 425 'load' 'Bbuf_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 25> <Delay = 7.25>
ST_27 : Operation 426 [4/5] (7.25ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 426 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 427 [4/4] (5.70ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 427 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.25>
ST_28 : Operation 428 [3/5] (7.25ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 428 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 429 [3/4] (5.70ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 429 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 7.25>
ST_29 : Operation 430 [2/5] (7.25ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 430 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 431 [2/4] (5.70ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 431 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 7.25>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%Abuf_2_addr_2 = getelementptr [64 x float]* %Abuf_2, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 432 'getelementptr' 'Abuf_2_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_30 : Operation 433 [2/2] (3.25ns)   --->   "%Abuf_2_load_1 = load float* %Abuf_2_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 433 'load' 'Abuf_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 434 [1/1] (0.00ns)   --->   "%Bbuf_2_addr_1 = getelementptr [64 x float]* %Bbuf_2, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 434 'getelementptr' 'Bbuf_2_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_30 : Operation 435 [1/5] (7.25ns)   --->   "%result_1_3 = fadd float %result_1_2, %term_3" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 435 'fadd' 'result_1_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 436 [1/4] (5.70ns)   --->   "%term_4 = fmul float %Abuf_2_load, %Bbuf_2_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 436 'fmul' 'term_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 437 [2/2] (3.25ns)   --->   "%Bbuf_2_load_1 = load float* %Bbuf_2_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 437 'load' 'Bbuf_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 29> <Delay = 7.25>
ST_31 : Operation 438 [1/2] (3.25ns)   --->   "%Abuf_2_load_1 = load float* %Abuf_2_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 438 'load' 'Abuf_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 439 [5/5] (7.25ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 439 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 440 [1/2] (3.25ns)   --->   "%Bbuf_2_load_1 = load float* %Bbuf_2_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 440 'load' 'Bbuf_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 30> <Delay = 7.25>
ST_32 : Operation 441 [4/5] (7.25ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 441 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 442 [4/4] (5.70ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 442 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 7.25>
ST_33 : Operation 443 [3/5] (7.25ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 443 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 444 [3/4] (5.70ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 444 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 7.25>
ST_34 : Operation 445 [2/5] (7.25ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 445 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 446 [2/4] (5.70ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 446 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 7.25>
ST_35 : Operation 447 [1/1] (0.00ns)   --->   "%Abuf_3_addr_1 = getelementptr [64 x float]* %Abuf_3, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 447 'getelementptr' 'Abuf_3_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 448 [2/2] (3.25ns)   --->   "%Abuf_3_load = load float* %Abuf_3_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 448 'load' 'Abuf_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 449 [1/1] (0.00ns)   --->   "%Bbuf_3_addr = getelementptr [64 x float]* %Bbuf_3, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 449 'getelementptr' 'Bbuf_3_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 450 [1/5] (7.25ns)   --->   "%result_1_4 = fadd float %result_1_3, %term_4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 450 'fadd' 'result_1_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 451 [1/4] (5.70ns)   --->   "%term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 451 'fmul' 'term_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 452 [2/2] (3.25ns)   --->   "%Bbuf_3_load = load float* %Bbuf_3_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 452 'load' 'Bbuf_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 34> <Delay = 7.25>
ST_36 : Operation 453 [1/2] (3.25ns)   --->   "%Abuf_3_load = load float* %Abuf_3_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 453 'load' 'Abuf_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 454 [5/5] (7.25ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 454 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 455 [1/2] (3.25ns)   --->   "%Bbuf_3_load = load float* %Bbuf_3_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 455 'load' 'Bbuf_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 35> <Delay = 7.25>
ST_37 : Operation 456 [4/5] (7.25ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 456 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 457 [4/4] (5.70ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 457 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 7.25>
ST_38 : Operation 458 [3/5] (7.25ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 458 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 459 [3/4] (5.70ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 459 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 7.25>
ST_39 : Operation 460 [2/5] (7.25ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 460 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 461 [2/4] (5.70ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 461 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 7.25>
ST_40 : Operation 462 [1/1] (0.00ns)   --->   "%Abuf_3_addr_2 = getelementptr [64 x float]* %Abuf_3, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 462 'getelementptr' 'Abuf_3_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 463 [2/2] (3.25ns)   --->   "%Abuf_3_load_1 = load float* %Abuf_3_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 463 'load' 'Abuf_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 464 [1/1] (0.00ns)   --->   "%Bbuf_3_addr_1 = getelementptr [64 x float]* %Bbuf_3, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 464 'getelementptr' 'Bbuf_3_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 465 [1/5] (7.25ns)   --->   "%result_1_5 = fadd float %result_1_4, %term_5" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 465 'fadd' 'result_1_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 466 [1/4] (5.70ns)   --->   "%term_6 = fmul float %Abuf_3_load, %Bbuf_3_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 466 'fmul' 'term_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 467 [2/2] (3.25ns)   --->   "%Bbuf_3_load_1 = load float* %Bbuf_3_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 467 'load' 'Bbuf_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 39> <Delay = 7.25>
ST_41 : Operation 468 [1/2] (3.25ns)   --->   "%Abuf_3_load_1 = load float* %Abuf_3_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 468 'load' 'Abuf_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 469 [5/5] (7.25ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 469 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 470 [1/2] (3.25ns)   --->   "%Bbuf_3_load_1 = load float* %Bbuf_3_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 470 'load' 'Bbuf_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 40> <Delay = 7.25>
ST_42 : Operation 471 [4/5] (7.25ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 471 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 472 [4/4] (5.70ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 472 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 7.25>
ST_43 : Operation 473 [3/5] (7.25ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 473 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 474 [3/4] (5.70ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 474 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 7.25>
ST_44 : Operation 475 [2/5] (7.25ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 475 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 476 [2/4] (5.70ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 476 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 7.25>
ST_45 : Operation 477 [1/1] (0.00ns)   --->   "%Abuf_4_addr_1 = getelementptr [64 x float]* %Abuf_4, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 477 'getelementptr' 'Abuf_4_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 478 [2/2] (3.25ns)   --->   "%Abuf_4_load = load float* %Abuf_4_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 478 'load' 'Abuf_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 479 [1/1] (0.00ns)   --->   "%Bbuf_4_addr = getelementptr [64 x float]* %Bbuf_4, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 479 'getelementptr' 'Bbuf_4_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 480 [1/5] (7.25ns)   --->   "%result_1_6 = fadd float %result_1_5, %term_6" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 480 'fadd' 'result_1_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 481 [1/4] (5.70ns)   --->   "%term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 481 'fmul' 'term_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 482 [2/2] (3.25ns)   --->   "%Bbuf_4_load = load float* %Bbuf_4_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 482 'load' 'Bbuf_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 44> <Delay = 7.25>
ST_46 : Operation 483 [1/2] (3.25ns)   --->   "%Abuf_4_load = load float* %Abuf_4_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 483 'load' 'Abuf_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 484 [5/5] (7.25ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 484 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 485 [1/2] (3.25ns)   --->   "%Bbuf_4_load = load float* %Bbuf_4_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 485 'load' 'Bbuf_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 45> <Delay = 7.25>
ST_47 : Operation 486 [4/5] (7.25ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 486 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 487 [4/4] (5.70ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 487 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 7.25>
ST_48 : Operation 488 [3/5] (7.25ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 488 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 489 [3/4] (5.70ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 489 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 7.25>
ST_49 : Operation 490 [2/5] (7.25ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 490 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 491 [2/4] (5.70ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 491 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 7.25>
ST_50 : Operation 492 [1/1] (0.00ns)   --->   "%Abuf_4_addr_2 = getelementptr [64 x float]* %Abuf_4, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 492 'getelementptr' 'Abuf_4_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_50 : Operation 493 [2/2] (3.25ns)   --->   "%Abuf_4_load_1 = load float* %Abuf_4_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 493 'load' 'Abuf_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 494 [1/1] (0.00ns)   --->   "%Bbuf_4_addr_1 = getelementptr [64 x float]* %Bbuf_4, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 494 'getelementptr' 'Bbuf_4_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_50 : Operation 495 [1/5] (7.25ns)   --->   "%result_1_7 = fadd float %result_1_6, %term_7" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 495 'fadd' 'result_1_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 496 [1/4] (5.70ns)   --->   "%term_8 = fmul float %Abuf_4_load, %Bbuf_4_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 496 'fmul' 'term_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 497 [2/2] (3.25ns)   --->   "%Bbuf_4_load_1 = load float* %Bbuf_4_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 497 'load' 'Bbuf_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 49> <Delay = 7.25>
ST_51 : Operation 498 [1/2] (3.25ns)   --->   "%Abuf_4_load_1 = load float* %Abuf_4_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 498 'load' 'Abuf_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 499 [5/5] (7.25ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 499 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 500 [1/2] (3.25ns)   --->   "%Bbuf_4_load_1 = load float* %Bbuf_4_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 500 'load' 'Bbuf_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 50> <Delay = 7.25>
ST_52 : Operation 501 [4/5] (7.25ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 501 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 502 [4/4] (5.70ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 502 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 7.25>
ST_53 : Operation 503 [3/5] (7.25ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 503 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 504 [3/4] (5.70ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 504 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 7.25>
ST_54 : Operation 505 [2/5] (7.25ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 505 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 506 [2/4] (5.70ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 506 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 7.25>
ST_55 : Operation 507 [1/1] (0.00ns)   --->   "%Abuf_5_addr_1 = getelementptr [64 x float]* %Abuf_5, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 507 'getelementptr' 'Abuf_5_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_55 : Operation 508 [2/2] (3.25ns)   --->   "%Abuf_5_load = load float* %Abuf_5_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 508 'load' 'Abuf_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 509 [1/1] (0.00ns)   --->   "%Bbuf_5_addr = getelementptr [64 x float]* %Bbuf_5, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 509 'getelementptr' 'Bbuf_5_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_55 : Operation 510 [1/5] (7.25ns)   --->   "%result_1_8 = fadd float %result_1_7, %term_8" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 510 'fadd' 'result_1_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 511 [1/4] (5.70ns)   --->   "%term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 511 'fmul' 'term_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 512 [2/2] (3.25ns)   --->   "%Bbuf_5_load = load float* %Bbuf_5_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 512 'load' 'Bbuf_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 54> <Delay = 7.25>
ST_56 : Operation 513 [1/2] (3.25ns)   --->   "%Abuf_5_load = load float* %Abuf_5_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 513 'load' 'Abuf_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 514 [5/5] (7.25ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 514 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 515 [1/2] (3.25ns)   --->   "%Bbuf_5_load = load float* %Bbuf_5_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 515 'load' 'Bbuf_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 55> <Delay = 7.25>
ST_57 : Operation 516 [4/5] (7.25ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 516 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 517 [4/4] (5.70ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 517 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 7.25>
ST_58 : Operation 518 [3/5] (7.25ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 518 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 519 [3/4] (5.70ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 519 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 7.25>
ST_59 : Operation 520 [2/5] (7.25ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 520 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 521 [2/4] (5.70ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 521 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 7.25>
ST_60 : Operation 522 [1/1] (0.00ns)   --->   "%Abuf_5_addr_2 = getelementptr [64 x float]* %Abuf_5, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 522 'getelementptr' 'Abuf_5_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_60 : Operation 523 [2/2] (3.25ns)   --->   "%Abuf_5_load_1 = load float* %Abuf_5_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 523 'load' 'Abuf_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 524 [1/1] (0.00ns)   --->   "%Bbuf_5_addr_1 = getelementptr [64 x float]* %Bbuf_5, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 524 'getelementptr' 'Bbuf_5_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_60 : Operation 525 [1/5] (7.25ns)   --->   "%result_1_9 = fadd float %result_1_8, %term_9" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 525 'fadd' 'result_1_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 526 [1/4] (5.70ns)   --->   "%term_s = fmul float %Abuf_5_load, %Bbuf_5_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 526 'fmul' 'term_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 527 [2/2] (3.25ns)   --->   "%Bbuf_5_load_1 = load float* %Bbuf_5_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 527 'load' 'Bbuf_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 61 <SV = 59> <Delay = 7.25>
ST_61 : Operation 528 [1/2] (3.25ns)   --->   "%Abuf_5_load_1 = load float* %Abuf_5_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 528 'load' 'Abuf_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 529 [5/5] (7.25ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 529 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 530 [1/2] (3.25ns)   --->   "%Bbuf_5_load_1 = load float* %Bbuf_5_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 530 'load' 'Bbuf_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 60> <Delay = 7.25>
ST_62 : Operation 531 [4/5] (7.25ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 531 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 532 [4/4] (5.70ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 532 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 7.25>
ST_63 : Operation 533 [3/5] (7.25ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 533 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 534 [3/4] (5.70ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 534 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 7.25>
ST_64 : Operation 535 [2/5] (7.25ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 535 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 536 [2/4] (5.70ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 536 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 7.25>
ST_65 : Operation 537 [1/1] (0.00ns)   --->   "%Abuf_6_addr_1 = getelementptr [64 x float]* %Abuf_6, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 537 'getelementptr' 'Abuf_6_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_65 : Operation 538 [2/2] (3.25ns)   --->   "%Abuf_6_load = load float* %Abuf_6_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 538 'load' 'Abuf_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 539 [1/1] (0.00ns)   --->   "%Bbuf_6_addr = getelementptr [64 x float]* %Bbuf_6, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 539 'getelementptr' 'Bbuf_6_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_65 : Operation 540 [1/5] (7.25ns)   --->   "%result_1_s = fadd float %result_1_9, %term_s" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 540 'fadd' 'result_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 541 [1/4] (5.70ns)   --->   "%term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 541 'fmul' 'term_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 542 [2/2] (3.25ns)   --->   "%Bbuf_6_load = load float* %Bbuf_6_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 542 'load' 'Bbuf_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 66 <SV = 64> <Delay = 7.25>
ST_66 : Operation 543 [1/2] (3.25ns)   --->   "%Abuf_6_load = load float* %Abuf_6_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 543 'load' 'Abuf_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 544 [5/5] (7.25ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 544 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 545 [1/2] (3.25ns)   --->   "%Bbuf_6_load = load float* %Bbuf_6_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 545 'load' 'Bbuf_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 67 <SV = 65> <Delay = 7.25>
ST_67 : Operation 546 [4/5] (7.25ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 546 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 547 [4/4] (5.70ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 547 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 7.25>
ST_68 : Operation 548 [3/5] (7.25ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 548 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 549 [3/4] (5.70ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 549 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 7.25>
ST_69 : Operation 550 [2/5] (7.25ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 550 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 551 [2/4] (5.70ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 551 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 7.25>
ST_70 : Operation 552 [1/1] (0.00ns)   --->   "%Abuf_6_addr_2 = getelementptr [64 x float]* %Abuf_6, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 552 'getelementptr' 'Abuf_6_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 553 [2/2] (3.25ns)   --->   "%Abuf_6_load_1 = load float* %Abuf_6_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 553 'load' 'Abuf_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 554 [1/1] (0.00ns)   --->   "%Bbuf_6_addr_1 = getelementptr [64 x float]* %Bbuf_6, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 554 'getelementptr' 'Bbuf_6_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_70 : Operation 555 [1/5] (7.25ns)   --->   "%result_1_10 = fadd float %result_1_s, %term_10" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 555 'fadd' 'result_1_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 556 [1/4] (5.70ns)   --->   "%term_11 = fmul float %Abuf_6_load, %Bbuf_6_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 556 'fmul' 'term_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 557 [2/2] (3.25ns)   --->   "%Bbuf_6_load_1 = load float* %Bbuf_6_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 557 'load' 'Bbuf_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 71 <SV = 69> <Delay = 7.25>
ST_71 : Operation 558 [1/2] (3.25ns)   --->   "%Abuf_6_load_1 = load float* %Abuf_6_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 558 'load' 'Abuf_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 559 [5/5] (7.25ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 559 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 560 [1/2] (3.25ns)   --->   "%Bbuf_6_load_1 = load float* %Bbuf_6_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 560 'load' 'Bbuf_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 72 <SV = 70> <Delay = 7.25>
ST_72 : Operation 561 [4/5] (7.25ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 561 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 562 [4/4] (5.70ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 562 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 7.25>
ST_73 : Operation 563 [3/5] (7.25ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 563 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 564 [3/4] (5.70ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 564 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 7.25>
ST_74 : Operation 565 [2/5] (7.25ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 565 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 566 [2/4] (5.70ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 566 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 7.25>
ST_75 : Operation 567 [1/1] (0.00ns)   --->   "%Abuf_7_addr_1 = getelementptr [64 x float]* %Abuf_7, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 567 'getelementptr' 'Abuf_7_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_75 : Operation 568 [2/2] (3.25ns)   --->   "%Abuf_7_load = load float* %Abuf_7_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 568 'load' 'Abuf_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 569 [1/1] (0.00ns)   --->   "%Bbuf_7_addr = getelementptr [64 x float]* %Bbuf_7, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 569 'getelementptr' 'Bbuf_7_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_75 : Operation 570 [1/5] (7.25ns)   --->   "%result_1_11 = fadd float %result_1_10, %term_11" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 570 'fadd' 'result_1_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 571 [1/4] (5.70ns)   --->   "%term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 571 'fmul' 'term_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 572 [2/2] (3.25ns)   --->   "%Bbuf_7_load = load float* %Bbuf_7_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 572 'load' 'Bbuf_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 76 <SV = 74> <Delay = 7.25>
ST_76 : Operation 573 [1/2] (3.25ns)   --->   "%Abuf_7_load = load float* %Abuf_7_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 573 'load' 'Abuf_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_76 : Operation 574 [5/5] (7.25ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 574 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 575 [1/2] (3.25ns)   --->   "%Bbuf_7_load = load float* %Bbuf_7_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 575 'load' 'Bbuf_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 77 <SV = 75> <Delay = 7.25>
ST_77 : Operation 576 [4/5] (7.25ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 576 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 577 [4/4] (5.70ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 577 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 7.25>
ST_78 : Operation 578 [3/5] (7.25ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 578 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 579 [3/4] (5.70ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 579 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 7.25>
ST_79 : Operation 580 [2/5] (7.25ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 580 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 581 [2/4] (5.70ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 581 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 7.25>
ST_80 : Operation 582 [1/1] (0.00ns)   --->   "%Abuf_7_addr_2 = getelementptr [64 x float]* %Abuf_7, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 582 'getelementptr' 'Abuf_7_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_80 : Operation 583 [2/2] (3.25ns)   --->   "%Abuf_7_load_1 = load float* %Abuf_7_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 583 'load' 'Abuf_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 584 [1/1] (0.00ns)   --->   "%Bbuf_7_addr_1 = getelementptr [64 x float]* %Bbuf_7, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 584 'getelementptr' 'Bbuf_7_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_80 : Operation 585 [1/5] (7.25ns)   --->   "%result_1_12 = fadd float %result_1_11, %term_12" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 585 'fadd' 'result_1_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 586 [1/4] (5.70ns)   --->   "%term_13 = fmul float %Abuf_7_load, %Bbuf_7_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 586 'fmul' 'term_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 587 [2/2] (3.25ns)   --->   "%Bbuf_7_load_1 = load float* %Bbuf_7_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 587 'load' 'Bbuf_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 81 <SV = 79> <Delay = 7.25>
ST_81 : Operation 588 [1/2] (3.25ns)   --->   "%Abuf_7_load_1 = load float* %Abuf_7_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 588 'load' 'Abuf_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 589 [5/5] (7.25ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 589 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 590 [1/2] (3.25ns)   --->   "%Bbuf_7_load_1 = load float* %Bbuf_7_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 590 'load' 'Bbuf_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 82 <SV = 80> <Delay = 7.25>
ST_82 : Operation 591 [4/5] (7.25ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 591 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 592 [4/4] (5.70ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 592 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 7.25>
ST_83 : Operation 593 [3/5] (7.25ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 593 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 594 [3/4] (5.70ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 594 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 7.25>
ST_84 : Operation 595 [2/5] (7.25ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 595 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 596 [2/4] (5.70ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 596 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 7.25>
ST_85 : Operation 597 [1/1] (0.00ns)   --->   "%Abuf_8_addr_1 = getelementptr [64 x float]* %Abuf_8, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 597 'getelementptr' 'Abuf_8_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_85 : Operation 598 [2/2] (3.25ns)   --->   "%Abuf_8_load = load float* %Abuf_8_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 598 'load' 'Abuf_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 599 [1/1] (0.00ns)   --->   "%Bbuf_8_addr = getelementptr [64 x float]* %Bbuf_8, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 599 'getelementptr' 'Bbuf_8_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_85 : Operation 600 [1/5] (7.25ns)   --->   "%result_1_13 = fadd float %result_1_12, %term_13" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 600 'fadd' 'result_1_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 601 [1/4] (5.70ns)   --->   "%term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 601 'fmul' 'term_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 602 [2/2] (3.25ns)   --->   "%Bbuf_8_load = load float* %Bbuf_8_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 602 'load' 'Bbuf_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 86 <SV = 84> <Delay = 7.25>
ST_86 : Operation 603 [1/2] (3.25ns)   --->   "%Abuf_8_load = load float* %Abuf_8_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 603 'load' 'Abuf_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 604 [5/5] (7.25ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 604 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 605 [1/2] (3.25ns)   --->   "%Bbuf_8_load = load float* %Bbuf_8_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 605 'load' 'Bbuf_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 87 <SV = 85> <Delay = 7.25>
ST_87 : Operation 606 [4/5] (7.25ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 606 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 607 [4/4] (5.70ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 607 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 7.25>
ST_88 : Operation 608 [3/5] (7.25ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 608 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 609 [3/4] (5.70ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 609 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 7.25>
ST_89 : Operation 610 [2/5] (7.25ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 610 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 611 [2/4] (5.70ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 611 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 7.25>
ST_90 : Operation 612 [1/1] (0.00ns)   --->   "%Abuf_8_addr_2 = getelementptr [64 x float]* %Abuf_8, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 612 'getelementptr' 'Abuf_8_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_90 : Operation 613 [2/2] (3.25ns)   --->   "%Abuf_8_load_1 = load float* %Abuf_8_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 613 'load' 'Abuf_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 614 [1/1] (0.00ns)   --->   "%Bbuf_8_addr_1 = getelementptr [64 x float]* %Bbuf_8, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 614 'getelementptr' 'Bbuf_8_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_90 : Operation 615 [1/5] (7.25ns)   --->   "%result_1_14 = fadd float %result_1_13, %term_14" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 615 'fadd' 'result_1_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 616 [1/4] (5.70ns)   --->   "%term_15 = fmul float %Abuf_8_load, %Bbuf_8_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 616 'fmul' 'term_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 617 [2/2] (3.25ns)   --->   "%Bbuf_8_load_1 = load float* %Bbuf_8_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 617 'load' 'Bbuf_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 91 <SV = 89> <Delay = 7.25>
ST_91 : Operation 618 [1/2] (3.25ns)   --->   "%Abuf_8_load_1 = load float* %Abuf_8_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 618 'load' 'Abuf_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 619 [5/5] (7.25ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 619 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 620 [1/2] (3.25ns)   --->   "%Bbuf_8_load_1 = load float* %Bbuf_8_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 620 'load' 'Bbuf_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 92 <SV = 90> <Delay = 7.25>
ST_92 : Operation 621 [4/5] (7.25ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 621 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 622 [4/4] (5.70ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 622 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 7.25>
ST_93 : Operation 623 [3/5] (7.25ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 623 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 624 [3/4] (5.70ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 624 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 92> <Delay = 7.25>
ST_94 : Operation 625 [2/5] (7.25ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 625 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 626 [2/4] (5.70ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 626 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 93> <Delay = 7.25>
ST_95 : Operation 627 [1/1] (0.00ns)   --->   "%Abuf_9_addr_1 = getelementptr [64 x float]* %Abuf_9, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 627 'getelementptr' 'Abuf_9_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_95 : Operation 628 [2/2] (3.25ns)   --->   "%Abuf_9_load = load float* %Abuf_9_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 628 'load' 'Abuf_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_95 : Operation 629 [1/1] (0.00ns)   --->   "%Bbuf_9_addr = getelementptr [64 x float]* %Bbuf_9, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 629 'getelementptr' 'Bbuf_9_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_95 : Operation 630 [1/5] (7.25ns)   --->   "%result_1_15 = fadd float %result_1_14, %term_15" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 630 'fadd' 'result_1_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 631 [1/4] (5.70ns)   --->   "%term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 631 'fmul' 'term_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 632 [2/2] (3.25ns)   --->   "%Bbuf_9_load = load float* %Bbuf_9_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 632 'load' 'Bbuf_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 96 <SV = 94> <Delay = 7.25>
ST_96 : Operation 633 [1/2] (3.25ns)   --->   "%Abuf_9_load = load float* %Abuf_9_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 633 'load' 'Abuf_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_96 : Operation 634 [5/5] (7.25ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 634 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 635 [1/2] (3.25ns)   --->   "%Bbuf_9_load = load float* %Bbuf_9_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 635 'load' 'Bbuf_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 97 <SV = 95> <Delay = 7.25>
ST_97 : Operation 636 [4/5] (7.25ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 636 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 637 [4/4] (5.70ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 637 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 96> <Delay = 7.25>
ST_98 : Operation 638 [3/5] (7.25ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 638 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 639 [3/4] (5.70ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 639 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 97> <Delay = 7.25>
ST_99 : Operation 640 [2/5] (7.25ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 640 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 641 [2/4] (5.70ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 641 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 98> <Delay = 7.25>
ST_100 : Operation 642 [1/1] (0.00ns)   --->   "%Abuf_9_addr_2 = getelementptr [64 x float]* %Abuf_9, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 642 'getelementptr' 'Abuf_9_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_100 : Operation 643 [2/2] (3.25ns)   --->   "%Abuf_9_load_1 = load float* %Abuf_9_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 643 'load' 'Abuf_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_100 : Operation 644 [1/1] (0.00ns)   --->   "%Bbuf_9_addr_1 = getelementptr [64 x float]* %Bbuf_9, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 644 'getelementptr' 'Bbuf_9_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_100 : Operation 645 [1/5] (7.25ns)   --->   "%result_1_16 = fadd float %result_1_15, %term_16" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 645 'fadd' 'result_1_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 646 [1/4] (5.70ns)   --->   "%term_17 = fmul float %Abuf_9_load, %Bbuf_9_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 646 'fmul' 'term_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 647 [2/2] (3.25ns)   --->   "%Bbuf_9_load_1 = load float* %Bbuf_9_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 647 'load' 'Bbuf_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 101 <SV = 99> <Delay = 7.25>
ST_101 : Operation 648 [1/2] (3.25ns)   --->   "%Abuf_9_load_1 = load float* %Abuf_9_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 648 'load' 'Abuf_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 649 [5/5] (7.25ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 649 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 650 [1/2] (3.25ns)   --->   "%Bbuf_9_load_1 = load float* %Bbuf_9_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 650 'load' 'Bbuf_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 102 <SV = 100> <Delay = 7.25>
ST_102 : Operation 651 [4/5] (7.25ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 651 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 652 [4/4] (5.70ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 652 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 101> <Delay = 7.25>
ST_103 : Operation 653 [3/5] (7.25ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 653 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 654 [3/4] (5.70ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 654 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 102> <Delay = 7.25>
ST_104 : Operation 655 [2/5] (7.25ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 655 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 656 [2/4] (5.70ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 656 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 103> <Delay = 7.25>
ST_105 : Operation 657 [1/1] (0.00ns)   --->   "%Abuf_10_addr_1 = getelementptr [64 x float]* %Abuf_10, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 657 'getelementptr' 'Abuf_10_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_105 : Operation 658 [2/2] (3.25ns)   --->   "%Abuf_10_load = load float* %Abuf_10_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 658 'load' 'Abuf_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_105 : Operation 659 [1/1] (0.00ns)   --->   "%Bbuf_10_addr = getelementptr [64 x float]* %Bbuf_10, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 659 'getelementptr' 'Bbuf_10_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_105 : Operation 660 [1/5] (7.25ns)   --->   "%result_1_17 = fadd float %result_1_16, %term_17" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 660 'fadd' 'result_1_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 661 [1/4] (5.70ns)   --->   "%term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 661 'fmul' 'term_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 662 [2/2] (3.25ns)   --->   "%Bbuf_10_load = load float* %Bbuf_10_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 662 'load' 'Bbuf_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 106 <SV = 104> <Delay = 7.25>
ST_106 : Operation 663 [1/2] (3.25ns)   --->   "%Abuf_10_load = load float* %Abuf_10_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 663 'load' 'Abuf_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_106 : Operation 664 [5/5] (7.25ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 664 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 665 [1/2] (3.25ns)   --->   "%Bbuf_10_load = load float* %Bbuf_10_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 665 'load' 'Bbuf_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 107 <SV = 105> <Delay = 7.25>
ST_107 : Operation 666 [4/5] (7.25ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 666 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 667 [4/4] (5.70ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 667 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 106> <Delay = 7.25>
ST_108 : Operation 668 [3/5] (7.25ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 668 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 669 [3/4] (5.70ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 669 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 107> <Delay = 7.25>
ST_109 : Operation 670 [2/5] (7.25ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 670 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 671 [2/4] (5.70ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 671 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 108> <Delay = 7.25>
ST_110 : Operation 672 [1/1] (0.00ns)   --->   "%Abuf_10_addr_2 = getelementptr [64 x float]* %Abuf_10, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 672 'getelementptr' 'Abuf_10_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_110 : Operation 673 [2/2] (3.25ns)   --->   "%Abuf_10_load_1 = load float* %Abuf_10_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 673 'load' 'Abuf_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 674 [1/1] (0.00ns)   --->   "%Bbuf_10_addr_1 = getelementptr [64 x float]* %Bbuf_10, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 674 'getelementptr' 'Bbuf_10_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_110 : Operation 675 [1/5] (7.25ns)   --->   "%result_1_18 = fadd float %result_1_17, %term_18" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 675 'fadd' 'result_1_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 676 [1/4] (5.70ns)   --->   "%term_19 = fmul float %Abuf_10_load, %Bbuf_10_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 676 'fmul' 'term_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 677 [2/2] (3.25ns)   --->   "%Bbuf_10_load_1 = load float* %Bbuf_10_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 677 'load' 'Bbuf_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 111 <SV = 109> <Delay = 7.25>
ST_111 : Operation 678 [1/2] (3.25ns)   --->   "%Abuf_10_load_1 = load float* %Abuf_10_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 678 'load' 'Abuf_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_111 : Operation 679 [5/5] (7.25ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 679 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 680 [1/2] (3.25ns)   --->   "%Bbuf_10_load_1 = load float* %Bbuf_10_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 680 'load' 'Bbuf_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 112 <SV = 110> <Delay = 7.25>
ST_112 : Operation 681 [4/5] (7.25ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 681 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 682 [4/4] (5.70ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 682 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 111> <Delay = 7.25>
ST_113 : Operation 683 [3/5] (7.25ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 683 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 684 [3/4] (5.70ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 684 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 112> <Delay = 7.25>
ST_114 : Operation 685 [2/5] (7.25ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 685 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 686 [2/4] (5.70ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 686 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 113> <Delay = 7.25>
ST_115 : Operation 687 [1/1] (0.00ns)   --->   "%Abuf_11_addr_1 = getelementptr [64 x float]* %Abuf_11, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 687 'getelementptr' 'Abuf_11_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_115 : Operation 688 [2/2] (3.25ns)   --->   "%Abuf_11_load = load float* %Abuf_11_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 688 'load' 'Abuf_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_115 : Operation 689 [1/1] (0.00ns)   --->   "%Bbuf_11_addr = getelementptr [64 x float]* %Bbuf_11, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 689 'getelementptr' 'Bbuf_11_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_115 : Operation 690 [1/5] (7.25ns)   --->   "%result_1_19 = fadd float %result_1_18, %term_19" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 690 'fadd' 'result_1_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 691 [1/4] (5.70ns)   --->   "%term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 691 'fmul' 'term_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 692 [2/2] (3.25ns)   --->   "%Bbuf_11_load = load float* %Bbuf_11_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 692 'load' 'Bbuf_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 116 <SV = 114> <Delay = 7.25>
ST_116 : Operation 693 [1/2] (3.25ns)   --->   "%Abuf_11_load = load float* %Abuf_11_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 693 'load' 'Abuf_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_116 : Operation 694 [5/5] (7.25ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 694 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 695 [1/2] (3.25ns)   --->   "%Bbuf_11_load = load float* %Bbuf_11_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 695 'load' 'Bbuf_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 117 <SV = 115> <Delay = 7.25>
ST_117 : Operation 696 [4/5] (7.25ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 696 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 697 [4/4] (5.70ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 697 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 116> <Delay = 7.25>
ST_118 : Operation 698 [3/5] (7.25ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 698 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 699 [3/4] (5.70ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 699 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 117> <Delay = 7.25>
ST_119 : Operation 700 [2/5] (7.25ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 700 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 701 [2/4] (5.70ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 701 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 118> <Delay = 7.25>
ST_120 : Operation 702 [1/1] (0.00ns)   --->   "%Abuf_11_addr_2 = getelementptr [64 x float]* %Abuf_11, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 702 'getelementptr' 'Abuf_11_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_120 : Operation 703 [2/2] (3.25ns)   --->   "%Abuf_11_load_1 = load float* %Abuf_11_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 703 'load' 'Abuf_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_120 : Operation 704 [1/1] (0.00ns)   --->   "%Bbuf_11_addr_1 = getelementptr [64 x float]* %Bbuf_11, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 704 'getelementptr' 'Bbuf_11_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_120 : Operation 705 [1/5] (7.25ns)   --->   "%result_1_20 = fadd float %result_1_19, %term_20" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 705 'fadd' 'result_1_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 706 [1/4] (5.70ns)   --->   "%term_21 = fmul float %Abuf_11_load, %Bbuf_11_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 706 'fmul' 'term_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 707 [2/2] (3.25ns)   --->   "%Bbuf_11_load_1 = load float* %Bbuf_11_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 707 'load' 'Bbuf_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 121 <SV = 119> <Delay = 7.25>
ST_121 : Operation 708 [1/2] (3.25ns)   --->   "%Abuf_11_load_1 = load float* %Abuf_11_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 708 'load' 'Abuf_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_121 : Operation 709 [5/5] (7.25ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 709 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 710 [1/2] (3.25ns)   --->   "%Bbuf_11_load_1 = load float* %Bbuf_11_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 710 'load' 'Bbuf_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 122 <SV = 120> <Delay = 7.25>
ST_122 : Operation 711 [4/5] (7.25ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 711 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 712 [4/4] (5.70ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 712 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 121> <Delay = 7.25>
ST_123 : Operation 713 [3/5] (7.25ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 713 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 714 [3/4] (5.70ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 714 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 122> <Delay = 7.25>
ST_124 : Operation 715 [2/5] (7.25ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 715 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 716 [2/4] (5.70ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 716 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 123> <Delay = 7.25>
ST_125 : Operation 717 [1/1] (0.00ns)   --->   "%Abuf_12_addr_1 = getelementptr [64 x float]* %Abuf_12, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 717 'getelementptr' 'Abuf_12_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_125 : Operation 718 [2/2] (3.25ns)   --->   "%Abuf_12_load = load float* %Abuf_12_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 718 'load' 'Abuf_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_125 : Operation 719 [1/1] (0.00ns)   --->   "%Bbuf_12_addr = getelementptr [64 x float]* %Bbuf_12, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 719 'getelementptr' 'Bbuf_12_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_125 : Operation 720 [1/5] (7.25ns)   --->   "%result_1_21 = fadd float %result_1_20, %term_21" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 720 'fadd' 'result_1_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 721 [1/4] (5.70ns)   --->   "%term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 721 'fmul' 'term_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 722 [2/2] (3.25ns)   --->   "%Bbuf_12_load = load float* %Bbuf_12_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 722 'load' 'Bbuf_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 126 <SV = 124> <Delay = 7.25>
ST_126 : Operation 723 [1/2] (3.25ns)   --->   "%Abuf_12_load = load float* %Abuf_12_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 723 'load' 'Abuf_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 724 [5/5] (7.25ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 724 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 725 [1/2] (3.25ns)   --->   "%Bbuf_12_load = load float* %Bbuf_12_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 725 'load' 'Bbuf_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 127 <SV = 125> <Delay = 7.25>
ST_127 : Operation 726 [4/5] (7.25ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 726 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 727 [4/4] (5.70ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 727 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 126> <Delay = 7.25>
ST_128 : Operation 728 [3/5] (7.25ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 728 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 729 [3/4] (5.70ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 729 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 127> <Delay = 7.25>
ST_129 : Operation 730 [2/5] (7.25ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 730 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 731 [2/4] (5.70ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 731 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 128> <Delay = 7.25>
ST_130 : Operation 732 [1/1] (0.00ns)   --->   "%Abuf_12_addr_2 = getelementptr [64 x float]* %Abuf_12, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 732 'getelementptr' 'Abuf_12_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_130 : Operation 733 [2/2] (3.25ns)   --->   "%Abuf_12_load_1 = load float* %Abuf_12_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 733 'load' 'Abuf_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_130 : Operation 734 [1/1] (0.00ns)   --->   "%Bbuf_12_addr_1 = getelementptr [64 x float]* %Bbuf_12, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 734 'getelementptr' 'Bbuf_12_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_130 : Operation 735 [1/5] (7.25ns)   --->   "%result_1_22 = fadd float %result_1_21, %term_22" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 735 'fadd' 'result_1_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 736 [1/4] (5.70ns)   --->   "%term_23 = fmul float %Abuf_12_load, %Bbuf_12_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 736 'fmul' 'term_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 737 [2/2] (3.25ns)   --->   "%Bbuf_12_load_1 = load float* %Bbuf_12_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 737 'load' 'Bbuf_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 131 <SV = 129> <Delay = 7.25>
ST_131 : Operation 738 [1/2] (3.25ns)   --->   "%Abuf_12_load_1 = load float* %Abuf_12_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 738 'load' 'Abuf_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_131 : Operation 739 [5/5] (7.25ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 739 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 740 [1/2] (3.25ns)   --->   "%Bbuf_12_load_1 = load float* %Bbuf_12_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 740 'load' 'Bbuf_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 132 <SV = 130> <Delay = 7.25>
ST_132 : Operation 741 [4/5] (7.25ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 741 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 742 [4/4] (5.70ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 742 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 131> <Delay = 7.25>
ST_133 : Operation 743 [3/5] (7.25ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 743 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 744 [3/4] (5.70ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 744 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 132> <Delay = 7.25>
ST_134 : Operation 745 [2/5] (7.25ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 745 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 746 [2/4] (5.70ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 746 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 133> <Delay = 7.25>
ST_135 : Operation 747 [1/1] (0.00ns)   --->   "%Abuf_13_addr_1 = getelementptr [64 x float]* %Abuf_13, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 747 'getelementptr' 'Abuf_13_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_135 : Operation 748 [2/2] (3.25ns)   --->   "%Abuf_13_load = load float* %Abuf_13_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 748 'load' 'Abuf_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_135 : Operation 749 [1/1] (0.00ns)   --->   "%Bbuf_13_addr = getelementptr [64 x float]* %Bbuf_13, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 749 'getelementptr' 'Bbuf_13_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_135 : Operation 750 [1/5] (7.25ns)   --->   "%result_1_23 = fadd float %result_1_22, %term_23" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 750 'fadd' 'result_1_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 751 [1/4] (5.70ns)   --->   "%term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 751 'fmul' 'term_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 752 [2/2] (3.25ns)   --->   "%Bbuf_13_load = load float* %Bbuf_13_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 752 'load' 'Bbuf_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 136 <SV = 134> <Delay = 7.25>
ST_136 : Operation 753 [1/2] (3.25ns)   --->   "%Abuf_13_load = load float* %Abuf_13_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 753 'load' 'Abuf_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_136 : Operation 754 [5/5] (7.25ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 754 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 755 [1/2] (3.25ns)   --->   "%Bbuf_13_load = load float* %Bbuf_13_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 755 'load' 'Bbuf_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 137 <SV = 135> <Delay = 7.25>
ST_137 : Operation 756 [4/5] (7.25ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 756 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 757 [4/4] (5.70ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 757 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 136> <Delay = 7.25>
ST_138 : Operation 758 [3/5] (7.25ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 758 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 759 [3/4] (5.70ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 759 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 137> <Delay = 7.25>
ST_139 : Operation 760 [2/5] (7.25ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 760 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 761 [2/4] (5.70ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 761 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 138> <Delay = 7.25>
ST_140 : Operation 762 [1/1] (0.00ns)   --->   "%Abuf_13_addr_2 = getelementptr [64 x float]* %Abuf_13, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 762 'getelementptr' 'Abuf_13_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_140 : Operation 763 [2/2] (3.25ns)   --->   "%Abuf_13_load_1 = load float* %Abuf_13_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 763 'load' 'Abuf_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_140 : Operation 764 [1/1] (0.00ns)   --->   "%Bbuf_13_addr_1 = getelementptr [64 x float]* %Bbuf_13, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 764 'getelementptr' 'Bbuf_13_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_140 : Operation 765 [1/5] (7.25ns)   --->   "%result_1_24 = fadd float %result_1_23, %term_24" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 765 'fadd' 'result_1_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 766 [1/4] (5.70ns)   --->   "%term_25 = fmul float %Abuf_13_load, %Bbuf_13_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 766 'fmul' 'term_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 767 [2/2] (3.25ns)   --->   "%Bbuf_13_load_1 = load float* %Bbuf_13_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 767 'load' 'Bbuf_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 141 <SV = 139> <Delay = 7.25>
ST_141 : Operation 768 [1/2] (3.25ns)   --->   "%Abuf_13_load_1 = load float* %Abuf_13_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 768 'load' 'Abuf_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 769 [5/5] (7.25ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 769 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 770 [1/2] (3.25ns)   --->   "%Bbuf_13_load_1 = load float* %Bbuf_13_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 770 'load' 'Bbuf_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 140> <Delay = 7.25>
ST_142 : Operation 771 [4/5] (7.25ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 771 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 772 [4/4] (5.70ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 772 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 141> <Delay = 7.25>
ST_143 : Operation 773 [3/5] (7.25ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 773 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 774 [3/4] (5.70ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 774 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 142> <Delay = 7.25>
ST_144 : Operation 775 [2/5] (7.25ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 775 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 776 [2/4] (5.70ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 776 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 143> <Delay = 7.25>
ST_145 : Operation 777 [1/1] (0.00ns)   --->   "%Abuf_14_addr_1 = getelementptr [64 x float]* %Abuf_14, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 777 'getelementptr' 'Abuf_14_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_145 : Operation 778 [2/2] (3.25ns)   --->   "%Abuf_14_load = load float* %Abuf_14_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 778 'load' 'Abuf_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_145 : Operation 779 [1/1] (0.00ns)   --->   "%Abuf_15_addr_1 = getelementptr [64 x float]* %Abuf_15, i32 0, i32 %Abuf_0_load_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 779 'getelementptr' 'Abuf_15_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_145 : Operation 780 [2/2] (3.25ns)   --->   "%Abuf_15_load = load float* %Abuf_15_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 780 'load' 'Abuf_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_145 : Operation 781 [1/1] (0.00ns)   --->   "%Bbuf_14_addr = getelementptr [64 x float]* %Bbuf_14, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 781 'getelementptr' 'Bbuf_14_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_145 : Operation 782 [1/1] (0.00ns)   --->   "%Bbuf_15_addr = getelementptr [64 x float]* %Bbuf_15, i32 0, i32 %j2_cast1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 782 'getelementptr' 'Bbuf_15_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_145 : Operation 783 [1/5] (7.25ns)   --->   "%result_1_25 = fadd float %result_1_24, %term_25" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 783 'fadd' 'result_1_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 784 [1/4] (5.70ns)   --->   "%term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 784 'fmul' 'term_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 785 [2/2] (3.25ns)   --->   "%Bbuf_14_load = load float* %Bbuf_14_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 785 'load' 'Bbuf_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_145 : Operation 786 [2/2] (3.25ns)   --->   "%Bbuf_15_load = load float* %Bbuf_15_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 786 'load' 'Bbuf_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 146 <SV = 144> <Delay = 7.25>
ST_146 : Operation 787 [1/2] (3.25ns)   --->   "%Abuf_14_load = load float* %Abuf_14_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 787 'load' 'Abuf_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 788 [1/2] (3.25ns)   --->   "%Abuf_15_load = load float* %Abuf_15_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 788 'load' 'Abuf_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 789 [5/5] (7.25ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 789 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 790 [1/2] (3.25ns)   --->   "%Bbuf_14_load = load float* %Bbuf_14_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 790 'load' 'Bbuf_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 791 [1/2] (3.25ns)   --->   "%Bbuf_15_load = load float* %Bbuf_15_addr, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 791 'load' 'Bbuf_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 147 <SV = 145> <Delay = 7.25>
ST_147 : Operation 792 [4/5] (7.25ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 792 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 793 [4/4] (5.70ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 793 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 794 [4/4] (5.70ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 794 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 146> <Delay = 7.25>
ST_148 : Operation 795 [3/5] (7.25ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 795 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 796 [3/4] (5.70ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 796 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 797 [3/4] (5.70ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 797 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 147> <Delay = 7.25>
ST_149 : Operation 798 [2/5] (7.25ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 798 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 799 [2/4] (5.70ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 799 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 800 [2/4] (5.70ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 800 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 148> <Delay = 7.25>
ST_150 : Operation 801 [1/1] (0.00ns)   --->   "%Abuf_14_addr_2 = getelementptr [64 x float]* %Abuf_14, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 801 'getelementptr' 'Abuf_14_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_150 : Operation 802 [2/2] (3.25ns)   --->   "%Abuf_14_load_1 = load float* %Abuf_14_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 802 'load' 'Abuf_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 803 [1/1] (0.00ns)   --->   "%Abuf_15_addr_2 = getelementptr [64 x float]* %Abuf_15, i32 0, i32 %Abuf_0_load_1_mid2" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 803 'getelementptr' 'Abuf_15_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_150 : Operation 804 [2/2] (3.25ns)   --->   "%Abuf_15_load_1 = load float* %Abuf_15_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 804 'load' 'Abuf_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 805 [1/1] (0.00ns)   --->   "%Bbuf_14_addr_1 = getelementptr [64 x float]* %Bbuf_14, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 805 'getelementptr' 'Bbuf_14_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_150 : Operation 806 [1/1] (0.00ns)   --->   "%Bbuf_15_addr_1 = getelementptr [64 x float]* %Bbuf_15, i32 0, i32 %tmp_16_cast" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 806 'getelementptr' 'Bbuf_15_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_150 : Operation 807 [1/5] (7.25ns)   --->   "%result_1_26 = fadd float %result_1_25, %term_26" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 807 'fadd' 'result_1_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 808 [1/4] (5.70ns)   --->   "%term_27 = fmul float %Abuf_14_load, %Bbuf_14_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 808 'fmul' 'term_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 809 [2/2] (3.25ns)   --->   "%Bbuf_14_load_1 = load float* %Bbuf_14_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 809 'load' 'Bbuf_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 810 [1/4] (5.70ns)   --->   "%term_29 = fmul float %Abuf_15_load, %Bbuf_15_load" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 810 'fmul' 'term_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 811 [2/2] (3.25ns)   --->   "%Bbuf_15_load_1 = load float* %Bbuf_15_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 811 'load' 'Bbuf_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 151 <SV = 149> <Delay = 7.25>
ST_151 : Operation 812 [1/2] (3.25ns)   --->   "%Abuf_14_load_1 = load float* %Abuf_14_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 812 'load' 'Abuf_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_151 : Operation 813 [1/2] (3.25ns)   --->   "%Abuf_15_load_1 = load float* %Abuf_15_addr_2, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 813 'load' 'Abuf_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_151 : Operation 814 [5/5] (7.25ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 814 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 815 [1/2] (3.25ns)   --->   "%Bbuf_14_load_1 = load float* %Bbuf_14_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 815 'load' 'Bbuf_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_151 : Operation 816 [1/2] (3.25ns)   --->   "%Bbuf_15_load_1 = load float* %Bbuf_15_addr_1, align 4" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 816 'load' 'Bbuf_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 152 <SV = 150> <Delay = 7.25>
ST_152 : Operation 817 [4/5] (7.25ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 817 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 818 [4/4] (5.70ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 818 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 819 [4/4] (5.70ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 819 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 151> <Delay = 7.25>
ST_153 : Operation 820 [3/5] (7.25ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 820 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 821 [3/4] (5.70ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 821 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 822 [3/4] (5.70ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 822 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 152> <Delay = 7.25>
ST_154 : Operation 823 [2/5] (7.25ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 823 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 824 [2/4] (5.70ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 824 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 825 [2/4] (5.70ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 825 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 153> <Delay = 7.25>
ST_155 : Operation 826 [1/5] (7.25ns)   --->   "%result_1_27 = fadd float %result_1_26, %term_27" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 826 'fadd' 'result_1_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 827 [1/4] (5.70ns)   --->   "%term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 827 'fmul' 'term_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 828 [1/4] (5.70ns)   --->   "%term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71]   --->   Operation 828 'fmul' 'term_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 154> <Delay = 7.25>
ST_156 : Operation 829 [5/5] (7.25ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 829 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 155> <Delay = 7.25>
ST_157 : Operation 830 [4/5] (7.25ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 830 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 156> <Delay = 7.25>
ST_158 : Operation 831 [3/5] (7.25ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 831 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 157> <Delay = 7.25>
ST_159 : Operation 832 [2/5] (7.25ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 832 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 158> <Delay = 7.25>
ST_160 : Operation 833 [1/5] (7.25ns)   --->   "%result_1_28 = fadd float %result_1_27, %term_28" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 833 'fadd' 'result_1_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 159> <Delay = 7.25>
ST_161 : Operation 834 [5/5] (7.25ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 834 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 160> <Delay = 7.25>
ST_162 : Operation 835 [4/5] (7.25ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 835 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 161> <Delay = 7.25>
ST_163 : Operation 836 [3/5] (7.25ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 836 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 162> <Delay = 7.25>
ST_164 : Operation 837 [2/5] (7.25ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 837 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 163> <Delay = 7.25>
ST_165 : Operation 838 [1/5] (7.25ns)   --->   "%result_1_29 = fadd float %result_1_28, %term_29" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 838 'fadd' 'result_1_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 164> <Delay = 7.25>
ST_166 : Operation 839 [5/5] (7.25ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 839 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 165> <Delay = 7.25>
ST_167 : Operation 840 [4/5] (7.25ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 840 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 166> <Delay = 7.25>
ST_168 : Operation 841 [3/5] (7.25ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 841 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 167> <Delay = 7.25>
ST_169 : Operation 842 [2/5] (7.25ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 842 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 168> <Delay = 7.25>
ST_170 : Operation 843 [1/5] (7.25ns)   --->   "%result_1_30 = fadd float %result_1_29, %term_30" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72]   --->   Operation 843 'fadd' 'result_1_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 169> <Delay = 3.63>
ST_171 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 844 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_171 : Operation 845 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:68]   --->   Operation 845 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_171 : Operation 846 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %result_1_30) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:74]   --->   Operation 846 'write' <Predicate = (!exitcond_flatten1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_171 : Operation 847 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:75]   --->   Operation 847 'specregionend' 'empty_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_171 : Operation 848 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67]   --->   Operation 848 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 172 <SV = 4> <Delay = 0.00>
ST_172 : Operation 849 [1/1] (0.00ns)   --->   "ret void" [C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:77]   --->   Operation 849 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [46]  (1.77 ns)

 <State 2>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59) [48]  (0 ns)
	'icmp' operation ('exitcond', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59) [54]  (1.43 ns)
	'select' operation ('j_mid2', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59) [55]  (1.19 ns)
	'add' operation ('j', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:59) [204]  (1.83 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'A' (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61) [81]  (3.63 ns)
	'store' operation (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61) of variable 'A_read', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:61 on array 'Abuf[7]', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55 [125]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [209]  (1.77 ns)

 <State 5>: 6.07ns
The critical path consists of the following:
	'phi' operation ('i1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67) with incoming values : ('i1_mid2', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:67) [210]  (0 ns)
	'add' operation ('i', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:66) [219]  (1.83 ns)
	'select' operation ('Abuf_0_load_mid2_v', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71) [225]  (0.993 ns)
	'getelementptr' operation ('Abuf_0_addr_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71) [227]  (0 ns)
	'load' operation ('Abuf_0_load', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71) on array 'Abuf[0]', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55 [228]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('Abuf_0_load', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71) on array 'Abuf[0]', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:55 [228]  (3.25 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('term', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71) [332]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('term', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71) [332]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('term', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71) [332]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('term', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:71) [332]  (5.7 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [333]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [333]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [333]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [333]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [333]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [336]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [336]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [336]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [336]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [336]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [339]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [339]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [339]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [339]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [339]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [342]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [342]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [342]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [342]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [342]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [345]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [345]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [345]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [345]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [345]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [348]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [348]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [348]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [348]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [348]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [351]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [351]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [351]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [351]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [351]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [354]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [354]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [354]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [354]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [354]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [357]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [357]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [357]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [357]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [357]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [360]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [360]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [360]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [360]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [360]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [363]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [363]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [363]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [363]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [363]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [366]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [366]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [366]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [366]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [366]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [369]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [369]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [369]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [369]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [369]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [372]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [372]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [372]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [372]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [372]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [375]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [375]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [375]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [375]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [375]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [378]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [378]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [378]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [378]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [378]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [381]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [381]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [381]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [381]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [381]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [384]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [384]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [384]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [384]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [384]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [387]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [387]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [387]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [387]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [387]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [390]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [390]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [390]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [390]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [390]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [393]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [393]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [393]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [393]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [393]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [396]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [396]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [396]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [396]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [396]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [399]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [399]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [399]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [399]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [399]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [402]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [402]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [402]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [402]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [402]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [405]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [405]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [405]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [405]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [405]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [408]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [408]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [408]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [408]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [408]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [411]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [411]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [411]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [411]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [411]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [414]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [414]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [414]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [414]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [414]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [417]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [417]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [417]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [417]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [417]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [420]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [420]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [420]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [420]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [420]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [423]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [423]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [423]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [423]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [423]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [426]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [426]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [426]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [426]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:72) [426]  (7.26 ns)

 <State 171>: 3.63ns
The critical path consists of the following:
	fifo write on port 'C' (C:/Users/nh15775/workspace/lab_2/src/mmult.cpp:74) [427]  (3.63 ns)

 <State 172>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
