Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,71
design__inferred_latch__count,0
design__instance__count,3281
design__instance__area,55083.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0013265828602015972
power__switching__total,0.00022872717818245292
power__leakage__total,0.000005043373676016927
power__total,0.0015603534411638975
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27268135743420346
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27679229136605066
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10602702349531747
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.915757828821146
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106027
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.810104
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3051140260140805
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.309257267436858
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6165224061331386
timing__setup__ws__corner:nom_slow_1p08V_125C,11.339439042037375
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.616522
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.079679
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2859787765319718
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28843647731109306
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28697489641341334
timing__setup__ws__corner:nom_typ_1p20V_25C,12.988464893470212
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.286975
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.799671
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27268135743420346
clock__skew__worst_setup,0.27679229136605066
timing__hold__ws,0.10602702349531747
timing__setup__ws,11.339439042037375
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106027
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.079679
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,3281
design__instance__area__stdcell,55083.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.434806
design__instance__utilization__stdcell,0.434806
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,126
design__instance__area__class:inverter,696.73
design__instance__count__class:sequential_cell,468
design__instance__area__class:sequential_cell,22077.6
design__instance__count__class:multi_input_combinational_cell,1740
design__instance__area__class:multi_input_combinational_cell,18392.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,857
design__instance__area__class:timing_repair_buffer,13090.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,65018.8
design__violations,0
design__instance__count__class:clock_buffer,81
design__instance__area__class:clock_buffer,734.832
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,68.9472
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,710
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,3759
route__net__special,2
route__drc_errors__iter:0,1513
route__wirelength__iter:0,68394
route__drc_errors__iter:1,536
route__wirelength__iter:1,67640
route__drc_errors__iter:2,473
route__wirelength__iter:2,67630
route__drc_errors__iter:3,84
route__wirelength__iter:3,67466
route__drc_errors__iter:4,18
route__wirelength__iter:4,67388
route__drc_errors__iter:5,8
route__wirelength__iter:5,67389
route__drc_errors__iter:6,0
route__wirelength__iter:6,67388
route__drc_errors,0
route__wirelength,67388
route__vias,17811
route__vias__singlecut,17811
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,660.38
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,417
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,417
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,417
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,417
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000126835
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000149162
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000302613
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000149162
design_powergrid__voltage__worst,0.0000149162
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000149162
design_powergrid__drop__worst__net:VPWR,0.0000126835
design_powergrid__voltage__worst__net:VGND,0.0000149162
design_powergrid__drop__worst__net:VGND,0.0000149162
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000037900000000000001355447871997927933307437342591583728790283203125
ir__drop__worst,0.00001270000000000000037821308584984336675915983505547046661376953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
