
---------- Begin Simulation Statistics ----------
final_tick                               706365369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61060                       # Simulator instruction rate (inst/s)
host_mem_usage                                 654228                       # Number of bytes of host memory used
host_op_rate                                   112484                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1637.73                       # Real time elapsed on the host
host_tick_rate                              431308393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218784                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.706365                       # Number of seconds simulated
sim_ticks                                706365369000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218784                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.063654                       # CPI: cycles per instruction
system.cpu.discardedOps                          4365                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       484607504                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141570                       # IPC: instructions per cycle
system.cpu.numCycles                        706365369                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640468     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380886     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218784                       # Class of committed instruction
system.cpu.tickCycles                       221757865                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5259709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10523635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2501                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5306555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10613366                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            275                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658144                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649973                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650144                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648829                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987653                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2702                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             191                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75818272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75818272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75818308                       # number of overall hits
system.cpu.dcache.overall_hits::total        75818308                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10562292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10562292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10562327                       # number of overall misses
system.cpu.dcache.overall_misses::total      10562327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1110495805999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1110495805999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1110495805999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1110495805999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380564                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380635                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122277                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105137.768015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105137.768015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105137.419623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105137.419623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5283653                       # number of writebacks
system.cpu.dcache.writebacks::total           5283653                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260465                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5301827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5301827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5301859                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5301859                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 542722786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 542722786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 542726049000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 542726049000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102365.238624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102365.238624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102365.236231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102365.236231                       # average overall mshr miss latency
system.cpu.dcache.replacements                5301731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2019022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2019022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    726248000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    726248000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29108.136273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29108.136273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    671856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    671856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26999.517762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26999.517762                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73799250                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73799250                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10537342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10537342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1109769557999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1109769557999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105317.788679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105317.788679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5276943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5276943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 542050930000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 542050930000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102720.633897                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102720.633897                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.492958                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.492958                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3263000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3263000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101968.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101968.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.992626                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5301859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.300338                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.992626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91682562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91682562                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070730                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086320                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169058                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32140328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32140328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32140328                       # number of overall hits
system.cpu.icache.overall_hits::total        32140328                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4952                       # number of overall misses
system.cpu.icache.overall_misses::total          4952                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    251518000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    251518000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    251518000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    251518000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32145280                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32145280                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32145280                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32145280                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50791.195477                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50791.195477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50791.195477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50791.195477                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4824                       # number of writebacks
system.cpu.icache.writebacks::total              4824                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4952                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    241614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    241614000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241614000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48791.195477                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48791.195477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48791.195477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48791.195477                       # average overall mshr miss latency
system.cpu.icache.replacements                   4824                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32140328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32140328                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4952                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    251518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    251518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32145280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32145280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50791.195477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50791.195477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    241614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48791.195477                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48791.195477                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           125.296416                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32145280                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4952                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6491.373183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   125.296416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32150232                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32150232                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 706365369000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218784                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 4332                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38539                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42871                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4332                       # number of overall hits
system.l2.overall_hits::.cpu.data               38539                       # number of overall hits
system.l2.overall_hits::total                   42871                       # number of overall hits
system.l2.demand_misses::.cpu.inst                620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263320                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263940                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               620                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263320                       # number of overall misses
system.l2.overall_misses::total               5263940                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     62624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 525917860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     525980484000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62624000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 525917860000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    525980484000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5301859                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5306811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5301859                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5306811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.125202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.992731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991922                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.125202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.992731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991922                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101006.451613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99921.315823                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99921.443633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101006.451613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99921.315823                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99921.443633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5258959                       # number of writebacks
system.l2.writebacks::total                   5258959                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263933                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263933                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 420650809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 420700974000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50165000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 420650809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 420700974000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.125000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.992730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991920                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.125000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.992730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991920                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81042.003231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79921.283245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79921.415033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81042.003231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79921.283245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79921.415033                       # average overall mshr miss latency
system.l2.replacements                        5259973                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5283653                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5283653                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5283653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5283653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4803                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4803                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4803                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4803                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13917                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263026                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263026                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 525886824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525886824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5276943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5276943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99921.000580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99921.000580                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 420626304000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420626304000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79921.000580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79921.000580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62624000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62624000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.125202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.125202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101006.451613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101006.451613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          619                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50165000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50165000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.125000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81042.003231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81042.003231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     31036000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31036000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.011800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105564.625850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105564.625850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24505000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24505000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.011559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85086.805556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85086.805556                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4077.016731                       # Cycle average of tags in use
system.l2.tags.total_refs                    10610854                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264069                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.015713                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.125993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.829245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4074.061493                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26485799                       # Number of tag accesses
system.l2.tags.data_accesses                 26485799                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5258959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011704358500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15637535                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4930767                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5258959                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263933                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5258959                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5258959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 330663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.038687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.026165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.353044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        328199    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.022031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324588     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.00%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3124      0.95%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              482      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336891712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336573376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    476.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    476.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  706365336000                       # Total gap between requests
system.mem_ctrls.avgGap                      67126.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        39616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336572160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 56084.289715511237                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 476880638.240915775299                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 476484514.630841135979                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          619                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263314                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5258959                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18375250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 150843230000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17393573852500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29685.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28659.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3307417.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        39616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336852096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336891712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        39616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        39616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336573376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336573376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          619                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263933                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5258959                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5258959                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        56084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    476880819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        476936904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        56084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        56084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    476486236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       476486236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    476486236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        56084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    476880819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       953423140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263931                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5258940                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       328992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328657                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52162899000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319655000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       150861605250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9909.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28659.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4807829                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4890789                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       824252                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   817.060336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   694.383779                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   317.038926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        34265      4.16%      4.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31765      3.85%      8.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        63329      7.68%     15.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        33788      4.10%     19.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        22933      2.78%     22.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        49196      5.97%     28.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        42249      5.13%     33.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        38927      4.72%     38.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       507800     61.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       824252                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336891584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336572160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              476.936723                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              476.484515                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2942108400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1563763905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18794857620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13727905740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55759526160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 166094578290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 131375183520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  390257923635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.487340                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 337029341250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23586940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 345749087750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2943058020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1564272435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789609720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13723761060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55759526160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 166161532770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 131318800800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  390260560965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.491073                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 336881615750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23586940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 345896813250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5258959                       # Transaction distribution
system.membus.trans_dist::CleanEvict              743                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263026                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263026                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           907                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15787568                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15787568                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673465088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673465088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263933                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31559471000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27698408500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10542612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4824                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5276943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5276943                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24916                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14728                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15905449                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15920177                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       625664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    677472768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              678098432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5259973                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336573376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10566784                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000263                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10564008     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2776      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10566784                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 706365369000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21190320000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14858997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15905583993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
