clk_wiz_1_clk_wiz.v,verilog,xil_defaultlib,../../../../BFISA.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"incdir="../../../../BFISA.srcs/sim_1/imports/verilog"
clk_wiz_1.v,verilog,xil_defaultlib,../../../../BFISA.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v,incdir="../../../ipstatic"incdir="../../../ipstatic"incdir="../../../../BFISA.srcs/sim_1/imports/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
