[
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438011",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830779",
        "articleTitle": "Reliable and Real-Time Anomaly Detection for Safety-Relevant Systems",
        "volume": null,
        "issue": null,
        "startPage": "69",
        "endPage": "73",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 983599487622137,
                "preferredName": "Hagen Heermann",
                "firstName": "Hagen",
                "lastName": "Heermann"
            },
            {
                "id": 37089376760,
                "preferredName": "Johannes Koch",
                "firstName": "Johannes",
                "lastName": "Koch"
            },
            {
                "id": 567921654101795,
                "preferredName": "Christoph Grimm",
                "firstName": "Christoph",
                "lastName": "Grimm"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438004",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830713",
        "articleTitle": "OpenCar: A SysML v2 Modeling Framework for Early Analysis of BoardNet Architectures",
        "volume": null,
        "issue": null,
        "startPage": "27",
        "endPage": "32",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 37088438094,
                "preferredName": "Sebastian Post",
                "firstName": "Sebastian",
                "lastName": "Post"
            },
            {
                "id": 37089376760,
                "preferredName": "Johannes Koch",
                "firstName": "Johannes",
                "lastName": "Koch"
            },
            {
                "id": 716887695667398,
                "preferredName": "Aida Bevrnja",
                "firstName": "Aida",
                "lastName": "Bevrnja"
            },
            {
                "id": 567921654101795,
                "preferredName": "Christoph Grimm",
                "firstName": "Christoph",
                "lastName": "Grimm"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438008",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830712",
        "articleTitle": "Trustworthiness Evaluation of Deep Learning Accelerators Using UVM-based Verification with Error Injection",
        "volume": null,
        "issue": null,
        "startPage": "51",
        "endPage": "56",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 684222317014844,
                "preferredName": "Randa Aboudeif",
                "firstName": "Randa",
                "lastName": "Aboudeif"
            },
            {
                "id": 37089163489,
                "preferredName": "Tasneem A. Awaad",
                "firstName": "Tasneem A.",
                "lastName": "Awaad"
            },
            {
                "id": 37089270626,
                "preferredName": "Mohamed AbdElsalam",
                "firstName": "Mohamed",
                "lastName": "AbdElsalam"
            },
            {
                "id": 37087866096,
                "preferredName": "Yehea Ismail",
                "firstName": "Yehea",
                "lastName": "Ismail"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438007",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830786",
        "articleTitle": "A Novel Approach in Proving Unreachable Paths in Hardware-dependent Software",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "50",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 337030064352285,
                "preferredName": "Bryan Olmos",
                "firstName": "Bryan",
                "lastName": "Olmos"
            },
            {
                "id": 37087768894,
                "preferredName": "Wolfgang Kunz",
                "firstName": "Wolfgang",
                "lastName": "Kunz"
            },
            {
                "id": 867785602020019,
                "preferredName": "Djones Lettnin",
                "firstName": "Djones",
                "lastName": "Lettnin"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438003",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830775",
        "articleTitle": "A Roundtrip: From System Requirements to Circuit Variations and Back",
        "volume": null,
        "issue": null,
        "startPage": "20",
        "endPage": "26",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 652899716406832,
                "preferredName": "Soeren Kwasigroch",
                "firstName": "Soeren",
                "lastName": "Kwasigroch"
            },
            {
                "id": 195972401393318,
                "preferredName": "Nicolas Theobald",
                "firstName": "Nicolas",
                "lastName": "Theobald"
            },
            {
                "id": 37089376760,
                "preferredName": "Johannes Koch",
                "firstName": "Johannes",
                "lastName": "Koch"
            },
            {
                "id": 567921654101795,
                "preferredName": "Christoph Grimm",
                "firstName": "Christoph",
                "lastName": "Grimm"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438009",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830777",
        "articleTitle": "Enhanced VLSI Assertion Generation: Conforming to High-Level Specifications and Reducing LLM Hallucinations with RAG",
        "volume": null,
        "issue": null,
        "startPage": "57",
        "endPage": "62",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 37089669453,
                "preferredName": "Hafiz Abdul Quddus",
                "firstName": "Hafiz Abdul",
                "lastName": "Quddus"
            },
            {
                "id": 905306425779655,
                "preferredName": "Md Sanowar Hossain",
                "firstName": "Md Sanowar",
                "lastName": "Hossain"
            },
            {
                "id": 611007355779280,
                "preferredName": "Ziya Cevahir",
                "firstName": "Ziya",
                "lastName": "Cevahir"
            },
            {
                "id": 37393503200,
                "preferredName": "Alexander Jesser",
                "firstName": "Alexander",
                "lastName": "Jesser"
            },
            {
                "id": 37089845174,
                "preferredName": "Md Nur Amin",
                "firstName": "Md Nur",
                "lastName": "Amin"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438001",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10832570",
        "articleTitle": "Virtual Prototyping Framework for Pixel Detector Electronics in High Energy Physics",
        "volume": null,
        "issue": null,
        "startPage": "7",
        "endPage": "13",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 348940035882525,
                "preferredName": "Francesco E. Brambilla",
                "firstName": "Francesco E.",
                "lastName": "Brambilla"
            },
            {
                "id": 37086426791,
                "preferredName": "Davide Ceresa",
                "firstName": "Davide",
                "lastName": "Ceresa"
            },
            {
                "id": 37089912807,
                "preferredName": "Jashandeep Dhaliwal",
                "firstName": "Jashandeep",
                "lastName": "Dhaliwal"
            },
            {
                "id": 128712734652700,
                "preferredName": "Stefano Esposito",
                "firstName": "Stefano",
                "lastName": "Esposito"
            },
            {
                "id": 645597521330769,
                "preferredName": "Kostas Kloukinas",
                "firstName": "Kostas",
                "lastName": "Kloukinas"
            },
            {
                "id": 37085456750,
                "preferredName": "Jeffrey Prinzie",
                "firstName": "Jeffrey",
                "lastName": "Prinzie"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438010",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830785",
        "articleTitle": "Securing Silicon: A Scalable, Platform-independent Hardware Security Verification Methodology",
        "volume": null,
        "issue": null,
        "startPage": "63",
        "endPage": "68",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 334720549828550,
                "preferredName": "Muhammad Abdullah Al Faisal",
                "firstName": "Muhammad Abdullah Al",
                "lastName": "Faisal"
            },
            {
                "id": 747526923784147,
                "preferredName": "Jaimini Nagar",
                "firstName": "Jaimini",
                "lastName": "Nagar"
            },
            {
                "id": 821285529976409,
                "preferredName": "Thorsten Dworzak",
                "firstName": "Thorsten",
                "lastName": "Dworzak"
            },
            {
                "id": 37085865405,
                "preferredName": "Sebastian Simon",
                "firstName": "Sebastian",
                "lastName": "Simon"
            },
            {
                "id": 37294400200,
                "preferredName": "Ulrich Heinkel",
                "firstName": "Ulrich",
                "lastName": "Heinkel"
            },
            {
                "id": 867785602020019,
                "preferredName": "Djones Lettnin",
                "firstName": "Djones",
                "lastName": "Lettnin"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438006",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830774",
        "articleTitle": "Who checks the checkers? Automatically finding bugs in C-to-RTL formal equivalence checkers",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "44",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 37089414290,
                "preferredName": "Michalis Pardalos",
                "firstName": "Michalis",
                "lastName": "Pardalos"
            },
            {
                "id": 37074279900,
                "preferredName": "Alastair F. Donaldson",
                "firstName": "Alastair F.",
                "lastName": "Donaldson"
            },
            {
                "id": 38228276400,
                "preferredName": "Emiliano Morini",
                "firstName": "Emiliano",
                "lastName": "Morini"
            },
            {
                "id": 251252660745215,
                "preferredName": "Laura Pozzi",
                "firstName": "Laura",
                "lastName": "Pozzi"
            },
            {
                "id": 37085728756,
                "preferredName": "John Wickerson",
                "firstName": "John",
                "lastName": "Wickerson"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438002",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830776",
        "articleTitle": "Formal RTL Sign-off with Abstract Models",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": "19",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 410382033315753,
                "preferredName": "Lucas Deutschmann",
                "firstName": "Lucas",
                "lastName": "Deutschmann"
            },
            {
                "id": 743862139013807,
                "preferredName": "Osama Ayoub",
                "firstName": "Osama",
                "lastName": "Ayoub"
            },
            {
                "id": 891164116181143,
                "preferredName": "Rohith Batthineni",
                "firstName": "Rohith",
                "lastName": "Batthineni"
            },
            {
                "id": 37089137131,
                "preferredName": "Michael Schwarz",
                "firstName": "Michael",
                "lastName": "Schwarz"
            },
            {
                "id": 164306000799626,
                "preferredName": "Tobias Ludwig",
                "firstName": "Tobias",
                "lastName": "Ludwig"
            },
            {
                "id": 37089039958,
                "preferredName": "Dominik Stoffel",
                "firstName": "Dominik",
                "lastName": "Stoffel"
            },
            {
                "id": 37087768894,
                "preferredName": "Wolfgang Kunz",
                "firstName": "Wolfgang",
                "lastName": "Kunz"
            }
        ]
    },
    {
        "publicationNumber": "10830710",
        "doi": "10.30420/566438005",
        "publicationYear": "2024",
        "publicationDate": "15-16 Oct. 2024",
        "articleNumber": "10830778",
        "articleTitle": "Automating the Use of State-Space Representations in Mixed-Signal IC Design and Verification",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "38",
        "publisher": "VDE",
        "articleContentType": "Conferences",
        "publicationTitle": "DVCon Europe 2024; Design and Verification Conference and Exhibition Europe",
        "authors": [
            {
                "id": 37089914924,
                "preferredName": "Francesco Stilgenbauer",
                "firstName": "Francesco",
                "lastName": "Stilgenbauer"
            },
            {
                "id": 37089916303,
                "preferredName": "Matteo De Ferrari",
                "firstName": "Matteo",
                "lastName": "De Ferrari"
            },
            {
                "id": 178765726141731,
                "preferredName": "Christiano Meroni",
                "firstName": "Christiano",
                "lastName": "Meroni"
            },
            {
                "id": 588535153143427,
                "preferredName": "Giuseppe Ridino",
                "firstName": "Giuseppe",
                "lastName": "Ridino"
            },
            {
                "id": 330259817161640,
                "preferredName": "Cristian Macario",
                "firstName": "Cristian",
                "lastName": "Macario"
            },
            {
                "id": 954524412120291,
                "preferredName": "Paolo Stefano Crovetti",
                "firstName": "Paolo Stefano",
                "lastName": "Crovetti"
            },
            {
                "id": 37086498731,
                "preferredName": "Edoardo Bonizzoni",
                "firstName": "Edoardo",
                "lastName": "Bonizzoni"
            },
            {
                "id": 216005812497184,
                "preferredName": "Piero Malcovati",
                "firstName": "Piero",
                "lastName": "Malcovati"
            }
        ]
    }
]