{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696264145312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696264145313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 10:29:05 2023 " "Processing started: Mon Oct  2 10:29:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696264145313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696264145313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarea2 -c tarea2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarea2 -c tarea2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696264145314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696264146309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696264146309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemacontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemacontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaControl " "Found entity 1: SistemaControl" {  } { { "SistemaControl.sv" "" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/SistemaControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696264158169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696264158169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemacontrol_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemacontrol_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaControl_tb " "Found entity 1: SistemaControl_tb" {  } { { "SistemaControl_tb.sv" "" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/SistemaControl_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696264158175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696264158175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SistemaControl_tb " "Elaborating entity \"SistemaControl_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696264158255 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SistemaControl_tb.sv(29) " "Verilog HDL warning at SistemaControl_tb.sv(29): ignoring unsupported system task" {  } { { "SistemaControl_tb.sv" "" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/SistemaControl_tb.sv" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1696264158259 "|SistemaControl_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk SistemaControl_tb.sv(34) " "Verilog HDL warning at SistemaControl_tb.sv(34): assignments to clk create a combinational loop" {  } { { "SistemaControl_tb.sv" "" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/SistemaControl_tb.sv" 34 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1696264158259 "|SistemaControl_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaControl SistemaControl:dut " "Elaborating entity \"SistemaControl\" for hierarchy \"SistemaControl:dut\"" {  } { { "SistemaControl_tb.sv" "dut" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/SistemaControl_tb.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696264158263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SistemaControl.sv(26) " "Verilog HDL assignment warning at SistemaControl.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "SistemaControl.sv" "" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/SistemaControl.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696264158266 "|SistemaControl_tb|SistemaControl:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SistemaControl.sv(35) " "Verilog HDL assignment warning at SistemaControl.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "SistemaControl.sv" "" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/SistemaControl.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696264158267 "|SistemaControl_tb|SistemaControl:dut"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "SistemaControl_tb.sv" "clk" { Text "C:/Users/drayo/OneDrive/Escritorio/pruebas/Prueba/SistemaControl_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696264158290 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1696264158290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696264158407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 10:29:18 2023 " "Processing ended: Mon Oct  2 10:29:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696264158407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696264158407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696264158407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696264158407 ""}
