Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  1 21:29:33 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 divider_inst/dividend_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            divider_inst/dividend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.123ns (21.634%)  route 4.068ns (78.366%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2401, unplaced)      0.584     2.920    divider_inst/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  divider_inst/dividend_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  divider_inst/dividend_reg[4]/Q
                         net (fo=5, unplaced)         0.769     4.145    divider_inst/dividend[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.440 r  divider_inst/quotient[0]_i_9/O
                         net (fo=2, unplaced)         1.122     5.562    divider_inst/quotient[0]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.686 r  divider_inst/quotient[0]_i_3/O
                         net (fo=1, unplaced)         1.111     6.797    divider_inst/quotient[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  divider_inst/quotient[0]_i_1/O
                         net (fo=34, unplaced)        0.522     7.443    divider_inst/quotient[0]_i_1_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     7.567 r  divider_inst/dividend[31]_i_1/O
                         net (fo=32, unplaced)        0.544     8.111    divider_inst/dividend[31]_i_1_n_0
                         FDRE                                         r  divider_inst/dividend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2401, unplaced)      0.439    12.660    divider_inst/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  divider_inst/dividend_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.538    divider_inst/dividend_reg[0]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  4.427    




