// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module shiftPhaseClass (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        newValue_V,
        phaseClass_V,
        cor_phaseClass0_V_14_i,
        cor_phaseClass0_V_14_o,
        cor_phaseClass0_V_14_o_ap_vld,
        cor_phaseClass0_V_15,
        cor_phaseClass0_V_15_ap_vld,
        cor_phaseClass0_V_13_i,
        cor_phaseClass0_V_13_o,
        cor_phaseClass0_V_13_o_ap_vld,
        cor_phaseClass0_V_12_i,
        cor_phaseClass0_V_12_o,
        cor_phaseClass0_V_12_o_ap_vld,
        cor_phaseClass0_V_11_i,
        cor_phaseClass0_V_11_o,
        cor_phaseClass0_V_11_o_ap_vld,
        cor_phaseClass0_V_10_i,
        cor_phaseClass0_V_10_o,
        cor_phaseClass0_V_10_o_ap_vld,
        cor_phaseClass0_V_9_i,
        cor_phaseClass0_V_9_o,
        cor_phaseClass0_V_9_o_ap_vld,
        cor_phaseClass0_V_8_i,
        cor_phaseClass0_V_8_o,
        cor_phaseClass0_V_8_o_ap_vld,
        cor_phaseClass0_V_7_i,
        cor_phaseClass0_V_7_o,
        cor_phaseClass0_V_7_o_ap_vld,
        cor_phaseClass0_V_6_i,
        cor_phaseClass0_V_6_o,
        cor_phaseClass0_V_6_o_ap_vld,
        cor_phaseClass0_V_5_i,
        cor_phaseClass0_V_5_o,
        cor_phaseClass0_V_5_o_ap_vld,
        cor_phaseClass0_V_4_i,
        cor_phaseClass0_V_4_o,
        cor_phaseClass0_V_4_o_ap_vld,
        cor_phaseClass0_V_3_i,
        cor_phaseClass0_V_3_o,
        cor_phaseClass0_V_3_o_ap_vld,
        cor_phaseClass0_V_2_i,
        cor_phaseClass0_V_2_o,
        cor_phaseClass0_V_2_o_ap_vld,
        cor_phaseClass0_V_1_i,
        cor_phaseClass0_V_1_o,
        cor_phaseClass0_V_1_o_ap_vld,
        cor_phaseClass0_V_0_i,
        cor_phaseClass0_V_0_o,
        cor_phaseClass0_V_0_o_ap_vld,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] newValue_V;
input  [3:0] phaseClass_V;
input  [15:0] cor_phaseClass0_V_14_i;
output  [15:0] cor_phaseClass0_V_14_o;
output   cor_phaseClass0_V_14_o_ap_vld;
output  [15:0] cor_phaseClass0_V_15;
output   cor_phaseClass0_V_15_ap_vld;
input  [15:0] cor_phaseClass0_V_13_i;
output  [15:0] cor_phaseClass0_V_13_o;
output   cor_phaseClass0_V_13_o_ap_vld;
input  [15:0] cor_phaseClass0_V_12_i;
output  [15:0] cor_phaseClass0_V_12_o;
output   cor_phaseClass0_V_12_o_ap_vld;
input  [15:0] cor_phaseClass0_V_11_i;
output  [15:0] cor_phaseClass0_V_11_o;
output   cor_phaseClass0_V_11_o_ap_vld;
input  [15:0] cor_phaseClass0_V_10_i;
output  [15:0] cor_phaseClass0_V_10_o;
output   cor_phaseClass0_V_10_o_ap_vld;
input  [15:0] cor_phaseClass0_V_9_i;
output  [15:0] cor_phaseClass0_V_9_o;
output   cor_phaseClass0_V_9_o_ap_vld;
input  [15:0] cor_phaseClass0_V_8_i;
output  [15:0] cor_phaseClass0_V_8_o;
output   cor_phaseClass0_V_8_o_ap_vld;
input  [15:0] cor_phaseClass0_V_7_i;
output  [15:0] cor_phaseClass0_V_7_o;
output   cor_phaseClass0_V_7_o_ap_vld;
input  [15:0] cor_phaseClass0_V_6_i;
output  [15:0] cor_phaseClass0_V_6_o;
output   cor_phaseClass0_V_6_o_ap_vld;
input  [15:0] cor_phaseClass0_V_5_i;
output  [15:0] cor_phaseClass0_V_5_o;
output   cor_phaseClass0_V_5_o_ap_vld;
input  [15:0] cor_phaseClass0_V_4_i;
output  [15:0] cor_phaseClass0_V_4_o;
output   cor_phaseClass0_V_4_o_ap_vld;
input  [15:0] cor_phaseClass0_V_3_i;
output  [15:0] cor_phaseClass0_V_3_o;
output   cor_phaseClass0_V_3_o_ap_vld;
input  [15:0] cor_phaseClass0_V_2_i;
output  [15:0] cor_phaseClass0_V_2_o;
output   cor_phaseClass0_V_2_o_ap_vld;
input  [15:0] cor_phaseClass0_V_1_i;
output  [15:0] cor_phaseClass0_V_1_o;
output   cor_phaseClass0_V_1_o_ap_vld;
input  [15:0] cor_phaseClass0_V_0_i;
output  [15:0] cor_phaseClass0_V_0_o;
output   cor_phaseClass0_V_0_o_ap_vld;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] cor_phaseClass0_V_14_o;
reg cor_phaseClass0_V_14_o_ap_vld;
reg cor_phaseClass0_V_15_ap_vld;
reg[15:0] cor_phaseClass0_V_13_o;
reg cor_phaseClass0_V_13_o_ap_vld;
reg[15:0] cor_phaseClass0_V_12_o;
reg cor_phaseClass0_V_12_o_ap_vld;
reg[15:0] cor_phaseClass0_V_11_o;
reg cor_phaseClass0_V_11_o_ap_vld;
reg[15:0] cor_phaseClass0_V_10_o;
reg cor_phaseClass0_V_10_o_ap_vld;
reg[15:0] cor_phaseClass0_V_9_o;
reg cor_phaseClass0_V_9_o_ap_vld;
reg[15:0] cor_phaseClass0_V_8_o;
reg cor_phaseClass0_V_8_o_ap_vld;
reg[15:0] cor_phaseClass0_V_7_o;
reg cor_phaseClass0_V_7_o_ap_vld;
reg[15:0] cor_phaseClass0_V_6_o;
reg cor_phaseClass0_V_6_o_ap_vld;
reg[15:0] cor_phaseClass0_V_5_o;
reg cor_phaseClass0_V_5_o_ap_vld;
reg[15:0] cor_phaseClass0_V_4_o;
reg cor_phaseClass0_V_4_o_ap_vld;
reg[15:0] cor_phaseClass0_V_3_o;
reg cor_phaseClass0_V_3_o_ap_vld;
reg[15:0] cor_phaseClass0_V_2_o;
reg cor_phaseClass0_V_2_o_ap_vld;
reg[15:0] cor_phaseClass0_V_1_o;
reg cor_phaseClass0_V_1_o_ap_vld;
reg[15:0] cor_phaseClass0_V_0_o;
reg cor_phaseClass0_V_0_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] phaseClass_V_read_read_fu_372_p2;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_0_o = newValue_V;
    end else begin
        cor_phaseClass0_V_0_o = cor_phaseClass0_V_0_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_0_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_10_o = cor_phaseClass0_V_9_i;
    end else begin
        cor_phaseClass0_V_10_o = cor_phaseClass0_V_10_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_10_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_11_o = cor_phaseClass0_V_10_i;
    end else begin
        cor_phaseClass0_V_11_o = cor_phaseClass0_V_11_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_11_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_12_o = cor_phaseClass0_V_11_i;
    end else begin
        cor_phaseClass0_V_12_o = cor_phaseClass0_V_12_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_12_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_13_o = cor_phaseClass0_V_12_i;
    end else begin
        cor_phaseClass0_V_13_o = cor_phaseClass0_V_13_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_13_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_14_o = cor_phaseClass0_V_13_i;
    end else begin
        cor_phaseClass0_V_14_o = cor_phaseClass0_V_14_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_14_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_15_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_1_o = cor_phaseClass0_V_0_i;
    end else begin
        cor_phaseClass0_V_1_o = cor_phaseClass0_V_1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_1_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_2_o = cor_phaseClass0_V_1_i;
    end else begin
        cor_phaseClass0_V_2_o = cor_phaseClass0_V_2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_2_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_3_o = cor_phaseClass0_V_2_i;
    end else begin
        cor_phaseClass0_V_3_o = cor_phaseClass0_V_3_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_3_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_4_o = cor_phaseClass0_V_3_i;
    end else begin
        cor_phaseClass0_V_4_o = cor_phaseClass0_V_4_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_4_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_5_o = cor_phaseClass0_V_4_i;
    end else begin
        cor_phaseClass0_V_5_o = cor_phaseClass0_V_5_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_5_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_6_o = cor_phaseClass0_V_5_i;
    end else begin
        cor_phaseClass0_V_6_o = cor_phaseClass0_V_6_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_6_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_7_o = cor_phaseClass0_V_6_i;
    end else begin
        cor_phaseClass0_V_7_o = cor_phaseClass0_V_7_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_7_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_8_o = cor_phaseClass0_V_7_i;
    end else begin
        cor_phaseClass0_V_8_o = cor_phaseClass0_V_8_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_8_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_9_o = cor_phaseClass0_V_8_i;
    end else begin
        cor_phaseClass0_V_9_o = cor_phaseClass0_V_9_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (ap_ce == 1'b1) & (phaseClass_V_read_read_fu_372_p2 == 4'd0))) begin
        cor_phaseClass0_V_9_o_ap_vld = 1'b1;
    end else begin
        cor_phaseClass0_V_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign cor_phaseClass0_V_15 = cor_phaseClass0_V_14_i;

assign phaseClass_V_read_read_fu_372_p2 = phaseClass_V;

endmodule //shiftPhaseClass
