0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sim_1/new/register.sv,1586465293,systemVerilog,,,,register,,,,,,,,
C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/counter.sv,1586465977,systemVerilog,,C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sim_1/new/register.sv,,counter,,,,,,,,
