Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Reading design: pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//VBOXSVR/vhdl/practica_video_imagen/PONG/adc_if.vhd" in Library work.
Entity <adc_if> compiled.
Entity <adc_if> (Architecture <Behavioral>) compiled.
Compiling vhdl file "//VBOXSVR/vhdl/practica_video_imagen/PONG/bat_n_ball.vhd" in Library work.
Entity <bat_n_ball> compiled.
Entity <bat_n_ball> (Architecture <Behavioral>) compiled.
Compiling vhdl file "//VBOXSVR/vhdl/practica_video_imagen/PONG/vga_sync.vhd" in Library work.
Entity <vga_sync> compiled.
Entity <vga_sync> (Architecture <Behavioral>) compiled.
Compiling vhdl file "//VBOXSVR/vhdl/practica_video_imagen/PONG/pong.vhd" in Library work.
Entity <pong> compiled.
Entity <pong> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pong> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <adc_if> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <bat_n_ball> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pong> in library <work> (Architecture <Behavioral>).
Entity <pong> analyzed. Unit <pong> generated.

Analyzing Entity <adc_if> in library <work> (Architecture <Behavioral>).
Entity <adc_if> analyzed. Unit <adc_if> generated.

Analyzing Entity <bat_n_ball> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "//VBOXSVR/vhdl/practica_video_imagen/PONG/bat_n_ball.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <game_on>
WARNING:Xst:1610 - "//VBOXSVR/vhdl/practica_video_imagen/PONG/bat_n_ball.vhd" line 87: Width mismatch. <ball_y_motion> has a width of 10 bits but assigned expression is 11-bit wide.
WARNING:Xst:1610 - "//VBOXSVR/vhdl/practica_video_imagen/PONG/bat_n_ball.vhd" line 91: Width mismatch. <ball_y_motion> has a width of 10 bits but assigned expression is 11-bit wide.
WARNING:Xst:1610 - "//VBOXSVR/vhdl/practica_video_imagen/PONG/bat_n_ball.vhd" line 97: Width mismatch. <ball_x_motion> has a width of 10 bits but assigned expression is 11-bit wide.
WARNING:Xst:1610 - "//VBOXSVR/vhdl/practica_video_imagen/PONG/bat_n_ball.vhd" line 107: Width mismatch. <ball_y_motion> has a width of 10 bits but assigned expression is 11-bit wide.
Entity <bat_n_ball> analyzed. Unit <bat_n_ball> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <Behavioral>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <adc_if>.
    Related source file is "//VBOXSVR/vhdl/practica_video_imagen/PONG/adc_if.vhd".
    Found 12-bit register for signal <data_2>.
    Found 12-bit register for signal <pdata2>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <adc_if> synthesized.


Synthesizing Unit <bat_n_ball>.
    Related source file is "//VBOXSVR/vhdl/practica_video_imagen/PONG/bat_n_ball.vhd".
    Found 20-bit adder for signal <$add0000> created at line 61.
    Found 10-bit adder for signal <$add0001> created at line 89.
    Found 10-bit adder for signal <$add0002> created at line 96.
    Found 10x10-bit multiplier for signal <add0000$mult0000> created at line 61.
    Found 10x10-bit multiplier for signal <add0000$mult0001> created at line 61.
    Found 21-bit comparator less for signal <ball_on$cmp_lt0000> created at line 61.
    Found 10-bit register for signal <ball_x>.
    Found 10-bit register for signal <ball_x_motion>.
    Found 11-bit comparator greatequal for signal <ball_x_motion$cmp_ge0000> created at line 96.
    Found 11-bit comparator lessequal for signal <ball_x_motion$cmp_le0000> created at line 97.
    Found 10-bit register for signal <ball_y>.
    Found 10-bit register for signal <ball_y_motion>.
    Found 10-bit adder for signal <ball_y_motion$addsub0000> created at line 103.
    Found 10-bit subtractor for signal <ball_y_motion$addsub0001> created at line 103.
    Found 10-bit adder for signal <ball_y_motion$addsub0002> created at line 103.
    Found 10-bit subtractor for signal <ball_y_motion$addsub0003> created at line 103.
    Found 10-bit comparator greatequal for signal <ball_y_motion$cmp_ge0000> created at line 103.
    Found 10-bit comparator greatequal for signal <ball_y_motion$cmp_ge0001> created at line 103.
    Found 11-bit comparator greatequal for signal <ball_y_motion$cmp_ge0002> created at line 89.
    Found 10-bit comparator lessequal for signal <ball_y_motion$cmp_le0000> created at line 103.
    Found 10-bit comparator lessequal for signal <ball_y_motion$cmp_le0001> created at line 103.
    Found 10-bit adder for signal <bat_on$add0000> created at line 72.
    Found 10-bit comparator greatequal for signal <bat_on$cmp_ge0000> created at line 72.
    Found 10-bit comparator greatequal for signal <bat_on$cmp_ge0001> created at line 72.
    Found 11-bit comparator lessequal for signal <bat_on$cmp_le0000> created at line 72.
    Found 10-bit comparator lessequal for signal <bat_on$cmp_le0001> created at line 72.
    Found 10-bit comparator lessequal for signal <bat_on$cmp_le0002> created at line 72.
    Found 10-bit subtractor for signal <bat_on$sub0000> created at line 72.
    Found 1-bit register for signal <game_on>.
    Found 11-bit comparator lessequal for signal <game_on$cmp_le0000> created at line 87.
    Found 11-bit comparator less for signal <game_on$cmp_lt0000> created at line 89.
    Found 11-bit adder for signal <temp$add0000> created at line 113.
    Found 11-bit adder for signal <temp$add0001> created at line 122.
    Found 10-bit comparator lessequal for signal <vx$cmp_le0000> created at line 52.
    Found 10-bit subtractor for signal <vx$mux0000> created at line 52.
    Found 10-bit comparator lessequal for signal <vy$cmp_le0000> created at line 56.
    Found 10-bit subtractor for signal <vy$mux0000> created at line 56.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  17 Comparator(s).
Unit <bat_n_ball> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "//VBOXSVR/vhdl/practica_video_imagen/PONG/vga_sync.vhd".
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <blue_out>.
    Found 10-bit register for signal <pixel_col>.
    Found 10-bit register for signal <pixel_row>.
    Found 1-bit register for signal <red_out>.
    Found 1-bit register for signal <green_out>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit up counter for signal <h_cnt>.
    Found 11-bit comparator greatequal for signal <h_cnt$cmp_ge0000> created at line 31.
    Found 11-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 35.
    Found 11-bit comparator lessequal for signal <hsync$cmp_le0000> created at line 35.
    Found 10-bit up counter for signal <v_cnt>.
    Found 11-bit comparator greatequal for signal <v_cnt$cmp_ge0000> created at line 44.
    Found 11-bit comparator lessequal for signal <video_on$cmp_le0000> created at line 55.
    Found 11-bit comparator lessequal for signal <video_on$cmp_le0001> created at line 55.
    Found 11-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 49.
    Found 11-bit comparator lessequal for signal <vsync$cmp_le0000> created at line 49.
    Summary:
	inferred   2 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <pong>.
    Related source file is "//VBOXSVR/vhdl/practica_video_imagen/PONG/pong.vhd".
WARNING:Xst:646 - Signal <adout<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <batpos>.
    Found 1-bit register for signal <ck_25>.
    Found 10-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pong> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 10x10-bit multiplier                                  : 2
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 6
 10-bit subtractor                                     : 5
 11-bit adder                                          : 2
 20-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 3
# Registers                                            : 15
 1-bit register                                        : 7
 10-bit register                                       : 6
 12-bit register                                       : 2
# Comparators                                          : 25
 10-bit comparator greatequal                          : 4
 10-bit comparator lessequal                           : 6
 11-bit comparator greatequal                          : 6
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 7
 21-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ball_x_motion_3> in Unit <add_bb> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_x_motion_4> <ball_x_motion_5> <ball_x_motion_6> <ball_x_motion_7> <ball_x_motion_8> <ball_x_motion_9> 
INFO:Xst:2261 - The FF/Latch <ball_y_motion_3> in Unit <add_bb> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_y_motion_4> <ball_y_motion_5> <ball_y_motion_6> <ball_y_motion_7> <ball_y_motion_8> <ball_y_motion_9> 
WARNING:Xst:1293 - FF/Latch <ball_y_motion_0> has a constant value of 0 in block <add_bb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_y_motion_1> has a constant value of 1 in block <add_bb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_x_motion_0> has a constant value of 0 in block <add_bb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_x_motion_1> has a constant value of 1 in block <add_bb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_2_0> of sequential type is unconnected in block <adc>.
WARNING:Xst:2677 - Node <data_2_1> of sequential type is unconnected in block <adc>.
WARNING:Xst:2677 - Node <data_2_2> of sequential type is unconnected in block <adc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 10x10-bit multiplier                                  : 2
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 6
 10-bit subtractor                                     : 5
 11-bit adder                                          : 2
 20-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 3
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 25
 10-bit comparator greatequal                          : 4
 10-bit comparator lessequal                           : 6
 11-bit comparator greatequal                          : 6
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 7
 21-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ball_y_motion_0> has a constant value of 0 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_y_motion_1> has a constant value of 1 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x_motion_0> has a constant value of 0 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x_motion_1> has a constant value of 1 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ball_x_motion_3> in Unit <bat_n_ball> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_x_motion_4> <ball_x_motion_5> <ball_x_motion_6> <ball_x_motion_7> <ball_x_motion_8> <ball_x_motion_9> 
INFO:Xst:2261 - The FF/Latch <ball_y_motion_3> in Unit <bat_n_ball> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_y_motion_4> <ball_y_motion_5> <ball_y_motion_6> <ball_y_motion_7> <ball_y_motion_8> <ball_y_motion_9> 
WARNING:Xst:1293 - FF/Latch <ball_x_0> has a constant value of 0 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_y_0> has a constant value of 0 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pong> ...

Optimizing unit <adc_if> ...

Optimizing unit <bat_n_ball> ...

Optimizing unit <vga_sync> ...
WARNING:Xst:2677 - Node <adc/data_2_2> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <adc/data_2_1> of sequential type is unconnected in block <pong>.
WARNING:Xst:2677 - Node <adc/data_2_0> of sequential type is unconnected in block <pong>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vga_driver/green_out> in Unit <pong> is equivalent to the following FF/Latch, which will be removed : <vga_driver/blue_out> 
Found area constraint ratio of 100 (+ 5) on block pong, actual ratio is 3.

Final Macro Processing ...

Processing Unit <pong> :
	Found 4-bit shift register for signal <adc/pdata2_3>.
Unit <pong> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong.ngr
Top Level Output File Name         : pong
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 533
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 32
#      LUT2                        : 106
#      LUT3                        : 54
#      LUT4                        : 70
#      MUXCY                       : 156
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 96
#      FD                          : 44
#      FDE_1                       : 9
#      FDR                         : 28
#      FDRE                        : 12
#      FDSE                        : 3
# Shift Registers                  : 1
#      SRL16E_1                    : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      148  out of   4656     3%  
 Number of Slice Flip Flops:             96  out of   9312     1%  
 Number of 4 input LUTs:                277  out of   9312     2%  
    Number used as logic:               276
    Number used as Shift registers:       1
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50MHz                          | BUFGP                  | 11    |
count_9                            | NONE(adc/data_2_11)    | 9     |
count_4                            | NONE(adc/pdata2_11)    | 10    |
vga_driver/vsync1                  | BUFG                   | 23    |
ck_251                             | BUFG                   | 44    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 20.475ns (Maximum Frequency: 48.840MHz)
   Minimum input arrival time before clock: 4.099ns
   Maximum output required time after clock: 5.947ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz'
  Clock period: 3.879ns (frequency: 257.798MHz)
  Total number of paths / destination ports: 56 / 11
-------------------------------------------------------------------------
Delay:               3.879ns (Levels of Logic = 10)
  Source:            count_1 (FF)
  Destination:       count_9 (FF)
  Source Clock:      clk_50MHz rising
  Destination Clock: clk_50MHz rising

  Data Path: count_1 to count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  count_1 (count_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_count_cy<1>_rt (Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     XORCY:CI->O           1   0.804   0.000  Mcount_count_xor<9> (Result<9>)
     FD:D                      0.308          count_9
    ----------------------------------------
    Total                      3.879ns (3.284ns logic, 0.595ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count_4'
  Clock period: 4.014ns (frequency: 249.128MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               4.014ns (Levels of Logic = 0)
  Source:            adc/Mshreg_pdata2_3 (FF)
  Destination:       adc/pdata2_3 (FF)
  Source Clock:      count_4 rising
  Destination Clock: count_4 rising

  Data Path: adc/Mshreg_pdata2_3 to adc/pdata2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E_1:CLK->Q       1   3.706   0.000  adc/Mshreg_pdata2_3 (adc/Mshreg_pdata2_3)
     FDE_1:D                   0.308          adc/pdata2_3
    ----------------------------------------
    Total                      4.014ns (4.014ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_driver/vsync1'
  Clock period: 9.923ns (frequency: 100.776MHz)
  Total number of paths / destination ports: 1071 / 43
-------------------------------------------------------------------------
Delay:               9.923ns (Levels of Logic = 6)
  Source:            add_bb/ball_x_2 (FF)
  Destination:       add_bb/ball_y_motion_3 (FF)
  Source Clock:      vga_driver/vsync1 rising
  Destination Clock: vga_driver/vsync1 rising

  Data Path: add_bb/ball_x_2 to add_bb/ball_y_motion_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.591   1.277  add_bb/ball_x_2 (add_bb/ball_x_2)
     LUT3:I0->O            5   0.704   0.668  add_bb/Madd_ball_y_motion_addsub0000_xor<6>111 (add_bb/N18)
     LUT4:I2->O            1   0.704   0.455  add_bb/Madd_ball_y_motion_addsub0000_xor<9>1_SW0 (N17)
     LUT4:I2->O            1   0.704   0.595  add_bb/Madd_ball_y_motion_addsub0000_xor<9>1 (add_bb/ball_y_motion_addsub0000<9>)
     LUT4:I0->O            1   0.704   0.000  add_bb/Mcompar_ball_y_motion_cmp_ge0000_lut<9> (add_bb/Mcompar_ball_y_motion_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.864   0.595  add_bb/Mcompar_ball_y_motion_cmp_ge0000_cy<9> (add_bb/ball_y_motion_cmp_ge0000)
     LUT4:I0->O            2   0.704   0.447  add_bb/ball_y_motion_and000064 (add_bb/ball_y_motion_and0000)
     FDRE:R                    0.911          add_bb/ball_y_motion_2
    ----------------------------------------
    Total                      9.923ns (5.886ns logic, 4.037ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck_251'
  Clock period: 20.475ns (frequency: 48.840MHz)
  Total number of paths / destination ports: 475227 / 76
-------------------------------------------------------------------------
Delay:               20.475ns (Levels of Logic = 37)
  Source:            vga_driver/pixel_row_1 (FF)
  Destination:       vga_driver/green_out (FF)
  Source Clock:      ck_251 rising
  Destination Clock: ck_251 rising

  Data Path: vga_driver/pixel_row_1 to vga_driver/green_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.666  vga_driver/pixel_row_1 (vga_driver/pixel_row_1)
     LUT2:I1->O            1   0.704   0.000  add_bb/Mcompar_vy_cmp_le0000_lut<1> (add_bb/Mcompar_vy_cmp_le0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  add_bb/Mcompar_vy_cmp_le0000_cy<1> (add_bb/Mcompar_vy_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Mcompar_vy_cmp_le0000_cy<2> (add_bb/Mcompar_vy_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Mcompar_vy_cmp_le0000_cy<3> (add_bb/Mcompar_vy_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Mcompar_vy_cmp_le0000_cy<4> (add_bb/Mcompar_vy_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Mcompar_vy_cmp_le0000_cy<5> (add_bb/Mcompar_vy_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Mcompar_vy_cmp_le0000_cy<6> (add_bb/Mcompar_vy_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Mcompar_vy_cmp_le0000_cy<7> (add_bb/Mcompar_vy_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Mcompar_vy_cmp_le0000_cy<8> (add_bb/Mcompar_vy_cmp_le0000_cy<8>)
     MUXCY:CI->O          10   0.459   0.961  add_bb/Mcompar_vy_cmp_le0000_cy<9> (add_bb/vy_cmp_le0000)
     LUT2:I1->O            1   0.704   0.455  add_bb/vy_mux0001<0>1 (add_bb/vy_mux0001<0>)
     LUT3:I2->O            1   0.704   0.000  add_bb/Msub_vy_mux0000_lut<0> (add_bb/Msub_vy_mux0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  add_bb/Msub_vy_mux0000_cy<0> (add_bb/Msub_vy_mux0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Msub_vy_mux0000_cy<1> (add_bb/Msub_vy_mux0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Msub_vy_mux0000_cy<2> (add_bb/Msub_vy_mux0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Msub_vy_mux0000_cy<3> (add_bb/Msub_vy_mux0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Msub_vy_mux0000_cy<4> (add_bb/Msub_vy_mux0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Msub_vy_mux0000_cy<5> (add_bb/Msub_vy_mux0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Msub_vy_mux0000_cy<6> (add_bb/Msub_vy_mux0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Msub_vy_mux0000_cy<7> (add_bb/Msub_vy_mux0000_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  add_bb/Msub_vy_mux0000_cy<8> (add_bb/Msub_vy_mux0000_cy<8>)
     XORCY:CI->O           2   0.804   0.447  add_bb/Msub_vy_mux0000_xor<9> (add_bb/vy_mux0000<9>)
     MULT18X18SIO:A9->P10    1   4.602   0.595  add_bb/Mmult_add0000_mult0001 (add_bb/add0000_mult0001<10>)
     LUT2:I0->O            1   0.704   0.000  add_bb/Madd__add0000_lut<10> (add_bb/Madd__add0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  add_bb/Madd__add0000_cy<10> (add_bb/Madd__add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Madd__add0000_cy<11> (add_bb/Madd__add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Madd__add0000_cy<12> (add_bb/Madd__add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Madd__add0000_cy<13> (add_bb/Madd__add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Madd__add0000_cy<14> (add_bb/Madd__add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Madd__add0000_cy<15> (add_bb/Madd__add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Madd__add0000_cy<16> (add_bb/Madd__add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  add_bb/Madd__add0000_cy<17> (add_bb/Madd__add0000_cy<17>)
     XORCY:CI->O           1   0.804   0.424  add_bb/Madd__add0000_xor<18> (add_bb/_add0000<18>)
     LUT4:I3->O            1   0.704   0.000  add_bb/Mcompar_ball_on_cmp_lt0000_lut<3> (add_bb/Mcompar_ball_on_cmp_lt0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  add_bb/Mcompar_ball_on_cmp_lt0000_cy<3> (add_bb/Mcompar_ball_on_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.459   0.499  add_bb/Mcompar_ball_on_cmp_lt0000_cy<4> (add_bb/Mcompar_ball_on_cmp_lt0000_cy<4>)
     LUT2:I1->O            1   0.704   0.420  vga_driver/green_inv1 (vga_driver/blue_inv)
     FDR:R                     0.911          vga_driver/green_out
    ----------------------------------------
    Total                     20.475ns (16.008ns logic, 4.467ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga_driver/vsync1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.099ns (Levels of Logic = 3)
  Source:            btn0 (PAD)
  Destination:       add_bb/ball_y_motion_3 (FF)
  Destination Clock: vga_driver/vsync1 rising

  Data Path: btn0 to add_bb/ball_y_motion_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  btn0_IBUF (btn0_IBUF)
     LUT4:I1->O            1   0.704   0.499  add_bb/ball_y_motion_mux0000<0>12 (add_bb/ball_y_motion_mux0000<0>12)
     LUT3:I1->O            1   0.704   0.000  add_bb/ball_y_motion_mux0000<0>24 (add_bb/ball_y_motion_mux0000<0>)
     FDSE:D                    0.308          add_bb/ball_y_motion_3
    ----------------------------------------
    Total                      4.099ns (2.934ns logic, 1.165ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            ADC_SDATA2 (PAD)
  Destination:       adc/Mshreg_pdata2_3 (FF)
  Destination Clock: count_4 rising

  Data Path: ADC_SDATA2 to adc/Mshreg_pdata2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ADC_SDATA2_IBUF (ADC_SDATA2_IBUF)
     SRL16E_1:D                0.421          adc/Mshreg_pdata2_3
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck_251'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            vga_driver/vsync (FF)
  Destination:       VGA_vsync (PAD)
  Source Clock:      ck_251 rising

  Data Path: vga_driver/vsync to VGA_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  vga_driver/vsync (vga_driver/vsync1)
     OBUF:I->O                 3.272          VGA_vsync_OBUF (VGA_vsync)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50MHz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.947ns (Levels of Logic = 2)
  Source:            count_4 (FF)
  Destination:       ADC_SCLK (PAD)
  Source Clock:      clk_50MHz rising

  Data Path: count_4 to ADC_SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  count_4 (count_4)
     INV:I->O             11   0.704   0.933  serial_clk1_INV_0 (ADC_SCLK_OBUF)
     OBUF:I->O                 3.272          ADC_SCLK_OBUF (ADC_SCLK)
    ----------------------------------------
    Total                      5.947ns (4.567ns logic, 1.380ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.88 secs
 
--> 

Total memory usage is 164016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    7 (   0 filtered)

