

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11'
================================================================
* Date:           Sat Dec 10 20:38:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.007 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    21851|  19.989 ns|  0.146 ms|    3|  21851|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_763_11  |        1|    21849|         9|          8|          8|  0 ~ 2731|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_val_V_18 = alloca i32 1"   --->   Operation 13 'alloca' 'pix_val_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pix_val_V_19 = alloca i32 1"   --->   Operation 14 'alloca' 'pix_val_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pix_val_V_22 = alloca i32 1"   --->   Operation 15 'alloca' 'pix_val_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane01, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp360_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 19 'read' 'cmp360_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub357_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub357" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 20 'read' 'sub357_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmp360_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 21 'read' 'cmp360_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmp360_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 22 'read' 'cmp360_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp360_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 23 'read' 'cmp360_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmp360_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 24 'read' 'cmp360_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp360_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 25 'read' 'cmp360_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cmp360_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp360_6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 26 'read' 'cmp360_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%icmp_ln749_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln749" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 27 'read' 'icmp_ln749_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cmp411_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp411" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 28 'read' 'cmp411_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmp411_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp411_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 29 'read' 'cmp411_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cmp411_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp411_2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 30 'read' 'cmp411_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 31 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pix_val_V_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_12" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 32 'read' 'pix_val_V_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pix_val_V_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_13" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 33 'read' 'pix_val_V_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pix_val_V_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_14" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 34 'read' 'pix_val_V_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln268 = store i8 %pix_val_V_14_read, i8 %pix_val_V_22" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 35 'store' 'store_ln268' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln268 = store i8 %pix_val_V_13_read, i8 %pix_val_V_19" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 36 'store' 'store_ln268' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln268 = store i8 %pix_val_V_12_read, i8 %pix_val_V_18" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 37 'store' 'store_ln268' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body356"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_3 = load i11 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 40 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.94ns)   --->   "%icmp_ln763 = icmp_eq  i11 %x_3, i11 %trunc_ln1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 41 'icmp' 'icmp_ln763' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%x_4 = add i11 %x_3, i11 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 42 'add' 'x_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln763 = br i1 %icmp_ln763, void %for.body356.split, void %for.inc427.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 43 'br' 'br_ln763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln763 = zext i11 %x_3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 44 'zext' 'zext_ln763' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.97ns)   --->   "%cmp358 = icmp_slt  i12 %zext_ln763, i12 %sub357_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 45 'icmp' 'cmp358' <Predicate = (!icmp_ln763)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.28ns)   --->   "%or_ln768 = or i1 %cmp358, i1 %cmp360_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 46 'or' 'or_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln781 = or i1 %cmp358, i1 %cmp411_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:781]   --->   Operation 47 'or' 'or_ln781' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln781 = br i1 %or_ln781, void %for.inc421, void %if.then412" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:781]   --->   Operation 48 'br' 'br_ln781' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.28ns)   --->   "%or_ln781_1 = or i1 %cmp358, i1 %cmp411_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:781]   --->   Operation 49 'or' 'or_ln781_1' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln781 = br i1 %or_ln781_1, void %for.inc421.1, void %if.then412.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:781]   --->   Operation 50 'br' 'br_ln781' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.28ns)   --->   "%or_ln781_2 = or i1 %cmp358, i1 %cmp411_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:781]   --->   Operation 51 'or' 'or_ln781_2' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln781 = br i1 %or_ln781_2, void %for.inc421.2, void %if.then412.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:781]   --->   Operation 52 'br' 'br_ln781' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln763 = store i11 %x_4, i11 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 53 'store' 'store_ln763' <Predicate = (!icmp_ln763)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pix_val_V = load i8 %pix_val_V_18"   --->   Operation 54 'load' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%pix_val_V_57 = load i8 %pix_val_V_19"   --->   Operation 55 'load' 'pix_val_V_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%pix_val_V_58 = load i8 %pix_val_V_22"   --->   Operation 56 'load' 'pix_val_V_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2731, i64 0"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln764 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_18" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:764]   --->   Operation 58 'specpipeline' 'specpipeline_ln764' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273]   --->   Operation 59 'specloopname' 'specloopname_ln273' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln768 = br i1 %or_ln768, void %for.inc389, void %if.then361" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 60 'br' 'br_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (1.83ns)   --->   "%img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'img_read' <Predicate = (!icmp_ln763 & or_ln768)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%pix_val_V_59 = trunc i24 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'trunc' 'pix_val_V_59' <Predicate = (!icmp_ln763 & or_ln768)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%pix_val_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'pix_val_V_38' <Predicate = (!icmp_ln763 & or_ln768)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pix_val_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 16, i32 23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'partselect' 'pix_val_V_39' <Predicate = (!icmp_ln763 & or_ln768)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln769 = br void %for.inc389" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:769]   --->   Operation 65 'br' 'br_ln769' <Predicate = (!icmp_ln763 & or_ln768)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.28ns)   --->   "%or_ln768_1 = or i1 %cmp358, i1 %cmp360_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 66 'or' 'or_ln768_1' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V_58, i8 %pix_val_V_22_out"   --->   Operation 152 'store' 'store_ln0' <Predicate = (icmp_ln763)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V_57, i8 %pix_val_V_19_out"   --->   Operation 153 'store' 'store_ln0' <Predicate = (icmp_ln763)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V, i8 %pix_val_V_18_out"   --->   Operation 154 'store' 'store_ln0' <Predicate = (icmp_ln763)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 155 'ret' 'ret_ln0' <Predicate = (icmp_ln763)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%pix_val_V_43 = phi i8 %pix_val_V_39, void %if.then361, i8 %pix_val_V_58, void %for.body356.split"   --->   Operation 67 'phi' 'pix_val_V_43' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%pix_val_V_42 = phi i8 %pix_val_V_38, void %if.then361, i8 %pix_val_V_57, void %for.body356.split"   --->   Operation 68 'phi' 'pix_val_V_42' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%pix_val_V_41 = phi i8 %pix_val_V_59, void %if.then361, i8 %pix_val_V, void %for.body356.split"   --->   Operation 69 'phi' 'pix_val_V_41' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln768 = br i1 %or_ln768_1, void %for.inc389.1, void %if.then361.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 70 'br' 'br_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (1.83ns)   --->   "%img_read_8 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'img_read_8' <Predicate = (!icmp_ln763 & or_ln768_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%pix_val_V_60 = trunc i24 %img_read_8" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'trunc' 'pix_val_V_60' <Predicate = (!icmp_ln763 & or_ln768_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%pix_val_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_8, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'partselect' 'pix_val_V_61' <Predicate = (!icmp_ln763 & or_ln768_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%pix_val_V_52 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_8, i32 16, i32 23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'partselect' 'pix_val_V_52' <Predicate = (!icmp_ln763 & or_ln768_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln769 = br void %for.inc389.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:769]   --->   Operation 75 'br' 'br_ln769' <Predicate = (!icmp_ln763 & or_ln768_1)> <Delay = 0.42>
ST_3 : Operation 76 [1/1] (0.28ns)   --->   "%or_ln768_2 = or i1 %cmp358, i1 %cmp360_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 76 'or' 'or_ln768_2' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%pix_val_V_64 = phi i8 %pix_val_V_52, void %if.then361.1, i8 %pix_val_V_43, void %for.inc389"   --->   Operation 77 'phi' 'pix_val_V_64' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%pix_val_V_63 = phi i8 %pix_val_V_61, void %if.then361.1, i8 %pix_val_V_42, void %for.inc389"   --->   Operation 78 'phi' 'pix_val_V_63' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%pix_val_V_62 = phi i8 %pix_val_V_60, void %if.then361.1, i8 %pix_val_V_41, void %for.inc389"   --->   Operation 79 'phi' 'pix_val_V_62' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.42ns)   --->   "%br_ln768 = br i1 %or_ln768_2, void %for.inc389.2, void %if.then361.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 80 'br' 'br_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.42>
ST_4 : Operation 81 [1/1] (1.83ns)   --->   "%img_read_9 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'img_read_9' <Predicate = (!icmp_ln763 & or_ln768_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%pix_val_V_65 = trunc i24 %img_read_9" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'trunc' 'pix_val_V_65' <Predicate = (!icmp_ln763 & or_ln768_2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%pix_val_V_66 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_9, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'partselect' 'pix_val_V_66' <Predicate = (!icmp_ln763 & or_ln768_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%pix_val_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_9, i32 16, i32 23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'partselect' 'pix_val_V_53' <Predicate = (!icmp_ln763 & or_ln768_2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln769 = br void %for.inc389.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:769]   --->   Operation 85 'br' 'br_ln769' <Predicate = (!icmp_ln763 & or_ln768_2)> <Delay = 0.42>
ST_4 : Operation 86 [1/1] (0.28ns)   --->   "%or_ln768_3 = or i1 %cmp358, i1 %cmp360_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 86 'or' 'or_ln768_3' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.28ns)   --->   "%or_ln768_4 = or i1 %cmp358, i1 %cmp360_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 87 'or' 'or_ln768_4' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.28ns)   --->   "%or_ln768_5 = or i1 %cmp358, i1 %cmp360_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 88 'or' 'or_ln768_5' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.28ns)   --->   "%or_ln768_6 = or i1 %cmp358, i1 %cmp360_6_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 89 'or' 'or_ln768_6' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.28ns)   --->   "%or_ln768_7 = or i1 %cmp358, i1 %icmp_ln749_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 90 'or' 'or_ln768_7' <Predicate = (!icmp_ln763)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%pix_val_V_69 = phi i8 %pix_val_V_53, void %if.then361.2, i8 %pix_val_V_64, void %for.inc389.1"   --->   Operation 91 'phi' 'pix_val_V_69' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%pix_val_V_68 = phi i8 %pix_val_V_66, void %if.then361.2, i8 %pix_val_V_63, void %for.inc389.1"   --->   Operation 92 'phi' 'pix_val_V_68' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%pix_val_V_67 = phi i8 %pix_val_V_65, void %if.then361.2, i8 %pix_val_V_62, void %for.inc389.1"   --->   Operation 93 'phi' 'pix_val_V_67' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln768 = br i1 %or_ln768_3, void %for.inc389.3, void %if.then361.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 94 'br' 'br_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.42>
ST_5 : Operation 95 [1/1] (1.83ns)   --->   "%img_read_10 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'img_read_10' <Predicate = (!icmp_ln763 & or_ln768_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%pix_val_V_70 = trunc i24 %img_read_10" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'trunc' 'pix_val_V_70' <Predicate = (!icmp_ln763 & or_ln768_3)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%pix_val_V_71 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_10, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'partselect' 'pix_val_V_71' <Predicate = (!icmp_ln763 & or_ln768_3)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%pix_val_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_10, i32 16, i32 23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'partselect' 'pix_val_V_54' <Predicate = (!icmp_ln763 & or_ln768_3)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln769 = br void %for.inc389.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:769]   --->   Operation 99 'br' 'br_ln769' <Predicate = (!icmp_ln763 & or_ln768_3)> <Delay = 0.42>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_68, i8 %pix_val_V_67, i8 %pix_val_V_64, i8 %pix_val_V_63, i8 %pix_val_V_62, i8 %pix_val_V_43, i8 %pix_val_V_42, i8 %pix_val_V_41"   --->   Operation 100 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln763 & or_ln781)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'write' 'write_ln174' <Predicate = (!icmp_ln763 & or_ln781)> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln782 = br void %for.inc421" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:782]   --->   Operation 102 'br' 'br_ln782' <Predicate = (!icmp_ln763 & or_ln781)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%pix_val_V_74 = phi i8 %pix_val_V_54, void %if.then361.3, i8 %pix_val_V_69, void %for.inc389.2"   --->   Operation 103 'phi' 'pix_val_V_74' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%pix_val_V_73 = phi i8 %pix_val_V_71, void %if.then361.3, i8 %pix_val_V_68, void %for.inc389.2"   --->   Operation 104 'phi' 'pix_val_V_73' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%pix_val_V_72 = phi i8 %pix_val_V_70, void %if.then361.3, i8 %pix_val_V_67, void %for.inc389.2"   --->   Operation 105 'phi' 'pix_val_V_72' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln768 = br i1 %or_ln768_4, void %for.inc389.4, void %if.then361.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 106 'br' 'br_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.42>
ST_6 : Operation 107 [1/1] (1.83ns)   --->   "%img_read_11 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'img_read_11' <Predicate = (!icmp_ln763 & or_ln768_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%pix_val_V_75 = trunc i24 %img_read_11" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'trunc' 'pix_val_V_75' <Predicate = (!icmp_ln763 & or_ln768_4)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%pix_val_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_11, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'partselect' 'pix_val_V_76' <Predicate = (!icmp_ln763 & or_ln768_4)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%pix_val_V_55 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_11, i32 16, i32 23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'partselect' 'pix_val_V_55' <Predicate = (!icmp_ln763 & or_ln768_4)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.42ns)   --->   "%br_ln769 = br void %for.inc389.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:769]   --->   Operation 111 'br' 'br_ln769' <Predicate = (!icmp_ln763 & or_ln768_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%pix_val_V_79 = phi i8 %pix_val_V_55, void %if.then361.4, i8 %pix_val_V_74, void %for.inc389.3"   --->   Operation 112 'phi' 'pix_val_V_79' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%pix_val_V_78 = phi i8 %pix_val_V_76, void %if.then361.4, i8 %pix_val_V_73, void %for.inc389.3"   --->   Operation 113 'phi' 'pix_val_V_78' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%pix_val_V_77 = phi i8 %pix_val_V_75, void %if.then361.4, i8 %pix_val_V_72, void %for.inc389.3"   --->   Operation 114 'phi' 'pix_val_V_77' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.42ns)   --->   "%br_ln768 = br i1 %or_ln768_5, void %for.inc389.5, void %if.then361.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 115 'br' 'br_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.42>
ST_7 : Operation 116 [1/1] (1.83ns)   --->   "%img_read_12 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'img_read_12' <Predicate = (!icmp_ln763 & or_ln768_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%pix_val_V_80 = trunc i24 %img_read_12" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'trunc' 'pix_val_V_80' <Predicate = (!icmp_ln763 & or_ln768_5)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%pix_val_V_81 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_12, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'partselect' 'pix_val_V_81' <Predicate = (!icmp_ln763 & or_ln768_5)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%pix_val_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_12, i32 16, i32 23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'partselect' 'pix_val_V_56' <Predicate = (!icmp_ln763 & or_ln768_5)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln769 = br void %for.inc389.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:769]   --->   Operation 120 'br' 'br_ln769' <Predicate = (!icmp_ln763 & or_ln768_5)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%pix_val_V_84 = phi i8 %pix_val_V_56, void %if.then361.5, i8 %pix_val_V_79, void %for.inc389.4"   --->   Operation 121 'phi' 'pix_val_V_84' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%pix_val_V_83 = phi i8 %pix_val_V_81, void %if.then361.5, i8 %pix_val_V_78, void %for.inc389.4"   --->   Operation 122 'phi' 'pix_val_V_83' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%pix_val_V_82 = phi i8 %pix_val_V_80, void %if.then361.5, i8 %pix_val_V_77, void %for.inc389.4"   --->   Operation 123 'phi' 'pix_val_V_82' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.42ns)   --->   "%br_ln768 = br i1 %or_ln768_6, void %for.inc389.6, void %if.then361.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 124 'br' 'br_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.42>
ST_8 : Operation 125 [1/1] (1.83ns)   --->   "%img_read_13 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'img_read_13' <Predicate = (!icmp_ln763 & or_ln768_6)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%pix_val_V_86 = trunc i24 %img_read_13" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'trunc' 'pix_val_V_86' <Predicate = (!icmp_ln763 & or_ln768_6)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%pix_val_V_87 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_13, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'partselect' 'pix_val_V_87' <Predicate = (!icmp_ln763 & or_ln768_6)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%pix_val_V_85 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_13, i32 16, i32 23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'partselect' 'pix_val_V_85' <Predicate = (!icmp_ln763 & or_ln768_6)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln769 = br void %for.inc389.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:769]   --->   Operation 129 'br' 'br_ln769' <Predicate = (!icmp_ln763 & or_ln768_6)> <Delay = 0.42>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_82, i8 %pix_val_V_79, i8 %pix_val_V_78, i8 %pix_val_V_77, i8 %pix_val_V_74, i8 %pix_val_V_73, i8 %pix_val_V_72, i8 %pix_val_V_69"   --->   Operation 130 'bitconcatenate' 'p_2' <Predicate = (!icmp_ln763 & or_ln781_1)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_2" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 131 'write' 'write_ln174' <Predicate = (!icmp_ln763 & or_ln781_1)> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln782 = br void %for.inc421.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:782]   --->   Operation 132 'br' 'br_ln782' <Predicate = (!icmp_ln763 & or_ln781_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%pix_val_V_90 = phi i8 %pix_val_V_85, void %if.then361.6, i8 %pix_val_V_84, void %for.inc389.5"   --->   Operation 133 'phi' 'pix_val_V_90' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%pix_val_V_89 = phi i8 %pix_val_V_87, void %if.then361.6, i8 %pix_val_V_83, void %for.inc389.5"   --->   Operation 134 'phi' 'pix_val_V_89' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%pix_val_V_88 = phi i8 %pix_val_V_86, void %if.then361.6, i8 %pix_val_V_82, void %for.inc389.5"   --->   Operation 135 'phi' 'pix_val_V_88' <Predicate = (!icmp_ln763)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.42ns)   --->   "%br_ln768 = br i1 %or_ln768_7, void %for.body407, void %if.then361.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:768]   --->   Operation 136 'br' 'br_ln768' <Predicate = (!icmp_ln763)> <Delay = 0.42>
ST_9 : Operation 137 [1/1] (1.83ns)   --->   "%img_read_14 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'read' 'img_read_14' <Predicate = (!icmp_ln763 & or_ln768_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%pix_val_V_92 = trunc i24 %img_read_14" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'trunc' 'pix_val_V_92' <Predicate = (!icmp_ln763 & or_ln768_7)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%pix_val_V_93 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_14, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'partselect' 'pix_val_V_93' <Predicate = (!icmp_ln763 & or_ln768_7)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%pix_val_V_91 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_14, i32 16, i32 23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 140 'partselect' 'pix_val_V_91' <Predicate = (!icmp_ln763 & or_ln768_7)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln769 = br void %for.body407" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:769]   --->   Operation 141 'br' 'br_ln769' <Predicate = (!icmp_ln763 & or_ln768_7)> <Delay = 0.42>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%pix_val_V_96 = phi i8 %pix_val_V_91, void %if.then361.7, i8 %pix_val_V_90, void %for.inc389.6"   --->   Operation 142 'phi' 'pix_val_V_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%pix_val_V_95 = phi i8 %pix_val_V_93, void %if.then361.7, i8 %pix_val_V_89, void %for.inc389.6"   --->   Operation 143 'phi' 'pix_val_V_95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%pix_val_V_94 = phi i8 %pix_val_V_92, void %if.then361.7, i8 %pix_val_V_88, void %for.inc389.6"   --->   Operation 144 'phi' 'pix_val_V_94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_96, i8 %pix_val_V_95, i8 %pix_val_V_94, i8 %pix_val_V_90, i8 %pix_val_V_89, i8 %pix_val_V_88, i8 %pix_val_V_84, i8 %pix_val_V_83"   --->   Operation 145 'bitconcatenate' 'p_0' <Predicate = (or_ln781_2)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = (or_ln781_2)> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln782 = br void %for.inc421.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:782]   --->   Operation 147 'br' 'br_ln782' <Predicate = (or_ln781_2)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln763 = store i8 %pix_val_V_96, i8 %pix_val_V_22" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 148 'store' 'store_ln763' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln763 = store i8 %pix_val_V_95, i8 %pix_val_V_19" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 149 'store' 'store_ln763' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln763 = store i8 %pix_val_V_94, i8 %pix_val_V_18" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 150 'store' 'store_ln763' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln763 = br void %for.body356" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763]   --->   Operation 151 'br' 'br_ln763' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('x') [22]  (0 ns)
	'load' operation ('x', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763) on local variable 'x' [51]  (0 ns)
	'icmp' operation ('cmp358', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:763) [63]  (0.976 ns)
	'or' operation ('or_ln781_2', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:781) [174]  (0.287 ns)
	blocking operation 0.108 ns on control path)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.84 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_8', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [79]  (1.84 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_9', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [91]  (1.84 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_10', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [103]  (1.84 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_11', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [115]  (1.84 ns)

 <State 7>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_12', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [127]  (1.84 ns)

 <State 8>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_13', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [139]  (1.84 ns)

 <State 9>: 4.01ns
The critical path consists of the following:
	fifo read operation ('img_read_14', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [151]  (1.84 ns)
	multiplexor before 'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [158]  (0.427 ns)
	'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [158]  (0 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'bytePlanes_plane01' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [178]  (1.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
