# traffic-light-fsm-verilog
A 4-state FSM-based traffic light controller implemented in Verilog with simulation testbench
