{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698680379965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698680379965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 10:39:39 2023 " "Processing started: Mon Oct 30 10:39:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698680379965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698680379965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ave8 -c ave8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ave8 -c ave8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698680379966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698680381720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698680381720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ave8_E.v(372) " "Verilog HDL warning at ave8_E.v(372): extended using \"x\" or \"z\"" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698680400917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ave8_E.v(397) " "Verilog HDL warning at ave8_E.v(397): extended using \"x\" or \"z\"" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698680400918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sxc210186/downloads/ave8_e.v 9 9 " "Found 9 design units, including 9 entities, in source file /users/sxc210186/downloads/ave8_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 ave8_E " "Found entity 1: ave8_E" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""} { "Info" "ISGN_ENTITY_NAME" "2 ave8_fsm " "Found entity 2: ave8_fsm" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""} { "Info" "ISGN_ENTITY_NAME" "3 ave8_dat " "Found entity 3: ave8_dat" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""} { "Info" "ISGN_ENTITY_NAME" "4 ave8_add12u_11_10 " "Found entity 4: ave8_add12u_11_10" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""} { "Info" "ISGN_ENTITY_NAME" "5 ave8_add12u_11_11 " "Found entity 5: ave8_add12u_11_11" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""} { "Info" "ISGN_ENTITY_NAME" "6 ave8_incr24u " "Found entity 6: ave8_incr24u" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""} { "Info" "ISGN_ENTITY_NAME" "7 ave8_lop24u_1 " "Found entity 7: ave8_lop24u_1" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""} { "Info" "ISGN_ENTITY_NAME" "8 ave8_add12u_11 " "Found entity 8: ave8_add12u_11" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""} { "Info" "ISGN_ENTITY_NAME" "9 ave8_add8u " "Found entity 9: ave8_add8u" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 460 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698680400919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698680400919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ave8_E " "Elaborating entity \"ave8_E\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698680400970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_fsm ave8_fsm:INST_fsm " "Elaborating entity \"ave8_fsm\" for hierarchy \"ave8_fsm:INST_fsm\"" {  } { { "../../../../Downloads/ave8_E.v" "INST_fsm" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680400988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_dat ave8_dat:INST_dat " "Elaborating entity \"ave8_dat\" for hierarchy \"ave8_dat:INST_dat\"" {  } { { "../../../../Downloads/ave8_E.v" "INST_dat" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680401006 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ave8_E.v(366) " "Verilog HDL Case Statement information at ave8_E.v(366): all case item expressions in this case statement are onehot" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 366 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698680401031 "|ave8_E|ave8_dat:INST_dat"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ave8_E.v(391) " "Verilog HDL Case Statement information at ave8_E.v(391): all case item expressions in this case statement are onehot" {  } { { "../../../../Downloads/ave8_E.v" "" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 391 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698680401031 "|ave8_E|ave8_dat:INST_dat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11_10 ave8_dat:INST_dat\|ave8_add12u_11_10:INST_add12u_11_10_1 " "Elaborating entity \"ave8_add12u_11_10\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11_10:INST_add12u_11_10_1\"" {  } { { "../../../../Downloads/ave8_E.v" "INST_add12u_11_10_1" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680401032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11_11 ave8_dat:INST_dat\|ave8_add12u_11_11:INST_add12u_11_11_1 " "Elaborating entity \"ave8_add12u_11_11\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11_11:INST_add12u_11_11_1\"" {  } { { "../../../../Downloads/ave8_E.v" "INST_add12u_11_11_1" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680401044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_incr24u ave8_dat:INST_dat\|ave8_incr24u:INST_incr24u_1 " "Elaborating entity \"ave8_incr24u\" for hierarchy \"ave8_dat:INST_dat\|ave8_incr24u:INST_incr24u_1\"" {  } { { "../../../../Downloads/ave8_E.v" "INST_incr24u_1" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680401056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_lop24u_1 ave8_dat:INST_dat\|ave8_lop24u_1:INST_lop24u_1_1 " "Elaborating entity \"ave8_lop24u_1\" for hierarchy \"ave8_dat:INST_dat\|ave8_lop24u_1:INST_lop24u_1_1\"" {  } { { "../../../../Downloads/ave8_E.v" "INST_lop24u_1_1" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680401068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11 ave8_dat:INST_dat\|ave8_add12u_11:INST_add12u_11_1 " "Elaborating entity \"ave8_add12u_11\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11:INST_add12u_11_1\"" {  } { { "../../../../Downloads/ave8_E.v" "INST_add12u_11_1" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680401082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add8u ave8_dat:INST_dat\|ave8_add8u:INST_add8u_1 " "Elaborating entity \"ave8_add8u\" for hierarchy \"ave8_dat:INST_dat\|ave8_add8u:INST_add8u_1\"" {  } { { "../../../../Downloads/ave8_E.v" "INST_add8u_1" { Text "C:/Users/sxc210186/Downloads/ave8_E.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680401102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698680401992 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698680402228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.5/output_files/ave8.map.smsg " "Generated suppressed messages file C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 6.5/output_files/ave8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698680402301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698680402561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698680402561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698680402806 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698680402806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Implemented 202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698680402806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698680402806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698680402826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 10:40:02 2023 " "Processing ended: Mon Oct 30 10:40:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698680402826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698680402826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698680402826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698680402826 ""}
