<<<
[#insns-cvs_nr_r,reftext="Vector whole register store (CVS<NR>R.V, VS<NR>R.V)"]
==== CVS<NR>R.V, VS<NR>R.V

Synopsis::
Vector whole register store

Capability Mode Mnemonics::
`...`

Hybrid Mode Mnemonics::
`...`

Encoding::
--
TBD
--

Description::
...

Prerequisites for Capability Mode::
V

Prerequisites for Hybrid Mode::
V

Capability Mode Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--

Hybrid Mode Operation::
--
TBD
--
