3:02:14 PM - ARM Physical IP, Inc.
3:02:14 PM - Linux cadpc14 4.18.0-553.27.1.el8_10.x86_64 #1 SMP Fri Oct 18 06:18:15 EDT 2024 x86_64 x86_64 x86_64 GNU/Linux
3:02:14 PM - Version 2009Q1V1
3:02:14 PM - GUI version 5.6.13
3:02:14 PM - 
3:02:14 PM - CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
3:02:14 PM - 
3:02:14 PM - Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
3:02:14 PM - 
3:02:14 PM - Use of this Software is subject to the terms and conditions of the
3:02:14 PM - applicable license agreement with ARM Physical IP, Inc. 
3:02:14 PM - In addition, this Software is protected by patents, copyright law 
3:02:14 PM - and international treaties.
3:02:14 PM - 
3:02:14 PM - The copyright notice(s) in this Software does not indicate actual or
3:02:14 PM - intended publication of this Software.
3:02:14 PM - 
3:02:14 PM - High Speed/Density Dual Port SRAM Generator, IBM CMRF8SF-LPVT Process
3:02:14 PM - 
3:02:14 PM - Log file is ACI.log
3:02:14 PM - 
3:02:19 PM - command: /courses/ee6321/share/mem_comp/ra2shd_v20/bin/ra2shd_v20 verilog -instname RA2SHD -words 2048 -bits 32 -frequency 1 -ring_width 4.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-8" -power_type rings -horiz met3 -vert met4 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 6 -dpccm on -asvm on -corners ff_1p32v_m40c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_125c
3:02:19 PM - Verilog Model generator succeeded, created:
3:02:19 PM -    RA2SHD.v
3:02:22 PM - command: /courses/ee6321/share/mem_comp/ra2shd_v20/bin/ra2shd_v20 synopsys -instname RA2SHD -words 2048 -bits 32 -frequency 1 -ring_width 4.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-8" -power_type rings -horiz met3 -vert met4 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 6 -dpccm on -asvm on -libname USERLIB -corners ff_1p32v_m40c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_125c
3:02:25 PM - Synopsys Model generator succeeded, created:
3:02:25 PM -    RA2SHD_ff_1p32v_m40c_syn.lib
3:02:25 PM -    RA2SHD_ff_1p65v_125c_syn.lib
3:02:25 PM -    RA2SHD_tt_1p2v_25c_syn.lib
3:02:25 PM -    RA2SHD_ss_1p08v_125c_syn.lib
3:02:28 PM - command: /courses/ee6321/share/mem_comp/ra2shd_v20/bin/ra2shd_v20 primetime -instname RA2SHD -words 2048 -bits 32 -frequency 1 -ring_width 4.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-8" -power_type rings -horiz met3 -vert met4 -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -drive 6 -dpccm on -asvm on -corners ff_1p32v_m40c,ff_1p65v_125c,tt_1p2v_25c,ss_1p08v_125c
3:02:31 PM - PrimeTime Model generator succeeded, created:
3:02:31 PM -    RA2SHD_ff_1p32v_m40c.data
3:02:31 PM -    RA2SHD_ff_1p65v_125c.data
3:02:31 PM -    RA2SHD_tt_1p2v_25c.data
3:02:31 PM -    RA2SHD_ss_1p08v_125c.data
3:02:31 PM -    RA2SHD.mod
