$date
	Mon Sep 15 13:02:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module part_5_top_tb $end
$var event 1 ! gen_result $end
$var wire 32 " sum [31:0] $end
$var wire 1 # mismatch $end
$var reg 32 $ a [31:0] $end
$var reg 32 % b [31:0] $end
$var reg 1 & isErr $end
$var reg 1 ' sub $end
$var reg 32 ( sum_compare [31:0] $end
$var reg 16 ) time_of_err [15:0] $end
$scope module top0 $end
$var wire 32 * a [31:0] $end
$var wire 32 + b [31:0] $end
$var wire 32 , b_xor [31:0] $end
$var wire 1 - cin $end
$var wire 1 ' sub $end
$var wire 32 . sum [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
0-
b0 ,
b0 +
b0 *
bx )
b0 (
0'
0&
b0 %
b0 $
0#
b0 "
1!
$end
#50
b1 (
0#
b1 "
b1 .
b1 $
b1 *
#100
b10 (
0#
b10 "
b10 .
b10 $
b10 *
#150
b11111111111111111111111111111110 ,
b1 (
0#
b1 "
b1 .
1-
1'
b1 %
b1 +
#200
b0 "
b0 .
b11111111111111111111111111111101 ,
0#
b0 (
b10 %
b10 +
#250
b1 ,
b10000000000000000 (
0-
0'
b1 %
b1 +
0#
b10000000000000000 "
b10000000000000000 .
b1111111111111111 $
b1111111111111111 *
#300
b11111111111111111111111111111110 ,
b1111111111111111 (
1-
1'
0#
b1111111111111111 "
b1111111111111111 .
b10000000000000000 $
b10000000000000000 *
#350
b11111111111111111111111111111111 ,
b11111111111111111111111111111110 (
0-
0'
b11111111111111111111111111111111 %
b11111111111111111111111111111111 +
0#
b11111111111111111111111111111110 "
b11111111111111111111111111111110 .
b11111111111111111111111111111111 $
b11111111111111111111111111111111 *
#400
1!
