

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s'
================================================================
* Date:           Wed May 21 19:42:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.019 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      485|    18272|  2.425 us|  91.360 us|  485|  18272|       no|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      484|    18271|   4 ~ 151|          -|          -|   121|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 4 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer6_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer5_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.53ns)   --->   "%store_ln51 = store i7 0, i7 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 7 'store' 'store_ln51' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc.i" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 8 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 9 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.81ns)   --->   "%icmp_ln51 = icmp_eq  i7 %indvar_flatten_load, i7 121" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 10 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.20ns)   --->   "%add_ln51 = add i7 %indvar_flatten_load, i7 1" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 11 'add' 'add_ln51' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc13.i, void %_ZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 12 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.18ns)   --->   "%layer5_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer5_out" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 13 'read' 'layer5_out_read' <Predicate = (!icmp_ln51)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 121> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i64 %layer5_out_read" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 14 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln57_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer5_out_read, i32 48, i32 55" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 15 'partselect' 'trunc_ln57_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln57_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer5_out_read, i32 56, i32 63" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 16 'partselect' 'trunc_ln57_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ref_tmp_i_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer5_out_read, i32 8, i32 15" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 17 'partselect' 'ref_tmp_i_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ref_tmp_i_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer5_out_read, i32 16, i32 23" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 18 'partselect' 'ref_tmp_i_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ref_tmp_i_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer5_out_read, i32 24, i32 31" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 19 'partselect' 'ref_tmp_i_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ref_tmp_i_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer5_out_read, i32 32, i32 39" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 20 'partselect' 'ref_tmp_i_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ref_tmp_i_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %layer5_out_read, i32 40, i32 47" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 21 'partselect' 'ref_tmp_i_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln57 = call void @compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>, i8 %trunc_ln57, i8 %ref_tmp_i_1, i8 %ref_tmp_i_2, i8 %ref_tmp_i_3, i8 %ref_tmp_i_4, i8 %ref_tmp_i_5, i8 %trunc_ln57_6, i8 %trunc_ln57_7, i128 %layer6_out, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_61, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_60, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_59, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_58, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_57, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_56, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_39, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_47, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_38, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_46, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_37, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_45, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_36, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_44, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_35, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_43, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_34, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_42, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_33, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_41, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_32, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_40, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_15, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_23, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_22, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_21, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_20, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_19, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_18, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_17, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_16, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_55, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_54, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_53, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_52, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_51, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_50, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_49, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_48, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_31, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_30, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_29, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_28, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_27, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_26, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_25, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_24, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_15, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_7, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_14, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_6, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_13, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_5, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_12, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_4, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_11, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_3, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_10, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_2, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_9, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_1, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_8, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3, i1 %outidx_2, i7 %w6_V" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 22 'call' 'call_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.53ns)   --->   "%store_ln53 = store i7 %add_ln51, i7 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 23 'store' 'store_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.53>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 24 'ret' 'ret_ln79' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 121, i64 121, i64 121"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 27 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln57 = call void @compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>, i8 %trunc_ln57, i8 %ref_tmp_i_1, i8 %ref_tmp_i_2, i8 %ref_tmp_i_3, i8 %ref_tmp_i_4, i8 %ref_tmp_i_5, i8 %trunc_ln57_6, i8 %trunc_ln57_7, i128 %layer6_out, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_61, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_60, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_59, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_58, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_57, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_56, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_39, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_47, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_38, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_46, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_37, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_45, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_36, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_44, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_35, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_43, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_34, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_42, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_33, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_41, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_32, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_40, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_15, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_23, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_22, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_21, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_20, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_19, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_18, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_9, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_17, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_8, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_16, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_55, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_54, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_53, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_52, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_51, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_50, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_49, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_48, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_31, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_30, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_29, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_28, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_27, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_26, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_25, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_24, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_7, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_6, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_5, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_4, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_3, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_2, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_1, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_15, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_7, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_14, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_6, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_13, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_5, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_12, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_4, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_11, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_3, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_10, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_2, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_9, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_1, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_8, i8 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3, i1 %outidx_2, i7 %w6_V" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 28 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc.i" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 29 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.538ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [97]  (0 ns)
	'store' operation ('store_ln51', firmware/nnet_utils/nnet_conv2d_stream.h:51) of constant 0 on local variable 'indvar_flatten' [100]  (0.538 ns)

 <State 2>: 3ns
The critical path consists of the following:
	fifo read operation ('layer5_out_read', firmware/nnet_utils/nnet_conv2d_stream.h:57) on port 'layer5_out' (firmware/nnet_utils/nnet_conv2d_stream.h:57) [111]  (2.19 ns)
	blocking operation 0.814 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
