--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ad9238_test.twx ad9238_test.ncd -o ad9238_test.twr
ad9238_test.pcf -ucf ad9238_test.ucf

Design file:              ad9238_test.ncd
Physical constraint file: ad9238_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: U1/dcm_sp_inst/CLKIN
  Logical resource: U1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: U1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: U1/dcm_sp_inst/CLKIN
  Logical resource: U1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: U1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.385ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: U1/dcm_sp_inst/CLKFX
  Logical resource: U1/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: U1/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clkfx = PERIOD TIMEGRP "U1_clkfx" TS_sys_clk * 1.3 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8088615 paths analyzed, 527 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.329ns.
--------------------------------------------------------------------------------

Paths for end point u3/bcd2_ist/resd_3 (SLICE_X5Y40.A3), 237077 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.932ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (0.625 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X4Y40.B2       net (fanout=6)        1.382   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X4Y40.B        Tilo                  0.254   ila_filter_debug/U0/iTRIG_IN<219>
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd81
    SLICE_X3Y39.A2       net (fanout=12)       1.253   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8
    SLICE_X3Y39.A        Tilo                  0.259   N99
                                                       u3/bcd2_ist/Madd_n0147_cy<0>24_SW1
    SLICE_X2Y39.A6       net (fanout=1)        0.143   N120
    SLICE_X2Y39.A        Tilo                  0.235   N119
                                                       u3/bcd2_ist/Madd_n0147_cy<0>24
    SLICE_X5Y40.A3       net (fanout=3)        1.014   u3/bcd2_ist/Madd_n0147_cy<0>1
    SLICE_X5Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<3>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_xor<3>11
                                                       u3/bcd2_ist/resd_3
    -------------------------------------------------  ---------------------------
    Total                                     13.932ns (3.575ns logic, 10.357ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.821ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (0.625 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X4Y40.B2       net (fanout=6)        1.382   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X4Y40.B        Tilo                  0.254   ila_filter_debug/U0/iTRIG_IN<219>
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd81
    SLICE_X2Y39.B3       net (fanout=12)       1.113   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8
    SLICE_X2Y39.B        Tilo                  0.235   N119
                                                       u3/bcd2_ist/Madd_n0147_cy<0>24_SW0
    SLICE_X2Y39.A5       net (fanout=1)        0.196   N119
    SLICE_X2Y39.A        Tilo                  0.235   N119
                                                       u3/bcd2_ist/Madd_n0147_cy<0>24
    SLICE_X5Y40.A3       net (fanout=3)        1.014   u3/bcd2_ist/Madd_n0147_cy<0>1
    SLICE_X5Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<3>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_xor<3>11
                                                       u3/bcd2_ist/resd_3
    -------------------------------------------------  ---------------------------
    Total                                     13.821ns (3.551ns logic, 10.270ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.648ns (Levels of Logic = 12)
  Clock Path Skew:      -0.108ns (0.625 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X4Y41.A2       net (fanout=6)        1.182   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X4Y41.A        Tilo                  0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_lut<0>21
    SLICE_X2Y39.B5       net (fanout=12)       1.140   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_lut<0>2
    SLICE_X2Y39.B        Tilo                  0.235   N119
                                                       u3/bcd2_ist/Madd_n0147_cy<0>24_SW0
    SLICE_X2Y39.A5       net (fanout=1)        0.196   N119
    SLICE_X2Y39.A        Tilo                  0.235   N119
                                                       u3/bcd2_ist/Madd_n0147_cy<0>24
    SLICE_X5Y40.A3       net (fanout=3)        1.014   u3/bcd2_ist/Madd_n0147_cy<0>1
    SLICE_X5Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<3>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_xor<3>11
                                                       u3/bcd2_ist/resd_3
    -------------------------------------------------  ---------------------------
    Total                                     13.648ns (3.551ns logic, 10.097ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point u3/bcd2_ist/resd_1 (SLICE_X3Y40.B4), 506639 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.801ns (Levels of Logic = 12)
  Clock Path Skew:      -0.101ns (0.632 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X2Y41.A4       net (fanout=6)        1.524   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X2Y41.A        Tilo                  0.235   N175
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>411
    SLICE_X4Y41.D5       net (fanout=7)        0.807   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>41
    SLICE_X4Y41.D        Tilo                  0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>41
    SLICE_X3Y40.C4       net (fanout=4)        0.971   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
    SLICE_X3Y40.C        Tilo                  0.259   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Madd_n0147_lut<0>11
    SLICE_X3Y40.B4       net (fanout=2)        0.359   u3/bcd2_ist/Madd_n0147_lut<0>1
    SLICE_X3Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_lut<1>
                                                       u3/bcd2_ist/resd_1
    -------------------------------------------------  ---------------------------
    Total                                     13.801ns (3.575ns logic, 10.226ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.703ns (Levels of Logic = 12)
  Clock Path Skew:      -0.101ns (0.632 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X4Y40.B2       net (fanout=6)        1.382   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X4Y40.B        Tilo                  0.254   ila_filter_debug/U0/iTRIG_IN<219>
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd81
    SLICE_X4Y41.D1       net (fanout=12)       0.832   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8
    SLICE_X4Y41.D        Tilo                  0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>41
    SLICE_X3Y40.C4       net (fanout=4)        0.971   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
    SLICE_X3Y40.C        Tilo                  0.259   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Madd_n0147_lut<0>11
    SLICE_X3Y40.B4       net (fanout=2)        0.359   u3/bcd2_ist/Madd_n0147_lut<0>1
    SLICE_X3Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_lut<1>
                                                       u3/bcd2_ist/resd_1
    -------------------------------------------------  ---------------------------
    Total                                     13.703ns (3.594ns logic, 10.109ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.694ns (Levels of Logic = 12)
  Clock Path Skew:      -0.101ns (0.632 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X2Y41.A4       net (fanout=6)        1.524   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X2Y41.A        Tilo                  0.235   N175
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>411
    SLICE_X4Y41.B4       net (fanout=7)        0.877   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>41
    SLICE_X4Y41.B        Tilo                  0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>42
    SLICE_X3Y40.C6       net (fanout=4)        0.794   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_38
    SLICE_X3Y40.C        Tilo                  0.259   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Madd_n0147_lut<0>11
    SLICE_X3Y40.B4       net (fanout=2)        0.359   u3/bcd2_ist/Madd_n0147_lut<0>1
    SLICE_X3Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_lut<1>
                                                       u3/bcd2_ist/resd_1
    -------------------------------------------------  ---------------------------
    Total                                     13.694ns (3.575ns logic, 10.119ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point u3/bcd2_ist/resd_2 (SLICE_X3Y40.D4), 343315 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.768ns (Levels of Logic = 12)
  Clock Path Skew:      -0.101ns (0.632 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X2Y41.A4       net (fanout=6)        1.524   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X2Y41.A        Tilo                  0.235   N175
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>411
    SLICE_X4Y41.B4       net (fanout=7)        0.877   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>41
    SLICE_X4Y41.B        Tilo                  0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>42
    SLICE_X4Y41.C4       net (fanout=4)        0.341   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_38
    SLICE_X4Y41.C        Tilo                  0.255   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/Madd_n01471
    SLICE_X3Y40.D4       net (fanout=3)        0.890   u3/bcd2_ist/Madd_n01471
    SLICE_X3Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_xor<2>11
                                                       u3/bcd2_ist/resd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.768ns (3.571ns logic, 10.197ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.572ns (Levels of Logic = 12)
  Clock Path Skew:      -0.101ns (0.632 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X2Y40.A6       net (fanout=6)        1.419   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X2Y40.A        Tilo                  0.235   u3/bcd2_ist/resc<0>
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X4Y40.A6       net (fanout=2)        0.565   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X4Y40.A        Tilo                  0.254   ila_filter_debug/U0/iTRIG_IN<219>
                                                       u3/bcd2_ist/Madd_n01471_SW0
    SLICE_X4Y41.C3       net (fanout=1)        0.562   N15
    SLICE_X4Y41.C        Tilo                  0.255   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/Madd_n01471
    SLICE_X3Y40.D4       net (fanout=3)        0.890   u3/bcd2_ist/Madd_n01471
    SLICE_X3Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_xor<2>11
                                                       u3/bcd2_ist/resd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.572ns (3.571ns logic, 10.001ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/bcd2_ist/rhexd_1 (FF)
  Destination:          u3/bcd2_ist/resd_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      13.511ns (Levels of Logic = 12)
  Clock Path Skew:      -0.101ns (0.632 - 0.733)
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/bcd2_ist/rhexd_1 to u3/bcd2_ist/resd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.430   u3/bcd2_ist/rhexd<7>
                                                       u3/bcd2_ist/rhexd_1
    SLICE_X1Y51.A2       net (fanout=17)       1.191   u3/bcd2_ist/rhexd<1>
    SLICE_X1Y51.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd1_xor<2>11
    SLICE_X1Y51.B3       net (fanout=2)        0.968   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_21
    SLICE_X1Y51.B        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>21
    SLICE_X2Y49.C4       net (fanout=10)       0.841   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd2_lut<0>2
    SLICE_X2Y49.C        Tilo                  0.235   u3/bcd2_ist/rhexb_1_2
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>_SW4
    SLICE_X3Y46.B4       net (fanout=1)        0.750   N214
    SLICE_X3Y46.B        Tilo                  0.259   N211
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B3       net (fanout=12)       0.631   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X2Y45.B        Tilo                  0.235   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd3_xor<2>11
    SLICE_X3Y45.B5       net (fanout=4)        0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_23
    SLICE_X3Y45.B        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_cy<0>4_SW0
    SLICE_X3Y45.A2       net (fanout=2)        0.937   N19
    SLICE_X3Y45.A        Tilo                  0.259   N230
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd5_xor<0>51
    SLICE_X3Y43.A3       net (fanout=5)        0.993   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd_45
    SLICE_X3Y43.A        Tilo                  0.259   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd6_lut<1>
                                                       u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT541
    SLICE_X2Y41.A4       net (fanout=6)        1.524   u3/bcd2_ist/Mmux_BUS_0116_BUS_0116_mux_48_OUT54
    SLICE_X2Y41.A        Tilo                  0.235   N175
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>411
    SLICE_X4Y41.D5       net (fanout=7)        0.807   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_xor<0>41
    SLICE_X4Y41.D        Tilo                  0.254   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>41
    SLICE_X4Y41.C6       net (fanout=4)        0.154   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
    SLICE_X4Y41.C        Tilo                  0.255   u3/bcd2_ist/ADDERTREE_INTERNAL_Madd8_cy<0>3
                                                       u3/bcd2_ist/Madd_n01471
    SLICE_X3Y40.D4       net (fanout=3)        0.890   u3/bcd2_ist/Madd_n01471
    SLICE_X3Y40.CLK      Tas                   0.373   u3/bcd2_ist/resd<2>
                                                       u3/bcd2_ist/Mmux_GND_9_o_BUS_0237_mux_71_OUT_rs_xor<2>11
                                                       u3/bcd2_ist/resd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.511ns (3.571ns logic, 9.940ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clkfx = PERIOD TIMEGRP "U1_clkfx" TS_sys_clk * 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u3/bcd1_ist/rhexb_5 (SLICE_X6Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u3/bcd1_ist/rhex_0_6 (FF)
  Destination:          u3/bcd1_ist/rhexb_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u3/bcd1_ist/rhex_0_6 to u3/bcd1_ist/rhexb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.CQ       Tcko                  0.200   u3/bcd1_ist/rhex_0<7>
                                                       u3/bcd1_ist/rhex_0_6
    SLICE_X6Y58.C5       net (fanout=4)        0.068   u3/bcd1_ist/rhex_0<6>
    SLICE_X6Y58.CLK      Tah         (-Th)    -0.121   u3/bcd1_ist/rhex_0<7>
                                                       u3/bcd1_ist/Mram_rhex[1][3]_PWR_9_o_wide_mux_20_OUT51
                                                       u3/bcd1_ist/rhexb_5
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point scope_clk (SLICE_X14Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scope_clk (FF)
  Destination:          scope_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scope_clk to scope_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.200   scope_clk
                                                       scope_clk
    SLICE_X14Y30.D6      net (fanout=2)        0.027   scope_clk
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.190   scope_clk
                                                       scope_clk_INV_27_o1_INV_0
                                                       scope_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point u3/bcd1_ist/rhexb_5 (SLICE_X6Y58.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u3/bcd1_ist/rhex_0_4 (FF)
  Destination:          u3/bcd1_ist/rhexb_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad2_clk_OBUF rising at 0.000ns
  Destination Clock:    ad2_clk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u3/bcd1_ist/rhex_0_4 to u3/bcd1_ist/rhexb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.AQ       Tcko                  0.200   u3/bcd1_ist/rhex_0<7>
                                                       u3/bcd1_ist/rhex_0_4
    SLICE_X6Y58.C3       net (fanout=4)        0.189   u3/bcd1_ist/rhex_0<4>
    SLICE_X6Y58.CLK      Tah         (-Th)    -0.121   u3/bcd1_ist/rhex_0<7>
                                                       u3/bcd1_ist/Mram_rhex[1][3]_PWR_9_o_wide_mux_20_OUT51
                                                       u3/bcd1_ist/rhexb_5
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.321ns logic, 0.189ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clkfx = PERIOD TIMEGRP "U1_clkfx" TS_sys_clk * 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: U1/clkout1_buf/I0
  Logical resource: U1/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: U1/clkfx
--------------------------------------------------------------------------------
Slack: 13.747ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.637ns (610.874MHz) (Tdspper_MREG_PREG)
  Physical resource: u3/Mmult_n0040/CLK
  Logical resource: u3/Mmult_n0040/CLK
  Location pin: DSP48_X0Y14.CLK
  Clock network: ad2_clk_OBUF
--------------------------------------------------------------------------------
Slack: 13.747ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.637ns (610.874MHz) (Tdspper_MREG_PREG)
  Physical resource: u3/Mmult_n0041/CLK
  Logical resource: u3/Mmult_n0041/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: ad2_clk_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 425 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.910ns.
--------------------------------------------------------------------------------

Paths for end point u4/u0/cnt_13 (SLICE_X14Y27.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_15 (FF)
  Destination:          u4/u0/cnt_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_15 to u4/u0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   u4/u0/cnt<15>
                                                       u4/u0/cnt_15
    SLICE_X17Y25.B2      net (fanout=3)        1.014   u4/u0/cnt<15>
    SLICE_X17Y25.B       Tilo                  0.259   u4/u0/_n00161
                                                       u4/u0/_n00161
    SLICE_X16Y25.A2      net (fanout=1)        0.512   u4/u0/_n00161
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.429   u4/u0/cnt<15>
                                                       u4/u0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (1.418ns logic, 2.357ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_10 (FF)
  Destination:          u4/u0/cnt_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_10 to u4/u0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.476   u4/u0/cnt<11>
                                                       u4/u0/cnt_10
    SLICE_X16Y25.B2      net (fanout=3)        0.981   u4/u0/cnt<10>
    SLICE_X16Y25.B       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00162
    SLICE_X16Y25.A3      net (fanout=1)        0.484   u4/u0/_n00162
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.429   u4/u0/cnt<15>
                                                       u4/u0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (1.413ns logic, 2.296ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_14 (FF)
  Destination:          u4/u0/cnt_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_14 to u4/u0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.476   u4/u0/cnt<15>
                                                       u4/u0/cnt_14
    SLICE_X17Y25.B4      net (fanout=3)        0.823   u4/u0/cnt<14>
    SLICE_X17Y25.B       Tilo                  0.259   u4/u0/_n00161
                                                       u4/u0/_n00161
    SLICE_X16Y25.A2      net (fanout=1)        0.512   u4/u0/_n00161
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.429   u4/u0/cnt<15>
                                                       u4/u0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.418ns logic, 2.166ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point u4/u0/cnt_12 (SLICE_X14Y27.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_15 (FF)
  Destination:          u4/u0/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_15 to u4/u0/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   u4/u0/cnt<15>
                                                       u4/u0/cnt_15
    SLICE_X17Y25.B2      net (fanout=3)        1.014   u4/u0/cnt<15>
    SLICE_X17Y25.B       Tilo                  0.259   u4/u0/_n00161
                                                       u4/u0/_n00161
    SLICE_X16Y25.A2      net (fanout=1)        0.512   u4/u0/_n00161
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.418   u4/u0/cnt<15>
                                                       u4/u0/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.407ns logic, 2.357ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_10 (FF)
  Destination:          u4/u0/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_10 to u4/u0/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.476   u4/u0/cnt<11>
                                                       u4/u0/cnt_10
    SLICE_X16Y25.B2      net (fanout=3)        0.981   u4/u0/cnt<10>
    SLICE_X16Y25.B       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00162
    SLICE_X16Y25.A3      net (fanout=1)        0.484   u4/u0/_n00162
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.418   u4/u0/cnt<15>
                                                       u4/u0/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (1.402ns logic, 2.296ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_14 (FF)
  Destination:          u4/u0/cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_14 to u4/u0/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.476   u4/u0/cnt<15>
                                                       u4/u0/cnt_14
    SLICE_X17Y25.B4      net (fanout=3)        0.823   u4/u0/cnt<14>
    SLICE_X17Y25.B       Tilo                  0.259   u4/u0/_n00161
                                                       u4/u0/_n00161
    SLICE_X16Y25.A2      net (fanout=1)        0.512   u4/u0/_n00161
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.418   u4/u0/cnt<15>
                                                       u4/u0/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.407ns logic, 2.166ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u4/u0/cnt_14 (SLICE_X14Y27.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_15 (FF)
  Destination:          u4/u0/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_15 to u4/u0/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   u4/u0/cnt<15>
                                                       u4/u0/cnt_15
    SLICE_X17Y25.B2      net (fanout=3)        1.014   u4/u0/cnt<15>
    SLICE_X17Y25.B       Tilo                  0.259   u4/u0/_n00161
                                                       u4/u0/_n00161
    SLICE_X16Y25.A2      net (fanout=1)        0.512   u4/u0/_n00161
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.395   u4/u0/cnt<15>
                                                       u4/u0/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (1.384ns logic, 2.357ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_10 (FF)
  Destination:          u4/u0/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_10 to u4/u0/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.476   u4/u0/cnt<11>
                                                       u4/u0/cnt_10
    SLICE_X16Y25.B2      net (fanout=3)        0.981   u4/u0/cnt<10>
    SLICE_X16Y25.B       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00162
    SLICE_X16Y25.A3      net (fanout=1)        0.484   u4/u0/_n00162
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.395   u4/u0/cnt<15>
                                                       u4/u0/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.379ns logic, 2.296ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u4/u0/cnt_14 (FF)
  Destination:          u4/u0/cnt_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 0.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u4/u0/cnt_14 to u4/u0/cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.476   u4/u0/cnt<15>
                                                       u4/u0/cnt_14
    SLICE_X17Y25.B4      net (fanout=3)        0.823   u4/u0/cnt<14>
    SLICE_X17Y25.B       Tilo                  0.259   u4/u0/_n00161
                                                       u4/u0/_n00161
    SLICE_X16Y25.A2      net (fanout=1)        0.512   u4/u0/_n00161
    SLICE_X16Y25.A       Tilo                  0.254   u4/u0/_n00162
                                                       u4/u0/_n00163
    SLICE_X14Y27.SR      net (fanout=5)        0.831   u4/u0/_n0016
    SLICE_X14Y27.CLK     Tsrck                 0.395   u4/u0/cnt<15>
                                                       u4/u0/cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (1.384ns logic, 2.166ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u4/u0/clkout (SLICE_X15Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u4/u0/clkout (FF)
  Destination:          u4/u0/clkout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 20.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u4/u0/clkout to u4/u0/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.198   u4/u0/clkout
                                                       u4/u0/clkout
    SLICE_X15Y25.A6      net (fanout=2)        0.026   u4/u0/clkout
    SLICE_X15Y25.CLK     Tah         (-Th)    -0.215   u4/u0/clkout
                                                       u4/u0/clkout_glue_set
                                                       u4/u0/clkout
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point u4/u0/cnt_15 (SLICE_X14Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u4/u0/cnt_15 (FF)
  Destination:          u4/u0/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 20.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u4/u0/cnt_15 to u4/u0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.200   u4/u0/cnt<15>
                                                       u4/u0/cnt_15
    SLICE_X14Y27.D6      net (fanout=3)        0.035   u4/u0/cnt<15>
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.237   u4/u0/cnt<15>
                                                       u4/u0/cnt<15>_rt
                                                       u4/u0/Mcount_cnt_xor<15>
                                                       u4/u0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.437ns logic, 0.035ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point u4/u0/cnt_9 (SLICE_X14Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u4/u0/cnt_9 (FF)
  Destination:          u4/u0/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m rising at 20.000ns
  Destination Clock:    clk_50m rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u4/u0/cnt_9 to u4/u0/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BQ      Tcko                  0.200   u4/u0/cnt<11>
                                                       u4/u0/cnt_9
    SLICE_X14Y26.B5      net (fanout=3)        0.079   u4/u0/cnt<9>
    SLICE_X14Y26.CLK     Tah         (-Th)    -0.234   u4/u0/cnt<11>
                                                       u4/u0/cnt<9>_rt
                                                       u4/u0/Mcount_cnt_cy<11>
                                                       u4/u0/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clk0 = PERIOD TIMEGRP "U1_clk0" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: U1/clkout2_buf/I0
  Logical resource: U1/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: U1/clk0
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: u4/u0/cnt<3>/CLK
  Logical resource: u4/u0/cnt_0/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_50m
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: u4/u0/cnt<3>/CLK
  Logical resource: u4/u0/cnt_1/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_50m
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      8.000ns|     18.628ns|            0|            0|            0|      8089040|
| TS_U1_clkfx                   |     15.385ns|     14.329ns|          N/A|            0|            0|      8088615|            0|
| TS_U1_clk0                    |     20.000ns|      3.910ns|          N/A|            0|            0|          425|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50m         |   14.329|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8089040 paths, 0 nets, and 1570 connections

Design statistics:
   Minimum period:  14.329ns{1}   (Maximum frequency:  69.789MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 08 13:50:30 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 231 MB



