"#address-cells": 2
"#size-cells": 2
compatible: [ "ti,dra7-evm", "ti,dra742", "ti,dra74", "ti,dra7" ]
interrupt-parent: *crossbar_mpu
model: "TI DRA742"
chosen:
  stdout-path: !pathref uart1
aliases:
  i2c0: !pathref i2c1
  i2c1: !pathref i2c2
  i2c2: !pathref i2c3
  i2c3: !pathref i2c4
  i2c4: !pathref i2c5
  serial0: !pathref uart1
  serial1: !pathref uart2
  serial2: !pathref uart3
  serial3: !pathref uart4
  serial4: !pathref uart5
  serial5: !pathref uart6
  serial6: !pathref uart7
  serial7: !pathref uart8
  serial8: !pathref uart9
  serial9: !pathref uart10
  ethernet0: !pathref cpsw_emac0
  ethernet1: !pathref cpsw_emac1
  d_can0: !pathref dcan1
  d_can1: !pathref dcan2
  spi0: !pathref qspi
timer:
  compatible: "arm,armv7-timer"
  interrupts: [ 0x00000001, 0x0000000d, 0x00000308, 0x00000001, 0x0000000e, 0x00000308, 0x00000001, 0x0000000b, 0x00000308, 0x00000001, 0x0000000a, 0x00000308 ]
  interrupt-parent: *gic
interrupt-controller@48211000: &gic
  compatible: "arm,cortex-a15-gic"
  interrupt-controller: true
  "#interrupt-cells": 3
  reg: [ 0x00000000, 0x48211000, 0x00000000, 0x00001000, 0x00000000, 0x48212000, 0x00000000, 0x00002000, 0x00000000, 0x48214000, 0x00000000, 0x00002000, 0x00000000, 0x48216000, 0x00000000, 0x00002000 ]
  interrupts: [ 0x00000001, 0x00000009, 0x00000304 ]
  interrupt-parent: *gic
interrupt-controller@48281000: &wakeupgen
  compatible: [ "ti,omap5-wugen-mpu", "ti,omap4-wugen-mpu" ]
  interrupt-controller: true
  "#interrupt-cells": 3
  reg: [ 0x00000000, 0x48281000, 0x00000000, 0x00001000 ]
  interrupt-parent: *gic
cpus:
  "#address-cells": 1
  "#size-cells": 0
  cpu@0: &cpu0
    device_type: "cpu"
    compatible: "arm,cortex-a15"
    reg: 0
    operating-points-v2: *cpu0_opp_table
    clocks: *dpll_mpu_ck
    clock-names: "cpu"
    clock-latency: 0x000493e0
    cooling-min-level: 0
    cooling-max-level: 2
    "#cooling-cells": 2
    cpu0-supply: *smps123_reg
  cpu@1:
    device_type: "cpu"
    compatible: "arm,cortex-a15"
    reg: 1
    operating-points-v2: *cpu0_opp_table
opp-table: &cpu0_opp_table
  compatible: "operating-points-v2-ti-cpu"
  syscon: *scm_wkup
  opp-shared: true
  opp_nom-1000000000:
    opp-hz: [ 0x00000000, 0x3b9aca00 ]
    opp-microvolt: [ 0x00102ca0, 0x000cf850, 0x00118c30 ]
    opp-supported-hw: [ 0x000000ff, 0x00000001 ]
    opp-suspend: true
  opp_od-1176000000:
    opp-hz: [ 0x00000000, 0x46185600 ]
    opp-microvolt: [ 0x0011b340, 0x000d8108, 0x0011b340 ]
    opp-supported-hw: [ 0x000000ff, 0x00000002 ]
soc:
  compatible: "ti,omap-infra"
  mpu:
    compatible: "ti,omap5-mpu"
    ti,hwmods: "mpu"
ocp:
  compatible: [ "ti,dra7-l3-noc", "simple-bus" ]
  "#address-cells": 1
  "#size-cells": 1
  ranges: [ 0x00000000, 0x00000000, 0x00000000, 0xc0000000 ]
  ti,hwmods: [ "l3_main_1", "l3_main_2" ]
  reg: [ 0x00000000, 0x44000000, 0x00000000, 0x01000000, 0x00000000, 0x45000000, 0x00000000, 0x00001000 ]
  interrupts-extended: [ *crossbar_mpu, 0x00000000, 0x00000004, 0x00000004, *wakeupgen, 0x00000000, 0x0000000a, 0x00000004 ]
  l4@4a000000: &l4_cfg
    compatible: [ "ti,dra7-l4-cfg", "simple-bus" ]
    "#address-cells": 1
    "#size-cells": 1
    ranges: [ 0x00000000, 0x4a000000, 0x0022c000 ]
    scm@2000: &scm
      compatible: [ "ti,dra7-scm-core", "simple-bus" ]
      reg: [ 0x00002000, 0x00002000 ]
      "#address-cells": 1
      "#size-cells": 1
      ranges: [ 0x00000000, 0x00002000, 0x00002000 ]
      scm_conf@0: &scm_conf
        compatible: [ "syscon", "simple-bus" ]
        reg: [ 0x00000000, 0x00001400 ]
        "#address-cells": 1
        "#size-cells": 1
        ranges: [ 0x00000000, 0x00000000, 0x00001400 ]
        pbias_regulator@e00: &pbias_regulator
          compatible: [ "ti,pbias-dra7", "ti,pbias-omap" ]
          reg: [ 0x00000e00, 0x00000004 ]
          syscon: *scm_conf
          pbias_mmc_omap5: &pbias_mmc_reg
            regulator-name: "pbias_mmc_omap5"
            regulator-min-microvolt: 0x001b7740
            regulator-max-microvolt: 0x002dc6c0
        clocks: &scm_conf_clocks
          "#address-cells": 1
          "#size-cells": 0
          dss_deshdcp_clk@558: &dss_deshdcp_clk
            "#clock-cells": 0
            compatible: "ti,gate-clock"
            clocks: *l3_iclk_div
            ti,bit-shift: 0
            reg: 0x00000558
          ehrpwm0_tbclk@558: &ehrpwm0_tbclk
            "#clock-cells": 0
            compatible: "ti,gate-clock"
            clocks: *l4_root_clk_div
            ti,bit-shift: 0x00000014
            reg: 0x00000558
          ehrpwm1_tbclk@558: &ehrpwm1_tbclk
            "#clock-cells": 0
            compatible: "ti,gate-clock"
            clocks: *l4_root_clk_div
            ti,bit-shift: 0x00000015
            reg: 0x00000558
          ehrpwm2_tbclk@558: &ehrpwm2_tbclk
            "#clock-cells": 0
            compatible: "ti,gate-clock"
            clocks: *l4_root_clk_div
            ti,bit-shift: 0x00000016
            reg: 0x00000558
          sys_32k_ck: &sys_32k_ck
            "#clock-cells": 0
            compatible: "ti,mux-clock"
            clocks: [ *sys_clk32_crystal_ck, *sys_clk32_pseudo_ck, *sys_clk32_pseudo_ck, *sys_clk32_pseudo_ck ]
            ti,bit-shift: 8
            reg: 0x000006c4
      pinmux@1400: &dra7_pmx_core
        compatible: [ "ti,dra7-padconf", "pinctrl-single" ]
        reg: [ 0x00001400, 0x00000468 ]
        "#address-cells": 1
        "#size-cells": 0
        "#pinctrl-cells": 1
        "#interrupt-cells": 1
        interrupt-controller: true
        pinctrl-single,register-width: 0x00000020
        pinctrl-single,function-mask: 0x3fffffff
        dcan1_pins_default: &dcan1_pins_default
          pinctrl-single,pins: [ 0x000003d0, 0x00020000, 0x00000418, 0x00020001 ]
        dcan1_pins_sleep: &dcan1_pins_sleep
          pinctrl-single,pins: [ 0x000003d0, 0x0002000f, 0x00000418, 0x0002000f ]
        mmc1_pins_default: &mmc1_pins_default
          pinctrl-single,pins: [ 0x0000036c, 0x0005000e, 0x00000354, 0x00060000, 0x00000358, 0x00060000, 0x0000035c, 0x00060000, 0x00000360, 0x00060000, 0x00000364, 0x00060000, 0x00000368, 0x00060000 ]
        mmc2_pins_default: &mmc2_pins_default
          pinctrl-single,pins: [ 0x0000009c, 0x00060001, 0x000000b0, 0x00060001, 0x000000a0, 0x00060001, 0x000000a4, 0x00060001, 0x000000a8, 0x00060001, 0x000000ac, 0x00060001, 0x0000008c, 0x00060001, 0x00000090, 0x00060001, 0x00000094, 0x00060001, 0x00000098, 0x00060001 ]
      scm_conf@1c04: &scm_conf1
        compatible: "syscon"
        reg: [ 0x00001c04, 0x00000020 ]
      scm_conf@1c24: &scm_conf_pcie
        compatible: "syscon"
        reg: [ 0x00001c24, 0x00000024 ]
      dma-router@b78: &sdma_xbar
        compatible: "ti,dra7-dma-crossbar"
        reg: [ 0x00000b78, 0x000000fc ]
        "#dma-cells": 1
        dma-requests: 0x000000cd
        ti,dma-safe-map: 0
        dma-masters: *sdma
      dma-router@c78: &edma_xbar
        compatible: "ti,dra7-dma-crossbar"
        reg: [ 0x00000c78, 0x0000007c ]
        "#dma-cells": 2
        dma-requests: 0x000000cc
        ti,dma-safe-map: 0
        dma-masters: *edma
    cm_core_aon@5000: &cm_core_aon
      compatible: "ti,dra7-cm-core-aon"
      reg: [ 0x00005000, 0x00002000 ]
      clocks: &cm_core_aon_clocks
        "#address-cells": 1
        "#size-cells": 0
        atl_clkin0_ck: &atl_clkin0_ck
          "#clock-cells": 0
          compatible: "ti,dra7-atl-clock"
          clocks: *atl_gfclk_mux
        atl_clkin1_ck: &atl_clkin1_ck
          "#clock-cells": 0
          compatible: "ti,dra7-atl-clock"
          clocks: *atl_gfclk_mux
        atl_clkin2_ck: &atl_clkin2_ck
          "#clock-cells": 0
          compatible: "ti,dra7-atl-clock"
          clocks: *atl_gfclk_mux
        atl_clkin3_ck: &atl_clkin3_ck
          "#clock-cells": 0
          compatible: "ti,dra7-atl-clock"
          clocks: *atl_gfclk_mux
        hdmi_clkin_ck: &hdmi_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        mlb_clkin_ck: &mlb_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        mlbp_clkin_ck: &mlbp_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        pciesref_acs_clk_ck: &pciesref_acs_clk_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x05f5e100
        ref_clkin0_ck: &ref_clkin0_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        ref_clkin1_ck: &ref_clkin1_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        ref_clkin2_ck: &ref_clkin2_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        ref_clkin3_ck: &ref_clkin3_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        rmii_clk_ck: &rmii_clk_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        sdvenc_clkin_ck: &sdvenc_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        secure_32k_clk_src_ck: &secure_32k_clk_src_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x00008000
        sys_clk32_crystal_ck: &sys_clk32_crystal_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x00008000
        sys_clk32_pseudo_ck: &sys_clk32_pseudo_ck
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *sys_clkin1
          clock-mult: 1
          clock-div: 0x00000262
        virt_12000000_ck: &virt_12000000_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x00b71b00
        virt_13000000_ck: &virt_13000000_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x00c65d40
        virt_16800000_ck: &virt_16800000_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x01005900
        virt_19200000_ck: &virt_19200000_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x0124f800
        virt_20000000_ck: &virt_20000000_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x01312d00
        virt_26000000_ck: &virt_26000000_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x018cba80
        virt_27000000_ck: &virt_27000000_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x019bfcc0
        virt_38400000_ck: &virt_38400000_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x0249f000
        sys_clkin2: &sys_clkin2
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0x01588800
        usb_otg_clkin_ck: &usb_otg_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        video1_clkin_ck: &video1_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        video1_m2_clkin_ck: &video1_m2_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        video2_clkin_ck: &video2_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        video2_m2_clkin_ck: &video2_m2_clkin_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
        dpll_abe_ck@1e0: &dpll_abe_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-m4xen-clock"
          clocks: [ *abe_dpll_clk_mux, *abe_dpll_bypass_clk_mux ]
          reg: [ 0x000001e0, 0x000001e4, 0x000001ec, 0x000001e8 ]
        dpll_abe_x2_ck: &dpll_abe_x2_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-x2-clock"
          clocks: *dpll_abe_ck
        dpll_abe_m2x2_ck@1f0: &dpll_abe_m2x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_abe_x2_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x000001f0
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        abe_clk@108: &abe_clk
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_abe_m2x2_ck
          ti,max-div: 4
          reg: 0x00000108
          ti,index-power-of-two: true
        dpll_abe_m2_ck@1f0: &dpll_abe_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_abe_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x000001f0
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_abe_m3x2_ck@1f4: &dpll_abe_m3x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_abe_x2_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x000001f4
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_core_byp_mux@12c: &dpll_core_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *dpll_abe_m3x2_ck ]
          ti,bit-shift: 0x00000017
          reg: 0x0000012c
        dpll_core_ck@120: &dpll_core_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-core-clock"
          clocks: [ *sys_clkin1, *dpll_core_byp_mux ]
          reg: [ 0x00000120, 0x00000124, 0x0000012c, 0x00000128 ]
        dpll_core_x2_ck: &dpll_core_x2_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-x2-clock"
          clocks: *dpll_core_ck
        dpll_core_h12x2_ck@13c: &dpll_core_h12x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_core_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x0000013c
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        mpu_dpll_hs_clk_div: &mpu_dpll_hs_clk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_core_h12x2_ck
          clock-mult: 1
          clock-div: 1
        dpll_mpu_ck@160: &dpll_mpu_ck
          "#clock-cells": 0
          compatible: "ti,omap5-mpu-dpll-clock"
          clocks: [ *sys_clkin1, *mpu_dpll_hs_clk_div ]
          reg: [ 0x00000160, 0x00000164, 0x0000016c, 0x00000168 ]
        dpll_mpu_m2_ck@170: &dpll_mpu_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_mpu_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000170
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        mpu_dclk_div: &mpu_dclk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_mpu_m2_ck
          clock-mult: 1
          clock-div: 1
        dsp_dpll_hs_clk_div: &dsp_dpll_hs_clk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_core_h12x2_ck
          clock-mult: 1
          clock-div: 1
        dpll_dsp_byp_mux@240: &dpll_dsp_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *dsp_dpll_hs_clk_div ]
          ti,bit-shift: 0x00000017
          reg: 0x00000240
        dpll_dsp_ck@234: &dpll_dsp_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-clock"
          clocks: [ *sys_clkin1, *dpll_dsp_byp_mux ]
          reg: [ 0x00000234, 0x00000238, 0x00000240, 0x0000023c ]
          assigned-clocks: *dpll_dsp_ck
          assigned-clock-rates: 0x23c34600
        dpll_dsp_m2_ck@244: &dpll_dsp_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_dsp_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000244
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
          assigned-clocks: *dpll_dsp_m2_ck
          assigned-clock-rates: 0x23c34600
        iva_dpll_hs_clk_div: &iva_dpll_hs_clk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_core_h12x2_ck
          clock-mult: 1
          clock-div: 1
        dpll_iva_byp_mux@1ac: &dpll_iva_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *iva_dpll_hs_clk_div ]
          ti,bit-shift: 0x00000017
          reg: 0x000001ac
        dpll_iva_ck@1a0: &dpll_iva_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-clock"
          clocks: [ *sys_clkin1, *dpll_iva_byp_mux ]
          reg: [ 0x000001a0, 0x000001a4, 0x000001ac, 0x000001a8 ]
          assigned-clocks: *dpll_iva_ck
          assigned-clock-rates: 0x45707d40
        dpll_iva_m2_ck@1b0: &dpll_iva_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_iva_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x000001b0
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
          assigned-clocks: *dpll_iva_m2_ck
          assigned-clock-rates: 0x17257f16
        iva_dclk: &iva_dclk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_iva_m2_ck
          clock-mult: 1
          clock-div: 1
        dpll_gpu_byp_mux@2e4: &dpll_gpu_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *dpll_abe_m3x2_ck ]
          ti,bit-shift: 0x00000017
          reg: 0x000002e4
        dpll_gpu_ck@2d8: &dpll_gpu_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-clock"
          clocks: [ *sys_clkin1, *dpll_gpu_byp_mux ]
          reg: [ 0x000002d8, 0x000002dc, 0x000002e4, 0x000002e0 ]
          assigned-clocks: *dpll_gpu_ck
          assigned-clock-rates: 0x4c1d7940
        dpll_gpu_m2_ck@2e8: &dpll_gpu_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_gpu_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x000002e8
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
          assigned-clocks: *dpll_gpu_m2_ck
          assigned-clock-rates: 0x195f286b
        dpll_core_m2_ck@130: &dpll_core_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_core_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000130
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        core_dpll_out_dclk_div: &core_dpll_out_dclk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_core_m2_ck
          clock-mult: 1
          clock-div: 1
        dpll_ddr_byp_mux@21c: &dpll_ddr_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *dpll_abe_m3x2_ck ]
          ti,bit-shift: 0x00000017
          reg: 0x0000021c
        dpll_ddr_ck@210: &dpll_ddr_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-clock"
          clocks: [ *sys_clkin1, *dpll_ddr_byp_mux ]
          reg: [ 0x00000210, 0x00000214, 0x0000021c, 0x00000218 ]
        dpll_ddr_m2_ck@220: &dpll_ddr_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_ddr_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000220
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_gmac_byp_mux@2b4: &dpll_gmac_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *dpll_abe_m3x2_ck ]
          ti,bit-shift: 0x00000017
          reg: 0x000002b4
        dpll_gmac_ck@2a8: &dpll_gmac_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-clock"
          clocks: [ *sys_clkin1, *dpll_gmac_byp_mux ]
          reg: [ 0x000002a8, 0x000002ac, 0x000002b4, 0x000002b0 ]
        dpll_gmac_m2_ck@2b8: &dpll_gmac_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_gmac_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x000002b8
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        video2_dclk_div: &video2_dclk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *video2_m2_clkin_ck
          clock-mult: 1
          clock-div: 1
        video1_dclk_div: &video1_dclk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *video1_m2_clkin_ck
          clock-mult: 1
          clock-div: 1
        hdmi_dclk_div: &hdmi_dclk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *hdmi_clkin_ck
          clock-mult: 1
          clock-div: 1
        per_dpll_hs_clk_div: &per_dpll_hs_clk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_abe_m3x2_ck
          clock-mult: 1
          clock-div: 2
        usb_dpll_hs_clk_div: &usb_dpll_hs_clk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_abe_m3x2_ck
          clock-mult: 1
          clock-div: 3
        eve_dpll_hs_clk_div: &eve_dpll_hs_clk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_core_h12x2_ck
          clock-mult: 1
          clock-div: 1
        dpll_eve_byp_mux@290: &dpll_eve_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *eve_dpll_hs_clk_div ]
          ti,bit-shift: 0x00000017
          reg: 0x00000290
        dpll_eve_ck@284: &dpll_eve_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-clock"
          clocks: [ *sys_clkin1, *dpll_eve_byp_mux ]
          reg: [ 0x00000284, 0x00000288, 0x00000290, 0x0000028c ]
        dpll_eve_m2_ck@294: &dpll_eve_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_eve_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000294
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        eve_dclk_div: &eve_dclk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_eve_m2_ck
          clock-mult: 1
          clock-div: 1
        dpll_core_h13x2_ck@140: &dpll_core_h13x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_core_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x00000140
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_core_h14x2_ck@144: &dpll_core_h14x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_core_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x00000144
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_core_h22x2_ck@154: &dpll_core_h22x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_core_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x00000154
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_core_h23x2_ck@158: &dpll_core_h23x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_core_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x00000158
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_core_h24x2_ck@15c: &dpll_core_h24x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_core_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x0000015c
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_ddr_x2_ck: &dpll_ddr_x2_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-x2-clock"
          clocks: *dpll_ddr_ck
        dpll_ddr_h11x2_ck@228: &dpll_ddr_h11x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_ddr_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x00000228
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_dsp_x2_ck: &dpll_dsp_x2_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-x2-clock"
          clocks: *dpll_dsp_ck
        dpll_dsp_m3x2_ck@248: &dpll_dsp_m3x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_dsp_x2_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000248
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
          assigned-clocks: *dpll_dsp_m3x2_ck
          assigned-clock-rates: 0x17d78400
        dpll_gmac_x2_ck: &dpll_gmac_x2_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-x2-clock"
          clocks: *dpll_gmac_ck
        dpll_gmac_h11x2_ck@2c0: &dpll_gmac_h11x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_gmac_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x000002c0
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_gmac_h12x2_ck@2c4: &dpll_gmac_h12x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_gmac_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x000002c4
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_gmac_h13x2_ck@2c8: &dpll_gmac_h13x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_gmac_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x000002c8
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_gmac_m3x2_ck@2bc: &dpll_gmac_m3x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_gmac_x2_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x000002bc
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        gmii_m_clk_div: &gmii_m_clk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_gmac_h11x2_ck
          clock-mult: 1
          clock-div: 2
        hdmi_clk2_div: &hdmi_clk2_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *hdmi_clkin_ck
          clock-mult: 1
          clock-div: 1
        hdmi_div_clk: &hdmi_div_clk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *hdmi_clkin_ck
          clock-mult: 1
          clock-div: 1
        l3_iclk_div@100: &l3_iclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          ti,max-div: 2
          ti,bit-shift: 4
          reg: 0x00000100
          clocks: *dpll_core_h12x2_ck
          ti,index-power-of-two: true
        l4_root_clk_div: &l4_root_clk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *l3_iclk_div
          clock-mult: 1
          clock-div: 2
        video1_clk2_div: &video1_clk2_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *video1_clkin_ck
          clock-mult: 1
          clock-div: 1
        video1_div_clk: &video1_div_clk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *video1_clkin_ck
          clock-mult: 1
          clock-div: 1
        video2_clk2_div: &video2_clk2_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *video2_clkin_ck
          clock-mult: 1
          clock-div: 1
        video2_div_clk: &video2_div_clk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *video2_clkin_ck
          clock-mult: 1
          clock-div: 1
        ipu1_gfclk_mux@520: &ipu1_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *dpll_abe_m2x2_ck, *dpll_core_h22x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00000520
          assigned-clocks: *ipu1_gfclk_mux
          assigned-clock-parents: *dpll_core_h22x2_ck
        mcasp1_ahclkr_mux@550: &mcasp1_ahclkr_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x0000001c
          reg: 0x00000550
        mcasp1_ahclkx_mux@550: &mcasp1_ahclkx_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00000550
        mcasp1_aux_gfclk_mux@550: &mcasp1_aux_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *per_abe_x1_gfclk2_div, *video1_clk2_div, *video2_clk2_div, *hdmi_clk2_div ]
          ti,bit-shift: 0x00000016
          reg: 0x00000550
        timer5_gfclk_mux@558: &timer5_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk, *clkoutmux0_clk_mux ]
          ti,bit-shift: 0x00000018
          reg: 0x00000558
        timer6_gfclk_mux@560: &timer6_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk, *clkoutmux0_clk_mux ]
          ti,bit-shift: 0x00000018
          reg: 0x00000560
        timer7_gfclk_mux@568: &timer7_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk, *clkoutmux0_clk_mux ]
          ti,bit-shift: 0x00000018
          reg: 0x00000568
        timer8_gfclk_mux@570: &timer8_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk, *clkoutmux0_clk_mux ]
          ti,bit-shift: 0x00000018
          reg: 0x00000570
        uart6_gfclk_mux@580: &uart6_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00000580
        dummy_ck: &dummy_ck
          "#clock-cells": 0
          compatible: "fixed-clock"
          clock-frequency: 0
      clockdomains: &cm_core_aon_clockdomains
        ~: ~
    cm_core@8000: &cm_core
      compatible: "ti,dra7-cm-core"
      reg: [ 0x00008000, 0x00003000 ]
      clocks: &cm_core_clocks
        "#address-cells": 1
        "#size-cells": 0
        dpll_pcie_ref_ck@200: &dpll_pcie_ref_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-clock"
          clocks: [ *sys_clkin1, *sys_clkin1 ]
          reg: [ 0x00000200, 0x00000204, 0x0000020c, 0x00000208 ]
        dpll_pcie_ref_m2ldo_ck@210: &dpll_pcie_ref_m2ldo_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_pcie_ref_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000210
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        apll_pcie_in_clk_mux@4ae06118: &apll_pcie_in_clk_mux
          compatible: "ti,mux-clock"
          clocks: [ *dpll_pcie_ref_m2ldo_ck, *pciesref_acs_clk_ck ]
          "#clock-cells": 0
          reg: [ 0x0000021c, 0x00000004 ]
          ti,bit-shift: 7
        apll_pcie_ck@21c: &apll_pcie_ck
          "#clock-cells": 0
          compatible: "ti,dra7-apll-clock"
          clocks: [ *apll_pcie_in_clk_mux, *dpll_pcie_ref_ck ]
          reg: [ 0x0000021c, 0x00000220 ]
        optfclk_pciephy1_32khz@4a0093b0: &optfclk_pciephy1_32khz
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          "#clock-cells": 0
          reg: 0x000013b0
          ti,bit-shift: 8
        optfclk_pciephy2_32khz@4a0093b8: &optfclk_pciephy2_32khz
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          "#clock-cells": 0
          reg: 0x000013b8
          ti,bit-shift: 8
        optfclk_pciephy_div@4a00821c: &optfclk_pciephy_div
          compatible: "ti,divider-clock"
          clocks: *apll_pcie_ck
          "#clock-cells": 0
          reg: 0x0000021c
          ti,dividers: [ 2, 1 ]
          ti,bit-shift: 8
          ti,max-div: 2
        optfclk_pciephy1_clk@4a0093b0: &optfclk_pciephy1_clk
          compatible: "ti,gate-clock"
          clocks: *apll_pcie_ck
          "#clock-cells": 0
          reg: 0x000013b0
          ti,bit-shift: 9
        optfclk_pciephy2_clk@4a0093b8: &optfclk_pciephy2_clk
          compatible: "ti,gate-clock"
          clocks: *apll_pcie_ck
          "#clock-cells": 0
          reg: 0x000013b8
          ti,bit-shift: 9
        optfclk_pciephy1_div_clk@4a0093b0: &optfclk_pciephy1_div_clk
          compatible: "ti,gate-clock"
          clocks: *optfclk_pciephy_div
          "#clock-cells": 0
          reg: 0x000013b0
          ti,bit-shift: 0x0000000a
        optfclk_pciephy2_div_clk@4a0093b8: &optfclk_pciephy2_div_clk
          compatible: "ti,gate-clock"
          clocks: *optfclk_pciephy_div
          "#clock-cells": 0
          reg: 0x000013b8
          ti,bit-shift: 0x0000000a
        apll_pcie_clkvcoldo: &apll_pcie_clkvcoldo
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *apll_pcie_ck
          clock-mult: 1
          clock-div: 1
        apll_pcie_clkvcoldo_div: &apll_pcie_clkvcoldo_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *apll_pcie_ck
          clock-mult: 1
          clock-div: 1
        apll_pcie_m2_ck: &apll_pcie_m2_ck
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *apll_pcie_ck
          clock-mult: 1
          clock-div: 1
        dpll_per_byp_mux@14c: &dpll_per_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *per_dpll_hs_clk_div ]
          ti,bit-shift: 0x00000017
          reg: 0x0000014c
        dpll_per_ck@140: &dpll_per_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-clock"
          clocks: [ *sys_clkin1, *dpll_per_byp_mux ]
          reg: [ 0x00000140, 0x00000144, 0x0000014c, 0x00000148 ]
        dpll_per_m2_ck@150: &dpll_per_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_per_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000150
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        func_96m_aon_dclk_div: &func_96m_aon_dclk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_per_m2_ck
          clock-mult: 1
          clock-div: 1
        dpll_usb_byp_mux@18c: &dpll_usb_byp_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *usb_dpll_hs_clk_div ]
          ti,bit-shift: 0x00000017
          reg: 0x0000018c
        dpll_usb_ck@180: &dpll_usb_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-j-type-clock"
          clocks: [ *sys_clkin1, *dpll_usb_byp_mux ]
          reg: [ 0x00000180, 0x00000184, 0x0000018c, 0x00000188 ]
        dpll_usb_m2_ck@190: &dpll_usb_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_usb_ck
          ti,max-div: 0x0000007f
          ti,autoidle-shift: 8
          reg: 0x00000190
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_pcie_ref_m2_ck@210: &dpll_pcie_ref_m2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_pcie_ref_ck
          ti,max-div: 0x0000007f
          ti,autoidle-shift: 8
          reg: 0x00000210
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_per_x2_ck: &dpll_per_x2_ck
          "#clock-cells": 0
          compatible: "ti,omap4-dpll-x2-clock"
          clocks: *dpll_per_ck
        dpll_per_h11x2_ck@158: &dpll_per_h11x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_per_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x00000158
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_per_h12x2_ck@15c: &dpll_per_h12x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_per_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x0000015c
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_per_h13x2_ck@160: &dpll_per_h13x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_per_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x00000160
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_per_h14x2_ck@164: &dpll_per_h14x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_per_x2_ck
          ti,max-div: 0x0000003f
          ti,autoidle-shift: 8
          reg: 0x00000164
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_per_m2x2_ck@150: &dpll_per_m2x2_ck
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_per_x2_ck
          ti,max-div: 0x0000001f
          ti,autoidle-shift: 8
          reg: 0x00000150
          ti,index-starts-at-one: true
          ti,invert-autoidle-bit: true
        dpll_usb_clkdcoldo: &dpll_usb_clkdcoldo
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_usb_ck
          clock-mult: 1
          clock-div: 1
        func_128m_clk: &func_128m_clk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_per_h11x2_ck
          clock-mult: 1
          clock-div: 2
        func_12m_fclk: &func_12m_fclk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_per_m2x2_ck
          clock-mult: 1
          clock-div: 0x00000010
        func_24m_clk: &func_24m_clk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_per_m2_ck
          clock-mult: 1
          clock-div: 4
        func_48m_fclk: &func_48m_fclk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_per_m2x2_ck
          clock-mult: 1
          clock-div: 4
        func_96m_fclk: &func_96m_fclk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *dpll_per_m2x2_ck
          clock-mult: 1
          clock-div: 2
        l3init_60m_fclk@104: &l3init_60m_fclk
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_usb_m2_ck
          reg: 0x00000104
          ti,dividers: [ 1, 8 ]
        clkout2_clk@6b0: &clkout2_clk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *clkoutmux2_clk_mux
          ti,bit-shift: 8
          reg: 0x000006b0
        l3init_960m_gfclk@6c0: &l3init_960m_gfclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *dpll_usb_clkdcoldo
          ti,bit-shift: 8
          reg: 0x000006c0
        dss_32khz_clk@1120: &dss_32khz_clk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 0x0000000b
          reg: 0x00001120
        dss_48mhz_clk@1120: &dss_48mhz_clk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *func_48m_fclk
          ti,bit-shift: 9
          reg: 0x00001120
        dss_dss_clk@1120: &dss_dss_clk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *dpll_per_h12x2_ck
          ti,bit-shift: 8
          reg: 0x00001120
          ti,set-rate-parent: true
        dss_hdmi_clk@1120: &dss_hdmi_clk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *hdmi_dpll_clk_mux
          ti,bit-shift: 0x0000000a
          reg: 0x00001120
        dss_video1_clk@1120: &dss_video1_clk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *video1_dpll_clk_mux
          ti,bit-shift: 0x0000000c
          reg: 0x00001120
        dss_video2_clk@1120: &dss_video2_clk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *video2_dpll_clk_mux
          ti,bit-shift: 0x0000000d
          reg: 0x00001120
        gpio2_dbclk@1760: &gpio2_dbclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001760
        gpio3_dbclk@1768: &gpio3_dbclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001768
        gpio4_dbclk@1770: &gpio4_dbclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001770
        gpio5_dbclk@1778: &gpio5_dbclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001778
        gpio6_dbclk@1780: &gpio6_dbclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001780
        gpio7_dbclk@1810: &gpio7_dbclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001810
        gpio8_dbclk@1818: &gpio8_dbclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001818
        mmc1_clk32k@1328: &mmc1_clk32k
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001328
        mmc2_clk32k@1330: &mmc2_clk32k
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001330
        mmc3_clk32k@1820: &mmc3_clk32k
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001820
        mmc4_clk32k@1828: &mmc4_clk32k
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001828
        sata_ref_clk@1388: &sata_ref_clk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_clkin1
          ti,bit-shift: 8
          reg: 0x00001388
        usb_otg_ss1_refclk960m@13f0: &usb_otg_ss1_refclk960m
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *l3init_960m_gfclk
          ti,bit-shift: 8
          reg: 0x000013f0
        usb_otg_ss2_refclk960m@1340: &usb_otg_ss2_refclk960m
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *l3init_960m_gfclk
          ti,bit-shift: 8
          reg: 0x00001340
        usb_phy1_always_on_clk32k@640: &usb_phy1_always_on_clk32k
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00000640
        usb_phy2_always_on_clk32k@688: &usb_phy2_always_on_clk32k
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00000688
        usb_phy3_always_on_clk32k@698: &usb_phy3_always_on_clk32k
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00000698
        atl_dpll_clk_mux@c00: &atl_dpll_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_32k_ck, *video1_clkin_ck, *video2_clkin_ck, *hdmi_clkin_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00000c00
        atl_gfclk_mux@c00: &atl_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *l3_iclk_div, *dpll_abe_m2_ck, *atl_dpll_clk_mux ]
          ti,bit-shift: 0x0000001a
          reg: 0x00000c00
        rmii_50mhz_clk_mux@13d0: &rmii_50mhz_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *dpll_gmac_h11x2_ck, *rmii_clk_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x000013d0
        gmac_rft_clk_mux@13d0: &gmac_rft_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *video1_clkin_ck, *video2_clkin_ck, *dpll_abe_m2_ck, *hdmi_clkin_ck, *l3_iclk_div ]
          ti,bit-shift: 0x00000019
          reg: 0x000013d0
        gpu_core_gclk_mux@1220: &gpu_core_gclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *dpll_core_h14x2_ck, *dpll_per_h14x2_ck, *dpll_gpu_m2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001220
          assigned-clocks: *gpu_core_gclk_mux
          assigned-clock-parents: *dpll_gpu_m2_ck
        gpu_hyd_gclk_mux@1220: &gpu_hyd_gclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *dpll_core_h14x2_ck, *dpll_per_h14x2_ck, *dpll_gpu_m2_ck ]
          ti,bit-shift: 0x0000001a
          reg: 0x00001220
          assigned-clocks: *gpu_hyd_gclk_mux
          assigned-clock-parents: *dpll_gpu_m2_ck
        l3instr_ts_gclk_div@e50: &l3instr_ts_gclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *wkupaon_iclk_mux
          ti,bit-shift: 0x00000018
          reg: 0x00000e50
          ti,dividers: [ 0x00000008, 0x00000010, 0x00000020 ]
        mcasp2_ahclkr_mux@1860: &mcasp2_ahclkr_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x0000001c
          reg: 0x00001860
        mcasp2_ahclkx_mux@1860: &mcasp2_ahclkx_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001860
        mcasp2_aux_gfclk_mux@1860: &mcasp2_aux_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *per_abe_x1_gfclk2_div, *video1_clk2_div, *video2_clk2_div, *hdmi_clk2_div ]
          ti,bit-shift: 0x00000016
          reg: 0x00001860
        mcasp3_ahclkx_mux@1868: &mcasp3_ahclkx_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001868
        mcasp3_aux_gfclk_mux@1868: &mcasp3_aux_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *per_abe_x1_gfclk2_div, *video1_clk2_div, *video2_clk2_div, *hdmi_clk2_div ]
          ti,bit-shift: 0x00000016
          reg: 0x00001868
        mcasp4_ahclkx_mux@1898: &mcasp4_ahclkx_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001898
        mcasp4_aux_gfclk_mux@1898: &mcasp4_aux_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *per_abe_x1_gfclk2_div, *video1_clk2_div, *video2_clk2_div, *hdmi_clk2_div ]
          ti,bit-shift: 0x00000016
          reg: 0x00001898
        mcasp5_ahclkx_mux@1878: &mcasp5_ahclkx_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001878
        mcasp5_aux_gfclk_mux@1878: &mcasp5_aux_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *per_abe_x1_gfclk2_div, *video1_clk2_div, *video2_clk2_div, *hdmi_clk2_div ]
          ti,bit-shift: 0x00000016
          reg: 0x00001878
        mcasp6_ahclkx_mux@1904: &mcasp6_ahclkx_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001904
        mcasp6_aux_gfclk_mux@1904: &mcasp6_aux_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *per_abe_x1_gfclk2_div, *video1_clk2_div, *video2_clk2_div, *hdmi_clk2_div ]
          ti,bit-shift: 0x00000016
          reg: 0x00001904
        mcasp7_ahclkx_mux@1908: &mcasp7_ahclkx_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001908
        mcasp7_aux_gfclk_mux@1908: &mcasp7_aux_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *per_abe_x1_gfclk2_div, *video1_clk2_div, *video2_clk2_div, *hdmi_clk2_div ]
          ti,bit-shift: 0x00000016
          reg: 0x00001908
        mcasp8_ahclkx_mux@1890: &mcasp8_ahclkx_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_24m_fclk, *abe_sys_clk_div, *func_24m_clk, *atl_clkin3_ck, *atl_clkin2_ck, *atl_clkin1_ck, *atl_clkin0_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *mlb_clk, *mlbp_clk ]
          ti,bit-shift: 0x00000016
          reg: 0x00001890
        mcasp8_aux_gfclk_mux@1890: &mcasp8_aux_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *per_abe_x1_gfclk2_div, *video1_clk2_div, *video2_clk2_div, *hdmi_clk2_div ]
          ti,bit-shift: 0x00000018
          reg: 0x00001890
        mmc1_fclk_mux@1328: &mmc1_fclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_128m_clk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001328
        mmc1_fclk_div@1328: &mmc1_fclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *mmc1_fclk_mux
          ti,bit-shift: 0x00000019
          ti,max-div: 4
          reg: 0x00001328
          ti,index-power-of-two: true
        mmc2_fclk_mux@1330: &mmc2_fclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_128m_clk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001330
        mmc2_fclk_div@1330: &mmc2_fclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *mmc2_fclk_mux
          ti,bit-shift: 0x00000019
          ti,max-div: 4
          reg: 0x00001330
          ti,index-power-of-two: true
        mmc3_gfclk_mux@1820: &mmc3_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001820
        mmc3_gfclk_div@1820: &mmc3_gfclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *mmc3_gfclk_mux
          ti,bit-shift: 0x00000019
          ti,max-div: 4
          reg: 0x00001820
          ti,index-power-of-two: true
        mmc4_gfclk_mux@1828: &mmc4_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001828
        mmc4_gfclk_div@1828: &mmc4_gfclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *mmc4_gfclk_mux
          ti,bit-shift: 0x00000019
          ti,max-div: 4
          reg: 0x00001828
          ti,index-power-of-two: true
        qspi_gfclk_mux@1838: &qspi_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_128m_clk, *dpll_per_h13x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001838
        qspi_gfclk_div@1838: &qspi_gfclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *qspi_gfclk_mux
          ti,bit-shift: 0x00000019
          ti,max-div: 4
          reg: 0x00001838
          ti,index-power-of-two: true
        timer10_gfclk_mux@1728: &timer10_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001728
        timer11_gfclk_mux@1730: &timer11_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001730
        timer13_gfclk_mux@17c8: &timer13_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x000017c8
        timer14_gfclk_mux@17d0: &timer14_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x000017d0
        timer15_gfclk_mux@17d8: &timer15_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x000017d8
        timer16_gfclk_mux@1830: &timer16_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001830
        timer2_gfclk_mux@1738: &timer2_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001738
        timer3_gfclk_mux@1740: &timer3_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001740
        timer4_gfclk_mux@1748: &timer4_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001748
        timer9_gfclk_mux@1750: &timer9_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001750
        uart1_gfclk_mux@1840: &uart1_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001840
        uart2_gfclk_mux@1848: &uart2_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001848
        uart3_gfclk_mux@1850: &uart3_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001850
        uart4_gfclk_mux@1858: &uart4_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001858
        uart5_gfclk_mux@1870: &uart5_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001870
        uart7_gfclk_mux@18d0: &uart7_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x000018d0
        uart8_gfclk_mux@18e0: &uart8_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x000018e0
        uart9_gfclk_mux@18e8: &uart9_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x000018e8
        vip1_gclk_mux@1020: &vip1_gclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *l3_iclk_div, *dpll_core_h23x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001020
        vip2_gclk_mux@1028: &vip2_gclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *l3_iclk_div, *dpll_core_h23x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001028
        vip3_gclk_mux@1030: &vip3_gclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *l3_iclk_div, *dpll_core_h23x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001030
      clockdomains: &cm_core_clockdomains
        coreaon_clkdm: &coreaon_clkdm
          compatible: "ti,clockdomain"
          clocks: *dpll_usb_ck
  l4@4ae00000: &l4_wkup
    compatible: [ "ti,dra7-l4-wkup", "simple-bus" ]
    "#address-cells": 1
    "#size-cells": 1
    ranges: [ 0x00000000, 0x4ae00000, 0x0003f000 ]
    counter@4000: &counter32k
      compatible: "ti,omap-counter32k"
      reg: [ 0x00004000, 0x00000040 ]
      ti,hwmods: "counter_32k"
    prm@6000: &prm
      compatible: "ti,dra7-prm"
      reg: [ 0x00006000, 0x00003000 ]
      interrupts: [ 0, 6, 4 ]
      clocks: &prm_clocks
        "#address-cells": 1
        "#size-cells": 0
        sys_clkin1@110: &sys_clkin1
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *virt_12000000_ck, *virt_20000000_ck, *virt_16800000_ck, *virt_19200000_ck, *virt_26000000_ck, *virt_27000000_ck, *virt_38400000_ck ]
          reg: 0x00000110
          ti,index-starts-at-one: true
        abe_dpll_sys_clk_mux@118: &abe_dpll_sys_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *sys_clkin2 ]
          reg: 0x00000118
        abe_dpll_bypass_clk_mux@114: &abe_dpll_bypass_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_dpll_sys_clk_mux, *sys_32k_ck ]
          reg: 0x00000114
        abe_dpll_clk_mux@10c: &abe_dpll_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *abe_dpll_sys_clk_mux, *sys_32k_ck ]
          reg: 0x0000010c
        abe_24m_fclk@11c: &abe_24m_fclk
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_abe_m2x2_ck
          reg: 0x0000011c
          ti,dividers: [ 0x00000008, 0x00000010 ]
        aess_fclk@178: &aess_fclk
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *abe_clk
          reg: 0x00000178
          ti,max-div: 2
        abe_giclk_div@174: &abe_giclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *aess_fclk
          reg: 0x00000174
          ti,max-div: 2
        abe_lp_clk_div@1d8: &abe_lp_clk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_abe_m2x2_ck
          reg: 0x000001d8
          ti,dividers: [ 0x00000010, 0x00000020 ]
        abe_sys_clk_div@120: &abe_sys_clk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *sys_clkin1
          reg: 0x00000120
          ti,max-div: 2
        adc_gfclk_mux@1dc: &adc_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *sys_clkin2, *sys_32k_ck ]
          reg: 0x000001dc
        sys_clk1_dclk_div@1c8: &sys_clk1_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *sys_clkin1
          ti,max-div: 0x00000040
          reg: 0x000001c8
          ti,index-power-of-two: true
        sys_clk2_dclk_div@1cc: &sys_clk2_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *sys_clkin2
          ti,max-div: 0x00000040
          reg: 0x000001cc
          ti,index-power-of-two: true
        per_abe_x1_dclk_div@1bc: &per_abe_x1_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_abe_m2_ck
          ti,max-div: 0x00000040
          reg: 0x000001bc
          ti,index-power-of-two: true
        dsp_gclk_div@18c: &dsp_gclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_dsp_m2_ck
          ti,max-div: 0x00000040
          reg: 0x0000018c
          ti,index-power-of-two: true
        gpu_dclk@1a0: &gpu_dclk
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_gpu_m2_ck
          ti,max-div: 0x00000040
          reg: 0x000001a0
          ti,index-power-of-two: true
        emif_phy_dclk_div@190: &emif_phy_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_ddr_m2_ck
          ti,max-div: 0x00000040
          reg: 0x00000190
          ti,index-power-of-two: true
        gmac_250m_dclk_div@19c: &gmac_250m_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_gmac_m2_ck
          ti,max-div: 0x00000040
          reg: 0x0000019c
          ti,index-power-of-two: true
        gmac_main_clk: &gmac_main_clk
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *gmac_250m_dclk_div
          clock-mult: 1
          clock-div: 2
        l3init_480m_dclk_div@1ac: &l3init_480m_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_usb_m2_ck
          ti,max-div: 0x00000040
          reg: 0x000001ac
          ti,index-power-of-two: true
        usb_otg_dclk_div@184: &usb_otg_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *usb_otg_clkin_ck
          ti,max-div: 0x00000040
          reg: 0x00000184
          ti,index-power-of-two: true
        sata_dclk_div@1c0: &sata_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *sys_clkin1
          ti,max-div: 0x00000040
          reg: 0x000001c0
          ti,index-power-of-two: true
        pcie2_dclk_div@1b8: &pcie2_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_pcie_ref_m2_ck
          ti,max-div: 0x00000040
          reg: 0x000001b8
          ti,index-power-of-two: true
        pcie_dclk_div@1b4: &pcie_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *apll_pcie_m2_ck
          ti,max-div: 0x00000040
          reg: 0x000001b4
          ti,index-power-of-two: true
        emu_dclk_div@194: &emu_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *sys_clkin1
          ti,max-div: 0x00000040
          reg: 0x00000194
          ti,index-power-of-two: true
        secure_32k_dclk_div@1c4: &secure_32k_dclk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *secure_32k_clk_src_ck
          ti,max-div: 0x00000040
          reg: 0x000001c4
          ti,index-power-of-two: true
        clkoutmux0_clk_mux@158: &clkoutmux0_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clk1_dclk_div, *sys_clk2_dclk_div, *per_abe_x1_dclk_div, *mpu_dclk_div, *dsp_gclk_div, *iva_dclk, *gpu_dclk, *core_dpll_out_dclk_div, *emif_phy_dclk_div, *gmac_250m_dclk_div, *video2_dclk_div, *video1_dclk_div, *hdmi_dclk_div, *func_96m_aon_dclk_div, *l3init_480m_dclk_div, *usb_otg_dclk_div, *sata_dclk_div, *pcie2_dclk_div, *pcie_dclk_div, *emu_dclk_div, *secure_32k_dclk_div, *eve_dclk_div ]
          reg: 0x00000158
        clkoutmux1_clk_mux@15c: &clkoutmux1_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clk1_dclk_div, *sys_clk2_dclk_div, *per_abe_x1_dclk_div, *mpu_dclk_div, *dsp_gclk_div, *iva_dclk, *gpu_dclk, *core_dpll_out_dclk_div, *emif_phy_dclk_div, *gmac_250m_dclk_div, *video2_dclk_div, *video1_dclk_div, *hdmi_dclk_div, *func_96m_aon_dclk_div, *l3init_480m_dclk_div, *usb_otg_dclk_div, *sata_dclk_div, *pcie2_dclk_div, *pcie_dclk_div, *emu_dclk_div, *secure_32k_dclk_div, *eve_dclk_div ]
          reg: 0x0000015c
        clkoutmux2_clk_mux@160: &clkoutmux2_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clk1_dclk_div, *sys_clk2_dclk_div, *per_abe_x1_dclk_div, *mpu_dclk_div, *dsp_gclk_div, *iva_dclk, *gpu_dclk, *core_dpll_out_dclk_div, *emif_phy_dclk_div, *gmac_250m_dclk_div, *video2_dclk_div, *video1_dclk_div, *hdmi_dclk_div, *func_96m_aon_dclk_div, *l3init_480m_dclk_div, *usb_otg_dclk_div, *sata_dclk_div, *pcie2_dclk_div, *pcie_dclk_div, *emu_dclk_div, *secure_32k_dclk_div, *eve_dclk_div ]
          reg: 0x00000160
        custefuse_sys_gfclk_div: &custefuse_sys_gfclk_div
          "#clock-cells": 0
          compatible: "fixed-factor-clock"
          clocks: *sys_clkin1
          clock-mult: 1
          clock-div: 2
        eve_clk@180: &eve_clk
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *dpll_eve_m2_ck, *dpll_dsp_m3x2_ck ]
          reg: 0x00000180
        hdmi_dpll_clk_mux@164: &hdmi_dpll_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *sys_clkin2 ]
          reg: 0x00000164
        mlb_clk@134: &mlb_clk
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *mlb_clkin_ck
          ti,max-div: 0x00000040
          reg: 0x00000134
          ti,index-power-of-two: true
        mlbp_clk@130: &mlbp_clk
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *mlbp_clkin_ck
          ti,max-div: 0x00000040
          reg: 0x00000130
          ti,index-power-of-two: true
        per_abe_x1_gfclk2_div@138: &per_abe_x1_gfclk2_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *dpll_abe_m2_ck
          ti,max-div: 0x00000040
          reg: 0x00000138
          ti,index-power-of-two: true
        timer_sys_clk_div@144: &timer_sys_clk_div
          "#clock-cells": 0
          compatible: "ti,divider-clock"
          clocks: *sys_clkin1
          reg: 0x00000144
          ti,max-div: 2
        video1_dpll_clk_mux@168: &video1_dpll_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *sys_clkin2 ]
          reg: 0x00000168
        video2_dpll_clk_mux@16c: &video2_dpll_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *sys_clkin2 ]
          reg: 0x0000016c
        wkupaon_iclk_mux@108: &wkupaon_iclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *abe_lp_clk_div ]
          reg: 0x00000108
        gpio1_dbclk@1838: &gpio1_dbclk
          "#clock-cells": 0
          compatible: "ti,gate-clock"
          clocks: *sys_32k_ck
          ti,bit-shift: 8
          reg: 0x00001838
        dcan1_sys_clk_mux@1888: &dcan1_sys_clk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *sys_clkin1, *sys_clkin2 ]
          ti,bit-shift: 0x00000018
          reg: 0x00001888
        timer1_gfclk_mux@1840: &timer1_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *timer_sys_clk_div, *sys_32k_ck, *sys_clkin2, *ref_clkin0_ck, *ref_clkin1_ck, *ref_clkin2_ck, *ref_clkin3_ck, *abe_giclk_div, *video1_div_clk, *video2_div_clk, *hdmi_div_clk ]
          ti,bit-shift: 0x00000018
          reg: 0x00001840
        uart10_gfclk_mux@1880: &uart10_gfclk_mux
          "#clock-cells": 0
          compatible: "ti,mux-clock"
          clocks: [ *func_48m_fclk, *dpll_per_m2x2_ck ]
          ti,bit-shift: 0x00000018
          reg: 0x00001880
      clockdomains: &prm_clockdomains
        ~: ~
    scm_conf@c000: &scm_wkup
      compatible: "syscon"
      reg: [ 0x0000c000, 0x00001000 ]
  axi@0:
    compatible: "simple-bus"
    "#size-cells": 1
    "#address-cells": 1
    ranges: [ 0x51000000, 0x51000000, 0x00003000, 0x00000000, 0x20000000, 0x10000000 ]
    pcie@51000000: &pcie1
      compatible: "ti,dra7-pcie"
      reg: [ 0x51000000, 0x00002000, 0x51002000, 0x0000014c, 0x00001000, 0x00002000 ]
      reg-names: [ "rc_dbics", "ti_conf", "config" ]
      interrupts: [ 0x00000000, 0x000000e8, 0x00000004, 0x00000000, 0x000000e9, 0x00000004 ]
      "#address-cells": 3
      "#size-cells": 2
      device_type: "pci"
      ranges: [ 0x81000000, 0x00000000, 0x00000000, 0x00003000, 0x00000000, 0x00010000, 0x82000000, 0x00000000, 0x20013000, 0x00013000, 0x00000000, 0x0ffed000 ]
      bus-range: [ 0x00000000, 0x000000ff ]
      "#interrupt-cells": 1
      num-lanes: 1
      linux,pci-domain: 0
      ti,hwmods: "pcie1"
      phys: *pcie1_phy
      phy-names: "pcie-phy0"
      interrupt-map-mask: [ 0, 0, 0, 7 ]
      interrupt-map: [ 0x00000000, 0x00000000, 0x00000000, 0x00000001, *pcie1_intc, 0x00000001, 0x00000000, 0x00000000, 0x00000000, 0x00000002, *pcie1_intc, 0x00000002, 0x00000000, 0x00000000, 0x00000000, 0x00000003, *pcie1_intc, 0x00000003, 0x00000000, 0x00000000, 0x00000000, 0x00000004, *pcie1_intc, 0x00000004 ]
      interrupt-controller: &pcie1_intc
        interrupt-controller: true
        "#address-cells": 0
        "#interrupt-cells": 1
  axi@1:
    compatible: "simple-bus"
    "#size-cells": 1
    "#address-cells": 1
    ranges: [ 0x51800000, 0x51800000, 0x00003000, 0x00000000, 0x30000000, 0x10000000 ]
    status: "disabled"
    pcie@51800000:
      compatible: "ti,dra7-pcie"
      reg: [ 0x51800000, 0x00002000, 0x51802000, 0x0000014c, 0x00001000, 0x00002000 ]
      reg-names: [ "rc_dbics", "ti_conf", "config" ]
      interrupts: [ 0x00000000, 0x00000163, 0x00000004, 0x00000000, 0x00000164, 0x00000004 ]
      "#address-cells": 3
      "#size-cells": 2
      device_type: "pci"
      ranges: [ 0x81000000, 0x00000000, 0x00000000, 0x00003000, 0x00000000, 0x00010000, 0x82000000, 0x00000000, 0x30013000, 0x00013000, 0x00000000, 0x0ffed000 ]
      bus-range: [ 0x00000000, 0x000000ff ]
      "#interrupt-cells": 1
      num-lanes: 1
      linux,pci-domain: 1
      ti,hwmods: "pcie2"
      phys: *pcie2_phy
      phy-names: "pcie-phy0"
      interrupt-map-mask: [ 0, 0, 0, 7 ]
      interrupt-map: [ 0x00000000, 0x00000000, 0x00000000, 0x00000001, *pcie2_intc, 0x00000001, 0x00000000, 0x00000000, 0x00000000, 0x00000002, *pcie2_intc, 0x00000002, 0x00000000, 0x00000000, 0x00000000, 0x00000003, *pcie2_intc, 0x00000003, 0x00000000, 0x00000000, 0x00000000, 0x00000004, *pcie2_intc, 0x00000004 ]
      interrupt-controller: &pcie2_intc
        interrupt-controller: true
        "#address-cells": 0
        "#interrupt-cells": 1
  ocmcram@40300000: &ocmcram1
    compatible: "mmio-sram"
    reg: [ 0x40300000, 0x00080000 ]
    ranges: [ 0x00000000, 0x40300000, 0x00080000 ]
    "#address-cells": 1
    "#size-cells": 1
    sram-hs@0:
      compatible: "ti,secure-ram"
      reg: [ 0, 0 ]
  ocmcram@40400000: &ocmcram2
    status: "disabled"
    compatible: "mmio-sram"
    reg: [ 0x40400000, 0x00100000 ]
    ranges: [ 0x00000000, 0x40400000, 0x00100000 ]
    "#address-cells": 1
    "#size-cells": 1
  ocmcram@40500000: &ocmcram3
    status: "disabled"
    compatible: "mmio-sram"
    reg: [ 0x40500000, 0x00100000 ]
    ranges: [ 0x00000000, 0x40500000, 0x00100000 ]
    "#address-cells": 1
    "#size-cells": 1
  bandgap@4a0021e0: &bandgap
    reg: [ 0x4a0021e0, 0x0000000c, 0x4a00232c, 0x0000000c, 0x4a002380, 0x0000002c, 0x4a0023c0, 0x0000003c, 0x4a002564, 0x00000008, 0x4a002574, 0x00000050 ]
    compatible: "ti,dra752-bandgap"
    interrupts: [ 0x00000000, 0x00000079, 0x00000004 ]
    "#thermal-sensor-cells": 1
  dsp_system@40d00000: &dsp1_system
    compatible: "syscon"
    reg: [ 0x40d00000, 0x00000100 ]
  dma-controller@4a056000: &sdma
    compatible: "ti,omap4430-sdma"
    reg: [ 0x4a056000, 0x00001000 ]
    interrupts: [ 0x00000000, 0x00000007, 0x00000004, 0x00000000, 0x00000008, 0x00000004, 0x00000000, 0x00000009, 0x00000004, 0x00000000, 0x0000000a, 0x00000004 ]
    "#dma-cells": 1
    dma-channels: 0x00000020
    dma-requests: 0x0000007f
  edma@43300000: &edma
    compatible: "ti,edma3-tpcc"
    ti,hwmods: "tpcc"
    reg: [ 0x43300000, 0x00100000 ]
    reg-names: "edma3_cc"
    interrupts: [ 0x00000000, 0x00000169, 0x00000004, 0x00000000, 0x00000168, 0x00000004, 0x00000000, 0x00000167, 0x00000004 ]
    interrupt-names: [ "edma3_ccint", "edma3_mperr", "edma3_ccerrint" ]
    dma-requests: 0x00000040
    "#dma-cells": 2
    ti,tptcs: [ *edma_tptc0, 0x00000007, *edma_tptc1, 0x00000000 ]
  tptc@43400000: &edma_tptc0
    compatible: "ti,edma3-tptc"
    ti,hwmods: "tptc0"
    reg: [ 0x43400000, 0x00100000 ]
    interrupts: [ 0x00000000, 0x00000172, 0x00000004 ]
    interrupt-names: "edma3_tcerrint"
  tptc@43500000: &edma_tptc1
    compatible: "ti,edma3-tptc"
    ti,hwmods: "tptc1"
    reg: [ 0x43500000, 0x00100000 ]
    interrupts: [ 0x00000000, 0x00000173, 0x00000004 ]
    interrupt-names: "edma3_tcerrint"
  gpio@4ae10000: &gpio1
    compatible: "ti,omap4-gpio"
    reg: [ 0x4ae10000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000018, 0x00000004 ]
    ti,hwmods: "gpio1"
    gpio-controller: true
    "#gpio-cells": 2
    interrupt-controller: true
    "#interrupt-cells": 2
  gpio@48055000: &gpio2
    compatible: "ti,omap4-gpio"
    reg: [ 0x48055000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000019, 0x00000004 ]
    ti,hwmods: "gpio2"
    gpio-controller: true
    "#gpio-cells": 2
    interrupt-controller: true
    "#interrupt-cells": 2
  gpio@48057000: &gpio3
    compatible: "ti,omap4-gpio"
    reg: [ 0x48057000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000001a, 0x00000004 ]
    ti,hwmods: "gpio3"
    gpio-controller: true
    "#gpio-cells": 2
    interrupt-controller: true
    "#interrupt-cells": 2
  gpio@48059000: &gpio4
    compatible: "ti,omap4-gpio"
    reg: [ 0x48059000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000001b, 0x00000004 ]
    ti,hwmods: "gpio4"
    gpio-controller: true
    "#gpio-cells": 2
    interrupt-controller: true
    "#interrupt-cells": 2
  gpio@4805b000: &gpio5
    compatible: "ti,omap4-gpio"
    reg: [ 0x4805b000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000001c, 0x00000004 ]
    ti,hwmods: "gpio5"
    gpio-controller: true
    "#gpio-cells": 2
    interrupt-controller: true
    "#interrupt-cells": 2
  gpio@4805d000: &gpio6
    compatible: "ti,omap4-gpio"
    reg: [ 0x4805d000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000001d, 0x00000004 ]
    ti,hwmods: "gpio6"
    gpio-controller: true
    "#gpio-cells": 2
    interrupt-controller: true
    "#interrupt-cells": 2
  gpio@48051000: &gpio7
    compatible: "ti,omap4-gpio"
    reg: [ 0x48051000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000001e, 0x00000004 ]
    ti,hwmods: "gpio7"
    gpio-controller: true
    "#gpio-cells": 2
    interrupt-controller: true
    "#interrupt-cells": 2
    ti,no-reset-on-init: true
    ti,no-idle-on-init: true
  gpio@48053000: &gpio8
    compatible: "ti,omap4-gpio"
    reg: [ 0x48053000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000074, 0x00000004 ]
    ti,hwmods: "gpio8"
    gpio-controller: true
    "#gpio-cells": 2
    interrupt-controller: true
    "#interrupt-cells": 2
  serial@4806a000: &uart1
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x4806a000, 0x00000100 ]
    interrupts-extended: [ *crossbar_mpu, 0x00000000, 0x00000043, 0x00000004, *dra7_pmx_core, 0x000003e0 ]
    ti,hwmods: "uart1"
    clock-frequency: 0x02dc6c00
    status: "okay"
    dmas: [ *sdma_xbar, 0x00000031, *sdma_xbar, 0x00000032 ]
    dma-names: [ "tx", "rx" ]
  serial@4806c000: &uart2
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x4806c000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000044, 0x00000004 ]
    ti,hwmods: "uart2"
    clock-frequency: 0x02dc6c00
    status: "okay"
    dmas: [ *sdma_xbar, 0x00000033, *sdma_xbar, 0x00000034 ]
    dma-names: [ "tx", "rx" ]
  serial@48020000: &uart3
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x48020000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000045, 0x00000004 ]
    ti,hwmods: "uart3"
    clock-frequency: 0x02dc6c00
    status: "okay"
    dmas: [ *sdma_xbar, 0x00000035, *sdma_xbar, 0x00000036 ]
    dma-names: [ "tx", "rx" ]
  serial@4806e000: &uart4
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x4806e000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000041, 0x00000004 ]
    ti,hwmods: "uart4"
    clock-frequency: 0x02dc6c00
    status: "disabled"
    dmas: [ *sdma_xbar, 0x00000037, *sdma_xbar, 0x00000038 ]
    dma-names: [ "tx", "rx" ]
  serial@48066000: &uart5
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x48066000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000064, 0x00000004 ]
    ti,hwmods: "uart5"
    clock-frequency: 0x02dc6c00
    status: "disabled"
    dmas: [ *sdma_xbar, 0x0000003f, *sdma_xbar, 0x00000040 ]
    dma-names: [ "tx", "rx" ]
  serial@48068000: &uart6
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x48068000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000065, 0x00000004 ]
    ti,hwmods: "uart6"
    clock-frequency: 0x02dc6c00
    status: "disabled"
    dmas: [ *sdma_xbar, 0x0000004f, *sdma_xbar, 0x00000050 ]
    dma-names: [ "tx", "rx" ]
  serial@48420000: &uart7
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x48420000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x000000da, 0x00000004 ]
    ti,hwmods: "uart7"
    clock-frequency: 0x02dc6c00
    status: "disabled"
  serial@48422000: &uart8
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x48422000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x000000db, 0x00000004 ]
    ti,hwmods: "uart8"
    clock-frequency: 0x02dc6c00
    status: "disabled"
  serial@48424000: &uart9
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x48424000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x000000dc, 0x00000004 ]
    ti,hwmods: "uart9"
    clock-frequency: 0x02dc6c00
    status: "disabled"
  serial@4ae2b000: &uart10
    compatible: [ "ti,dra742-uart", "ti,omap4-uart" ]
    reg: [ 0x4ae2b000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x000000dd, 0x00000004 ]
    ti,hwmods: "uart10"
    clock-frequency: 0x02dc6c00
    status: "disabled"
  mailbox@4a0f4000: &mailbox1
    compatible: "ti,omap4-mailbox"
    reg: [ 0x4a0f4000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000015, 0x00000004, 0x00000000, 0x00000087, 0x00000004, 0x00000000, 0x00000086, 0x00000004 ]
    ti,hwmods: "mailbox1"
    "#mbox-cells": 1
    ti,mbox-num-users: 3
    ti,mbox-num-fifos: 8
    status: "disabled"
  mailbox@4883a000: &mailbox2
    compatible: "ti,omap4-mailbox"
    reg: [ 0x4883a000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x000000ed, 0x00000004, 0x00000000, 0x000000ee, 0x00000004, 0x00000000, 0x000000ef, 0x00000004, 0x00000000, 0x000000f0, 0x00000004 ]
    ti,hwmods: "mailbox2"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@4883c000: &mailbox3
    compatible: "ti,omap4-mailbox"
    reg: [ 0x4883c000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x000000f1, 0x00000004, 0x00000000, 0x000000f2, 0x00000004, 0x00000000, 0x000000f3, 0x00000004, 0x00000000, 0x000000f4, 0x00000004 ]
    ti,hwmods: "mailbox3"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@4883e000: &mailbox4
    compatible: "ti,omap4-mailbox"
    reg: [ 0x4883e000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x000000f5, 0x00000004, 0x00000000, 0x000000f6, 0x00000004, 0x00000000, 0x000000f7, 0x00000004, 0x00000000, 0x000000f8, 0x00000004 ]
    ti,hwmods: "mailbox4"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@48840000: &mailbox5
    compatible: "ti,omap4-mailbox"
    reg: [ 0x48840000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x000000f9, 0x00000004, 0x00000000, 0x000000fa, 0x00000004, 0x00000000, 0x000000fb, 0x00000004, 0x00000000, 0x000000fc, 0x00000004 ]
    ti,hwmods: "mailbox5"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "okay"
    mbox_ipu1_ipc3x: &mbox_ipu1_ipc3x
      ti,mbox-tx: [ 6, 2, 2 ]
      ti,mbox-rx: [ 4, 2, 2 ]
      status: "okay"
    mbox_dsp1_ipc3x: &mbox_dsp1_ipc3x
      ti,mbox-tx: [ 5, 2, 2 ]
      ti,mbox-rx: [ 1, 2, 2 ]
      status: "okay"
  mailbox@48842000: &mailbox6
    compatible: "ti,omap4-mailbox"
    reg: [ 0x48842000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x000000fd, 0x00000004, 0x00000000, 0x000000fe, 0x00000004, 0x00000000, 0x000000ff, 0x00000004, 0x00000000, 0x00000100, 0x00000004 ]
    ti,hwmods: "mailbox6"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "okay"
    mbox_ipu2_ipc3x: &mbox_ipu2_ipc3x
      ti,mbox-tx: [ 6, 2, 2 ]
      ti,mbox-rx: [ 4, 2, 2 ]
      status: "okay"
    mbox_dsp2_ipc3x: &mbox_dsp2_ipc3x
      ti,mbox-tx: [ 5, 2, 2 ]
      ti,mbox-rx: [ 1, 2, 2 ]
      status: "okay"
  mailbox@48844000: &mailbox7
    compatible: "ti,omap4-mailbox"
    reg: [ 0x48844000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000101, 0x00000004, 0x00000000, 0x00000102, 0x00000004, 0x00000000, 0x00000103, 0x00000004, 0x00000000, 0x00000104, 0x00000004 ]
    ti,hwmods: "mailbox7"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@48846000: &mailbox8
    compatible: "ti,omap4-mailbox"
    reg: [ 0x48846000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000105, 0x00000004, 0x00000000, 0x00000106, 0x00000004, 0x00000000, 0x00000107, 0x00000004, 0x00000000, 0x00000108, 0x00000004 ]
    ti,hwmods: "mailbox8"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@4885e000: &mailbox9
    compatible: "ti,omap4-mailbox"
    reg: [ 0x4885e000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000109, 0x00000004, 0x00000000, 0x0000010a, 0x00000004, 0x00000000, 0x0000010b, 0x00000004, 0x00000000, 0x0000010c, 0x00000004 ]
    ti,hwmods: "mailbox9"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@48860000: &mailbox10
    compatible: "ti,omap4-mailbox"
    reg: [ 0x48860000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000010d, 0x00000004, 0x00000000, 0x0000010e, 0x00000004, 0x00000000, 0x0000010f, 0x00000004, 0x00000000, 0x00000110, 0x00000004 ]
    ti,hwmods: "mailbox10"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@48862000: &mailbox11
    compatible: "ti,omap4-mailbox"
    reg: [ 0x48862000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000111, 0x00000004, 0x00000000, 0x00000112, 0x00000004, 0x00000000, 0x00000113, 0x00000004, 0x00000000, 0x00000114, 0x00000004 ]
    ti,hwmods: "mailbox11"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@48864000: &mailbox12
    compatible: "ti,omap4-mailbox"
    reg: [ 0x48864000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000115, 0x00000004, 0x00000000, 0x00000116, 0x00000004, 0x00000000, 0x00000117, 0x00000004, 0x00000000, 0x00000118, 0x00000004 ]
    ti,hwmods: "mailbox12"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  mailbox@48802000: &mailbox13
    compatible: "ti,omap4-mailbox"
    reg: [ 0x48802000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000017b, 0x00000004, 0x00000000, 0x0000017c, 0x00000004, 0x00000000, 0x0000017d, 0x00000004, 0x00000000, 0x0000017e, 0x00000004 ]
    ti,hwmods: "mailbox13"
    "#mbox-cells": 1
    ti,mbox-num-users: 4
    ti,mbox-num-fifos: 0x0000000c
    status: "disabled"
  timer@4ae18000: &timer1
    compatible: "ti,omap5430-timer"
    reg: [ 0x4ae18000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000020, 0x00000004 ]
    ti,hwmods: "timer1"
    ti,timer-alwon: true
  timer@48032000: &timer2
    compatible: "ti,omap5430-timer"
    reg: [ 0x48032000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000021, 0x00000004 ]
    ti,hwmods: "timer2"
  timer@48034000: &timer3
    compatible: "ti,omap5430-timer"
    reg: [ 0x48034000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000022, 0x00000004 ]
    ti,hwmods: "timer3"
  timer@48036000: &timer4
    compatible: "ti,omap5430-timer"
    reg: [ 0x48036000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000023, 0x00000004 ]
    ti,hwmods: "timer4"
  timer@48820000: &timer5
    compatible: "ti,omap5430-timer"
    reg: [ 0x48820000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000024, 0x00000004 ]
    ti,hwmods: "timer5"
  timer@48822000: &timer6
    compatible: "ti,omap5430-timer"
    reg: [ 0x48822000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000025, 0x00000004 ]
    ti,hwmods: "timer6"
  timer@48824000: &timer7
    compatible: "ti,omap5430-timer"
    reg: [ 0x48824000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000026, 0x00000004 ]
    ti,hwmods: "timer7"
  timer@48826000: &timer8
    compatible: "ti,omap5430-timer"
    reg: [ 0x48826000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000027, 0x00000004 ]
    ti,hwmods: "timer8"
  timer@4803e000: &timer9
    compatible: "ti,omap5430-timer"
    reg: [ 0x4803e000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000028, 0x00000004 ]
    ti,hwmods: "timer9"
  timer@48086000: &timer10
    compatible: "ti,omap5430-timer"
    reg: [ 0x48086000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000029, 0x00000004 ]
    ti,hwmods: "timer10"
  timer@48088000: &timer11
    compatible: "ti,omap5430-timer"
    reg: [ 0x48088000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x0000002a, 0x00000004 ]
    ti,hwmods: "timer11"
  timer@4ae20000: &timer12
    compatible: "ti,omap5430-timer"
    reg: [ 0x4ae20000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x0000005a, 0x00000004 ]
    ti,hwmods: "timer12"
    ti,timer-alwon: true
    ti,timer-secure: true
  timer@48828000: &timer13
    compatible: "ti,omap5430-timer"
    reg: [ 0x48828000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000153, 0x00000004 ]
    ti,hwmods: "timer13"
  timer@4882a000: &timer14
    compatible: "ti,omap5430-timer"
    reg: [ 0x4882a000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000154, 0x00000004 ]
    ti,hwmods: "timer14"
  timer@4882c000: &timer15
    compatible: "ti,omap5430-timer"
    reg: [ 0x4882c000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000155, 0x00000004 ]
    ti,hwmods: "timer15"
  timer@4882e000: &timer16
    compatible: "ti,omap5430-timer"
    reg: [ 0x4882e000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x00000156, 0x00000004 ]
    ti,hwmods: "timer16"
  wdt@4ae14000: &wdt2
    compatible: "ti,omap3-wdt"
    reg: [ 0x4ae14000, 0x00000080 ]
    interrupts: [ 0x00000000, 0x0000004b, 0x00000004 ]
    ti,hwmods: "wd_timer2"
  spinlock@4a0f6000: &hwspinlock
    compatible: "ti,omap4-hwspinlock"
    reg: [ 0x4a0f6000, 0x00001000 ]
    ti,hwmods: "spinlock"
    "#hwlock-cells": 1
  dmm@4e000000:
    compatible: "ti,omap5-dmm"
    reg: [ 0x4e000000, 0x00000800 ]
    interrupts: [ 0x00000000, 0x0000006c, 0x00000004 ]
    ti,hwmods: "dmm"
  i2c@48070000: &i2c1
    compatible: "ti,omap4-i2c"
    reg: [ 0x48070000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000033, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "i2c1"
    status: "okay"
    clock-frequency: 0x00061a80
    tps659038@58: &tps659038
      compatible: "ti,tps659038"
      reg: 0x00000058
      ti,palmas-override-powerhold: true
      ti,system-power-controller: true
      tps659038_pmic:
        compatible: "ti,tps659038-pmic"
        regulators:
          smps123: &smps123_reg
            regulator-name: "smps123"
            regulator-min-microvolt: 0x000cf850
            regulator-max-microvolt: 0x001312d0
            regulator-always-on: true
            regulator-boot-on: true
          smps45: &smps45_reg
            regulator-name: "smps45"
            regulator-min-microvolt: 0x000cf850
            regulator-max-microvolt: 0x001312d0
            regulator-always-on: true
            regulator-boot-on: true
          smps6: &smps6_reg
            regulator-name: "smps6"
            regulator-min-microvolt: 0x000cf850
            regulator-max-microvolt: 0x001312d0
            regulator-always-on: true
            regulator-boot-on: true
          smps7: &smps7_reg
            regulator-name: "smps7"
            regulator-min-microvolt: 0x000cf850
            regulator-max-microvolt: 0x00118c30
            regulator-always-on: true
            regulator-boot-on: true
          smps8: &smps8_reg
            regulator-name: "smps8"
            regulator-min-microvolt: 0x000cf850
            regulator-max-microvolt: 0x001312d0
            regulator-always-on: true
            regulator-boot-on: true
          smps9: &smps9_reg
            regulator-name: "smps9"
            regulator-min-microvolt: 0x001b7740
            regulator-max-microvolt: 0x001b7740
            regulator-always-on: true
            regulator-boot-on: true
          ldo1: &ldo1_reg
            regulator-name: "ldo1"
            regulator-min-microvolt: 0x001b7740
            regulator-max-microvolt: 0x00325aa0
            regulator-always-on: true
            regulator-boot-on: true
          ldo2: &ldo2_reg
            regulator-name: "ldo2"
            regulator-min-microvolt: 0x00325aa0
            regulator-max-microvolt: 0x00325aa0
            regulator-always-on: true
            regulator-boot-on: true
          ldo3: &ldo3_reg
            regulator-name: "ldo3"
            regulator-min-microvolt: 0x001b7740
            regulator-max-microvolt: 0x001b7740
            regulator-always-on: true
            regulator-boot-on: true
          ldo9: &ldo9_reg
            regulator-name: "ldo9"
            regulator-min-microvolt: 0x00100590
            regulator-max-microvolt: 0x00100590
            regulator-always-on: true
            regulator-boot-on: true
            regulator-allow-bypass: true
          ldoln: &ldoln_reg
            regulator-name: "ldoln"
            regulator-min-microvolt: 0x001b7740
            regulator-max-microvolt: 0x001b7740
            regulator-always-on: true
            regulator-boot-on: true
          ldousb: &ldousb_reg
            regulator-name: "ldousb"
            regulator-min-microvolt: 0x00325aa0
            regulator-max-microvolt: 0x00325aa0
            regulator-boot-on: true
          regen2: &regen2
            regulator-name: "regen2"
            regulator-boot-on: true
            regulator-always-on: true
          sysen1: &sysen1
            regulator-name: "sysen1"
            regulator-boot-on: true
            regulator-always-on: true
          sysen2: &sysen2
            regulator-name: "sysen2"
            regulator-boot-on: true
            regulator-always-on: true
    gpio@20: &pcf_lcd
      compatible: [ "ti,pcf8575", "nxp,pcf8575" ]
      reg: 0x00000020
      gpio-controller: true
      "#gpio-cells": 2
      interrupt-parent: *gpio6
      interrupts: [ 0x0000000b, 0x00000002 ]
      interrupt-controller: true
      "#interrupt-cells": 2
    gpio@21: &pcf_gpio_21
      compatible: [ "ti,pcf8575", "nxp,pcf8575" ]
      reg: 0x00000021
      lines-initial-states: 0x00001408
      gpio-controller: true
      "#gpio-cells": 2
      interrupt-parent: *gpio6
      interrupts: [ 0x0000000b, 0x00000002 ]
      interrupt-controller: true
      "#interrupt-cells": 2
    tlv320aic3106@19: &tlv320aic3106
      "#sound-dai-cells": 0
      compatible: "ti,tlv320aic3106"
      reg: 0x00000019
      adc-settle-ms: 0x00000028
      ai3x-micbias-vg: 1
      status: "okay"
      AVDD-supply: *evm_3v3_sw
      IOVDD-supply: *evm_3v3_sw
      DRVDD-supply: *evm_3v3_sw
      DVDD-supply: *aic_dvdd
  i2c@48072000: &i2c2
    compatible: "ti,omap4-i2c"
    reg: [ 0x48072000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000034, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "i2c2"
    status: "okay"
    clock-frequency: 0x00061a80
    gpio@26: &pcf_hdmi
      compatible: [ "ti,pcf8575", "nxp,pcf8575" ]
      reg: 0x00000026
      gpio-controller: true
      "#gpio-cells": 2
      p1:
        gpio-hog: true
        gpios: [ 1, 0 ]
        output-low: true
        line-name: "vin6_sel_s0"
  i2c@48060000: &i2c3
    compatible: "ti,omap4-i2c"
    reg: [ 0x48060000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000038, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "i2c3"
    status: "okay"
    clock-frequency: 0x00061a80
  i2c@4807a000: &i2c4
    compatible: "ti,omap4-i2c"
    reg: [ 0x4807a000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000039, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "i2c4"
    status: "disabled"
  i2c@4807c000: &i2c5
    compatible: "ti,omap4-i2c"
    reg: [ 0x4807c000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000037, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "i2c5"
    status: "disabled"
  mmc@4809c000: &mmc1
    compatible: "ti,omap4-hsmmc"
    reg: [ 0x4809c000, 0x00000400 ]
    interrupts: [ 0x00000000, 0x0000004e, 0x00000004 ]
    ti,hwmods: "mmc1"
    ti,dual-volt: true
    ti,needs-special-reset: true
    dmas: [ *sdma_xbar, 0x0000003d, *sdma_xbar, 0x0000003e ]
    dma-names: [ "tx", "rx" ]
    status: "okay"
    pbias-supply: *pbias_mmc_reg
    pinctrl-names: "default"
    pinctrl-0: *mmc1_pins_default
    vmmc-supply: *evm_3v3_sd
    vmmc_aux-supply: *ldo1_reg
    bus-width: 4
    cd-gpios: [ *gpio6, 0x0000001b, 0x00000001 ]
  mmc@480b4000: &mmc2
    compatible: "ti,omap4-hsmmc"
    reg: [ 0x480b4000, 0x00000400 ]
    interrupts: [ 0x00000000, 0x00000051, 0x00000004 ]
    ti,hwmods: "mmc2"
    ti,needs-special-reset: true
    dmas: [ *sdma_xbar, 0x0000002f, *sdma_xbar, 0x00000030 ]
    dma-names: [ "tx", "rx" ]
    status: "okay"
    pinctrl-names: "default"
    pinctrl-0: *mmc2_pins_default
    vmmc-supply: *evm_3v3_sw
    bus-width: 8
  mmc@480ad000: &mmc3
    compatible: "ti,omap4-hsmmc"
    reg: [ 0x480ad000, 0x00000400 ]
    interrupts: [ 0x00000000, 0x00000059, 0x00000004 ]
    ti,hwmods: "mmc3"
    ti,needs-special-reset: true
    dmas: [ *sdma_xbar, 0x0000004d, *sdma_xbar, 0x0000004e ]
    dma-names: [ "tx", "rx" ]
    status: "disabled"
  mmc@480d1000: &mmc4
    compatible: "ti,omap4-hsmmc"
    reg: [ 0x480d1000, 0x00000400 ]
    interrupts: [ 0x00000000, 0x0000005b, 0x00000004 ]
    ti,hwmods: "mmc4"
    ti,needs-special-reset: true
    dmas: [ *sdma_xbar, 0x00000039, *sdma_xbar, 0x0000003a ]
    dma-names: [ "tx", "rx" ]
    status: "disabled"
  mmu@40d01000: &mmu0_dsp1
    compatible: "ti,dra7-dsp-iommu"
    reg: [ 0x40d01000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000017, 0x00000004 ]
    ti,hwmods: "mmu0_dsp1"
    "#iommu-cells": 0
    ti,syscon-mmuconfig: [ *dsp1_system, 0x00000000 ]
    status: "disabled"
  mmu@40d02000: &mmu1_dsp1
    compatible: "ti,dra7-dsp-iommu"
    reg: [ 0x40d02000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000091, 0x00000004 ]
    ti,hwmods: "mmu1_dsp1"
    "#iommu-cells": 0
    ti,syscon-mmuconfig: [ *dsp1_system, 0x00000001 ]
    status: "disabled"
  mmu@58882000: &mmu_ipu1
    compatible: "ti,dra7-iommu"
    reg: [ 0x58882000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x0000018b, 0x00000004 ]
    ti,hwmods: "mmu_ipu1"
    "#iommu-cells": 0
    ti,iommu-bus-err-back: true
    status: "disabled"
  mmu@55082000: &mmu_ipu2
    compatible: "ti,dra7-iommu"
    reg: [ 0x55082000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x0000018c, 0x00000004 ]
    ti,hwmods: "mmu_ipu2"
    "#iommu-cells": 0
    ti,iommu-bus-err-back: true
    status: "disabled"
  regulator-abb-mpu: &abb_mpu
    compatible: "ti,abb-v3"
    regulator-name: "abb_mpu"
    "#address-cells": 0
    "#size-cells": 0
    clocks: *sys_clkin1
    ti,settling-time: 0x00000032
    ti,clock-cycles: 0x00000010
    reg: [ 0x4ae07ddc, 0x00000004, 0x4ae07de0, 0x00000004, 0x4ae06014, 0x00000004, 0x4a003b20, 0x0000000c, 0x4ae0c158, 0x00000004 ]
    reg-names: [ "setup-address", "control-address", "int-address", "efuse-address", "ldo-address" ]
    ti,tranxdone-status-mask: 0x00000080
    ti,ldovbb-override-mask: 0x00000400
    ti,ldovbb-vset-mask: 0x0000001f
    ti,abb_info: [ 0x00102ca0, 0x00000000, 0x00000000, 0x00000000, 0x02000000, 0x01f00000, 0x0011b340, 0x00000000, 0x00000004, 0x00000000, 0x02000000, 0x01f00000, 0x00127690, 0x00000000, 0x00000008, 0x00000000, 0x02000000, 0x01f00000 ]
  regulator-abb-ivahd: &abb_ivahd
    compatible: "ti,abb-v3"
    regulator-name: "abb_ivahd"
    "#address-cells": 0
    "#size-cells": 0
    clocks: *sys_clkin1
    ti,settling-time: 0x00000032
    ti,clock-cycles: 0x00000010
    reg: [ 0x4ae07e34, 0x00000004, 0x4ae07e24, 0x00000004, 0x4ae06010, 0x00000004, 0x4a0025cc, 0x0000000c, 0x4a002470, 0x00000004 ]
    reg-names: [ "setup-address", "control-address", "int-address", "efuse-address", "ldo-address" ]
    ti,tranxdone-status-mask: 0x40000000
    ti,ldovbb-override-mask: 0x00000400
    ti,ldovbb-vset-mask: 0x0000001f
    ti,abb_info: [ 0x00101918, 0x00000000, 0x00000000, 0x00000000, 0x02000000, 0x01f00000, 0x00118c30, 0x00000000, 0x00000004, 0x00000000, 0x02000000, 0x01f00000, 0x001312d0, 0x00000000, 0x00000008, 0x00000000, 0x02000000, 0x01f00000 ]
  regulator-abb-dspeve: &abb_dspeve
    compatible: "ti,abb-v3"
    regulator-name: "abb_dspeve"
    "#address-cells": 0
    "#size-cells": 0
    clocks: *sys_clkin1
    ti,settling-time: 0x00000032
    ti,clock-cycles: 0x00000010
    reg: [ 0x4ae07e30, 0x00000004, 0x4ae07e20, 0x00000004, 0x4ae06010, 0x00000004, 0x4a0025e0, 0x0000000c, 0x4a00246c, 0x00000004 ]
    reg-names: [ "setup-address", "control-address", "int-address", "efuse-address", "ldo-address" ]
    ti,tranxdone-status-mask: 0x20000000
    ti,ldovbb-override-mask: 0x00000400
    ti,ldovbb-vset-mask: 0x0000001f
    ti,abb_info: [ 0x00101918, 0x00000000, 0x00000000, 0x00000000, 0x02000000, 0x01f00000, 0x00118c30, 0x00000000, 0x00000004, 0x00000000, 0x02000000, 0x01f00000, 0x001312d0, 0x00000000, 0x00000008, 0x00000000, 0x02000000, 0x01f00000 ]
  regulator-abb-gpu: &abb_gpu
    compatible: "ti,abb-v3"
    regulator-name: "abb_gpu"
    "#address-cells": 0
    "#size-cells": 0
    clocks: *sys_clkin1
    ti,settling-time: 0x00000032
    ti,clock-cycles: 0x00000010
    reg: [ 0x4ae07de4, 0x00000004, 0x4ae07de8, 0x00000004, 0x4ae06010, 0x00000004, 0x4a003b08, 0x0000000c, 0x4ae0c154, 0x00000004 ]
    reg-names: [ "setup-address", "control-address", "int-address", "efuse-address", "ldo-address" ]
    ti,tranxdone-status-mask: 0x10000000
    ti,ldovbb-override-mask: 0x00000400
    ti,ldovbb-vset-mask: 0x0000001f
    ti,abb_info: [ 0x0010a1d0, 0x00000000, 0x00000000, 0x00000000, 0x02000000, 0x01f00000, 0x00127690, 0x00000000, 0x00000004, 0x00000000, 0x02000000, 0x01f00000, 0x00138800, 0x00000000, 0x00000008, 0x00000000, 0x02000000, 0x01f00000 ]
  spi@48098000: &mcspi1
    compatible: "ti,omap4-mcspi"
    reg: [ 0x48098000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000003c, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "mcspi1"
    ti,spi-num-cs: 4
    dmas: [ *sdma_xbar, 0x00000023, *sdma_xbar, 0x00000024, *sdma_xbar, 0x00000025, *sdma_xbar, 0x00000026, *sdma_xbar, 0x00000027, *sdma_xbar, 0x00000028, *sdma_xbar, 0x00000029, *sdma_xbar, 0x0000002a ]
    dma-names: [ "tx0", "rx0", "tx1", "rx1", "tx2", "rx2", "tx3", "rx3" ]
    status: "okay"
  spi@4809a000: &mcspi2
    compatible: "ti,omap4-mcspi"
    reg: [ 0x4809a000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000003d, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "mcspi2"
    ti,spi-num-cs: 2
    dmas: [ *sdma_xbar, 0x0000002b, *sdma_xbar, 0x0000002c, *sdma_xbar, 0x0000002d, *sdma_xbar, 0x0000002e ]
    dma-names: [ "tx0", "rx0", "tx1", "rx1" ]
    status: "okay"
  spi@480b8000: &mcspi3
    compatible: "ti,omap4-mcspi"
    reg: [ 0x480b8000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x00000056, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "mcspi3"
    ti,spi-num-cs: 2
    dmas: [ *sdma_xbar, 0x0000000f, *sdma_xbar, 0x00000010 ]
    dma-names: [ "tx0", "rx0" ]
    status: "disabled"
  spi@480ba000: &mcspi4
    compatible: "ti,omap4-mcspi"
    reg: [ 0x480ba000, 0x00000200 ]
    interrupts: [ 0x00000000, 0x0000002b, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "mcspi4"
    ti,spi-num-cs: 1
    dmas: [ *sdma_xbar, 0x00000046, *sdma_xbar, 0x00000047 ]
    dma-names: [ "tx0", "rx0" ]
    status: "disabled"
  qspi@4b300000: &qspi
    compatible: "ti,dra7xxx-qspi"
    reg: [ 0x4b300000, 0x00000100, 0x5c000000, 0x04000000 ]
    reg-names: [ "qspi_base", "qspi_mmap" ]
    syscon-chipselects: [ *scm_conf, 0x00000558 ]
    "#address-cells": 1
    "#size-cells": 0
    ti,hwmods: "qspi"
    clocks: *qspi_gfclk_div
    clock-names: "fck"
    num-cs: 4
    interrupts: [ 0x00000000, 0x00000157, 0x00000004 ]
    status: "okay"
    spi-max-frequency: 0x0493e000
    m25p80@0:
      compatible: "s25fl256s1"
      spi-max-frequency: 0x0493e000
      reg: 0
      spi-tx-bus-width: 1
      spi-rx-bus-width: 4
      "#address-cells": 1
      "#size-cells": 1
      partition@0:
        label: "QSPI.SPL"
        reg: [ 0x00000000, 0x00010000 ]
      partition@1:
        label: "QSPI.SPL.backup1"
        reg: [ 0x00010000, 0x00010000 ]
      partition@2:
        label: "QSPI.SPL.backup2"
        reg: [ 0x00020000, 0x00010000 ]
      partition@3:
        label: "QSPI.SPL.backup3"
        reg: [ 0x00030000, 0x00010000 ]
      partition@4:
        label: "QSPI.u-boot"
        reg: [ 0x00040000, 0x00100000 ]
      partition@5:
        label: "QSPI.u-boot-spl-os"
        reg: [ 0x00140000, 0x00080000 ]
      partition@6:
        label: "QSPI.u-boot-env"
        reg: [ 0x001c0000, 0x00010000 ]
      partition@7:
        label: "QSPI.u-boot-env.backup1"
        reg: [ 0x001d0000, 0x00010000 ]
      partition@8:
        label: "QSPI.kernel"
        reg: [ 0x001e0000, 0x00800000 ]
      partition@9:
        label: "QSPI.file-system"
        reg: [ 0x009e0000, 0x01620000 ]
  ocp2scp@4a090000:
    compatible: "ti,omap-ocp2scp"
    "#address-cells": 1
    "#size-cells": 1
    ranges: true
    reg: [ 0x4a090000, 0x00000020 ]
    ti,hwmods: "ocp2scp3"
    phy@4A096000: &sata_phy
      compatible: "ti,phy-pipe3-sata"
      reg: [ 0x4a096000, 0x00000080, 0x4a096400, 0x00000064, 0x4a096800, 0x00000040 ]
      reg-names: [ "phy_rx", "phy_tx", "pll_ctrl" ]
      syscon-phy-power: [ *scm_conf, 0x00000374 ]
      clocks: [ *sys_clkin1, *sata_ref_clk ]
      clock-names: [ "sysclk", "refclk" ]
      syscon-pllreset: [ *scm_conf, 0x000003fc ]
      "#phy-cells": 0
    pciephy@4a094000: &pcie1_phy
      compatible: "ti,phy-pipe3-pcie"
      reg: [ 0x4a094000, 0x00000080, 0x4a094400, 0x00000064 ]
      reg-names: [ "phy_rx", "phy_tx" ]
      syscon-phy-power: [ *scm_conf_pcie, 0x0000001c ]
      syscon-pcs: [ *scm_conf_pcie, 0x00000010 ]
      clocks: [ *dpll_pcie_ref_ck, *dpll_pcie_ref_m2ldo_ck, *optfclk_pciephy1_32khz, *optfclk_pciephy1_clk, *optfclk_pciephy1_div_clk, *optfclk_pciephy_div, *sys_clkin1 ]
      clock-names: [ "dpll_ref", "dpll_ref_m2", "wkupclk", "refclk", "div-clk", "phy-div", "sysclk" ]
      "#phy-cells": 0
    pciephy@4a095000: &pcie2_phy
      compatible: "ti,phy-pipe3-pcie"
      reg: [ 0x4a095000, 0x00000080, 0x4a095400, 0x00000064 ]
      reg-names: [ "phy_rx", "phy_tx" ]
      syscon-phy-power: [ *scm_conf_pcie, 0x00000020 ]
      syscon-pcs: [ *scm_conf_pcie, 0x00000010 ]
      clocks: [ *dpll_pcie_ref_ck, *dpll_pcie_ref_m2ldo_ck, *optfclk_pciephy2_32khz, *optfclk_pciephy2_clk, *optfclk_pciephy2_div_clk, *optfclk_pciephy_div, *sys_clkin1 ]
      clock-names: [ "dpll_ref", "dpll_ref_m2", "wkupclk", "refclk", "div-clk", "phy-div", "sysclk" ]
      "#phy-cells": 0
      status: "disabled"
  sata@4a141100: &sata
    compatible: "snps,dwc-ahci"
    reg: [ 0x4a140000, 0x00001100, 0x4a141100, 0x00000007 ]
    interrupts: [ 0x00000000, 0x00000031, 0x00000004 ]
    phys: *sata_phy
    phy-names: "sata-phy"
    clocks: *sata_ref_clk
    ti,hwmods: "sata"
    ports-implemented: 1
  rtc@48838000: &rtc
    compatible: "ti,am3352-rtc"
    reg: [ 0x48838000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x000000d9, 0x00000004, 0x00000000, 0x000000d9, 0x00000004 ]
    ti,hwmods: "rtcss"
    clocks: *sys_32k_ck
  ocp2scp@4a080000:
    compatible: "ti,omap-ocp2scp"
    "#address-cells": 1
    "#size-cells": 1
    ranges: true
    reg: [ 0x4a080000, 0x00000020 ]
    ti,hwmods: "ocp2scp1"
    phy@4a084000: &usb2_phy1
      compatible: [ "ti,dra7x-usb2", "ti,omap-usb2" ]
      reg: [ 0x4a084000, 0x00000400 ]
      syscon-phy-power: [ *scm_conf, 0x00000300 ]
      clocks: [ *usb_phy1_always_on_clk32k, *usb_otg_ss1_refclk960m ]
      clock-names: [ "wkupclk", "refclk" ]
      "#phy-cells": 0
      phy-supply: *ldousb_reg
    phy@4a085000: &usb2_phy2
      compatible: [ "ti,dra7x-usb2-phy2", "ti,omap-usb2" ]
      reg: [ 0x4a085000, 0x00000400 ]
      syscon-phy-power: [ *scm_conf, 0x00000e74 ]
      clocks: [ *usb_phy2_always_on_clk32k, *usb_otg_ss2_refclk960m ]
      clock-names: [ "wkupclk", "refclk" ]
      "#phy-cells": 0
      phy-supply: *ldousb_reg
    phy@4a084400: &usb3_phy1
      compatible: "ti,omap-usb3"
      reg: [ 0x4a084400, 0x00000080, 0x4a084800, 0x00000064, 0x4a084c00, 0x00000040 ]
      reg-names: [ "phy_rx", "phy_tx", "pll_ctrl" ]
      syscon-phy-power: [ *scm_conf, 0x00000370 ]
      clocks: [ *usb_phy3_always_on_clk32k, *sys_clkin1, *usb_otg_ss1_refclk960m ]
      clock-names: [ "wkupclk", "sysclk", "refclk" ]
      "#phy-cells": 0
  omap_dwc3_1@48880000: &omap_dwc3_1
    compatible: "ti,dwc3"
    ti,hwmods: "usb_otg_ss1"
    reg: [ 0x48880000, 0x00010000 ]
    interrupts: [ 0x00000000, 0x00000048, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 1
    utmi-mode: 2
    ranges: true
    extcon: *extcon_usb1
    usb@48890000: &usb1
      compatible: "snps,dwc3"
      reg: [ 0x48890000, 0x00017000 ]
      interrupts: [ 0x00000000, 0x00000047, 0x00000004, 0x00000000, 0x00000047, 0x00000004, 0x00000000, 0x00000048, 0x00000004 ]
      interrupt-names: [ "peripheral", "host", "otg" ]
      phys: [ *usb2_phy1, *usb3_phy1 ]
      phy-names: [ "usb2-phy", "usb3-phy" ]
      maximum-speed: "super-speed"
      dr_mode: "otg"
      snps,dis_u3_susphy_quirk: true
      snps,dis_u2_susphy_quirk: true
      extcon: *extcon_usb1
  omap_dwc3_2@488c0000: &omap_dwc3_2
    compatible: "ti,dwc3"
    ti,hwmods: "usb_otg_ss2"
    reg: [ 0x488c0000, 0x00010000 ]
    interrupts: [ 0x00000000, 0x00000057, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 1
    utmi-mode: 2
    ranges: true
    extcon: *extcon_usb2
    usb@488d0000: &usb2
      compatible: "snps,dwc3"
      reg: [ 0x488d0000, 0x00017000 ]
      interrupts: [ 0x00000000, 0x00000049, 0x00000004, 0x00000000, 0x00000049, 0x00000004, 0x00000000, 0x00000057, 0x00000004 ]
      interrupt-names: [ "peripheral", "host", "otg" ]
      phys: *usb2_phy2
      phy-names: "usb2-phy"
      maximum-speed: "high-speed"
      dr_mode: "host"
      snps,dis_u3_susphy_quirk: true
      snps,dis_u2_susphy_quirk: true
  omap_dwc3_3@48900000: &omap_dwc3_3
    compatible: "ti,dwc3"
    ti,hwmods: "usb_otg_ss3"
    reg: [ 0x48900000, 0x00010000 ]
    interrupts: [ 0x00000000, 0x00000158, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 1
    utmi-mode: 2
    ranges: true
    status: "disabled"
    usb@48910000: &usb3
      compatible: "snps,dwc3"
      reg: [ 0x48910000, 0x00017000 ]
      interrupts: [ 0x00000000, 0x00000058, 0x00000004, 0x00000000, 0x00000058, 0x00000004, 0x00000000, 0x00000158, 0x00000004 ]
      interrupt-names: [ "peripheral", "host", "otg" ]
      maximum-speed: "high-speed"
      dr_mode: "otg"
      snps,dis_u3_susphy_quirk: true
      snps,dis_u2_susphy_quirk: true
  elm@48078000: &elm
    compatible: "ti,am3352-elm"
    reg: [ 0x48078000, 0x00000fc0 ]
    interrupts: [ 0, 1, 4 ]
    ti,hwmods: "elm"
    status: "okay"
  gpmc@50000000: &gpmc
    compatible: "ti,am3352-gpmc"
    ti,hwmods: "gpmc"
    reg: [ 0x50000000, 0x0000037c ]
    interrupts: [ 0x00000000, 0x0000000f, 0x00000004 ]
    dmas: [ *edma_xbar, 0x00000004, 0x00000000 ]
    dma-names: "rxtx"
    gpmc,num-cs: 8
    gpmc,num-waitpins: 2
    "#address-cells": 2
    "#size-cells": 1
    interrupt-controller: true
    "#interrupt-cells": 2
    gpio-controller: true
    "#gpio-cells": 2
    status: "disabled"
    ranges: [ 0x00000000, 0x00000000, 0x08000000, 0x01000000 ]
    nand@0,0:
      compatible: "ti,omap2-nand"
      reg: [ 0, 0, 4 ]
      interrupt-parent: *gpmc
      interrupts: [ 0, 0, 1, 0 ]
      rb-gpios: [ *gpmc, 0x00000000, 0x00000000 ]
      ti,nand-ecc-opt: "bch8"
      ti,elm-id: *elm
      nand-bus-width: 0x00000010
      gpmc,device-width: 2
      gpmc,sync-clk-ps: 0
      gpmc,cs-on-ns: 0
      gpmc,cs-rd-off-ns: 0x00000050
      gpmc,cs-wr-off-ns: 0x00000050
      gpmc,adv-on-ns: 0
      gpmc,adv-rd-off-ns: 0x0000003c
      gpmc,adv-wr-off-ns: 0x0000003c
      gpmc,we-on-ns: 0x0000000a
      gpmc,we-off-ns: 0x00000032
      gpmc,oe-on-ns: 4
      gpmc,oe-off-ns: 0x00000028
      gpmc,access-ns: 0x00000028
      gpmc,wr-access-ns: 0x00000050
      gpmc,rd-cycle-ns: 0x00000050
      gpmc,wr-cycle-ns: 0x00000050
      gpmc,bus-turnaround-ns: 0
      gpmc,cycle2cycle-delay-ns: 0
      gpmc,clk-activation-ns: 0
      gpmc,wr-data-mux-bus-ns: 0
      "#address-cells": 1
      "#size-cells": 1
      partition@0:
        label: "NAND.SPL"
        reg: [ 0x00000000, 0x00020000 ]
      partition@1:
        label: "NAND.SPL.backup1"
        reg: [ 0x00020000, 0x00020000 ]
      partition@2:
        label: "NAND.SPL.backup2"
        reg: [ 0x00040000, 0x00020000 ]
      partition@3:
        label: "NAND.SPL.backup3"
        reg: [ 0x00060000, 0x00020000 ]
      partition@4:
        label: "NAND.u-boot-spl-os"
        reg: [ 0x00080000, 0x00040000 ]
      partition@5:
        label: "NAND.u-boot"
        reg: [ 0x000c0000, 0x00100000 ]
      partition@6:
        label: "NAND.u-boot-env"
        reg: [ 0x001c0000, 0x00020000 ]
      partition@7:
        label: "NAND.u-boot-env.backup1"
        reg: [ 0x001e0000, 0x00020000 ]
      partition@8:
        label: "NAND.kernel"
        reg: [ 0x00200000, 0x00800000 ]
      partition@9:
        label: "NAND.file-system"
        reg: [ 0x00a00000, 0x0f600000 ]
  atl@4843c000: &atl
    compatible: "ti,dra7-atl"
    reg: [ 0x4843c000, 0x000003ff ]
    ti,hwmods: "atl"
    ti,provided-clocks: [ *atl_clkin0_ck, *atl_clkin1_ck, *atl_clkin2_ck, *atl_clkin3_ck ]
    clocks: *atl_gfclk_mux
    clock-names: "fck"
    status: "okay"
    assigned-clocks: [ *abe_dpll_sys_clk_mux, *atl_gfclk_mux, *dpll_abe_ck, *dpll_abe_m2x2_ck, *atl_clkin2_ck ]
    assigned-clock-parents: [ *sys_clkin2, *dpll_abe_m2_ck ]
    assigned-clock-rates: [ 0x00000000, 0x00000000, 0x0ac44000, 0x15888000, 0x00562200 ]
    atl2:
      bws: 3
      aws: 4
  mcasp@48460000: &mcasp1
    compatible: "ti,dra7-mcasp-audio"
    ti,hwmods: "mcasp1"
    reg: [ 0x48460000, 0x00002000, 0x45800000, 0x00001000 ]
    reg-names: [ "mpu", "dat" ]
    interrupts: [ 0x00000000, 0x00000068, 0x00000004, 0x00000000, 0x00000067, 0x00000004 ]
    interrupt-names: [ "tx", "rx" ]
    dmas: [ *edma_xbar, 0x00000081, 0x00000001, *edma_xbar, 0x00000080, 0x00000001 ]
    dma-names: [ "tx", "rx" ]
    clocks: [ *mcasp1_aux_gfclk_mux, *mcasp1_ahclkx_mux, *mcasp1_ahclkr_mux ]
    clock-names: [ "fck", "ahclkx", "ahclkr" ]
    status: "disabled"
  mcasp@48464000: &mcasp2
    compatible: "ti,dra7-mcasp-audio"
    ti,hwmods: "mcasp2"
    reg: [ 0x48464000, 0x00002000, 0x45c00000, 0x00001000 ]
    reg-names: [ "mpu", "dat" ]
    interrupts: [ 0x00000000, 0x00000095, 0x00000004, 0x00000000, 0x00000094, 0x00000004 ]
    interrupt-names: [ "tx", "rx" ]
    dmas: [ *edma_xbar, 0x00000083, 0x00000001, *edma_xbar, 0x00000082, 0x00000001 ]
    dma-names: [ "tx", "rx" ]
    clocks: [ *mcasp2_aux_gfclk_mux, *mcasp2_ahclkx_mux, *mcasp2_ahclkr_mux ]
    clock-names: [ "fck", "ahclkx", "ahclkr" ]
    status: "disabled"
  mcasp@48468000: &mcasp3
    compatible: "ti,dra7-mcasp-audio"
    ti,hwmods: "mcasp3"
    reg: [ 0x48468000, 0x00002000, 0x46000000, 0x00001000 ]
    reg-names: [ "mpu", "dat" ]
    interrupts: [ 0x00000000, 0x00000097, 0x00000004, 0x00000000, 0x00000096, 0x00000004 ]
    interrupt-names: [ "tx", "rx" ]
    dmas: [ *edma_xbar, 0x00000085, 0x00000001, *edma_xbar, 0x00000084, 0x00000001 ]
    dma-names: [ "tx", "rx" ]
    clocks: [ *mcasp3_aux_gfclk_mux, *mcasp3_ahclkx_mux ]
    clock-names: [ "fck", "ahclkx" ]
    status: "okay"
    "#sound-dai-cells": 0
    assigned-clocks: *mcasp3_ahclkx_mux
    assigned-clock-parents: *atl_clkin2_ck
    op-mode: 0
    tdm-slots: 2
    serial-dir: [ 1, 2, 0, 0 ]
    tx-num-evt: 0x00000020
    rx-num-evt: 0x00000020
  mcasp@4846c000: &mcasp4
    compatible: "ti,dra7-mcasp-audio"
    ti,hwmods: "mcasp4"
    reg: [ 0x4846c000, 0x00002000, 0x48436000, 0x00001000 ]
    reg-names: [ "mpu", "dat" ]
    interrupts: [ 0x00000000, 0x00000099, 0x00000004, 0x00000000, 0x00000098, 0x00000004 ]
    interrupt-names: [ "tx", "rx" ]
    dmas: [ *edma_xbar, 0x00000087, 0x00000001, *edma_xbar, 0x00000086, 0x00000001 ]
    dma-names: [ "tx", "rx" ]
    clocks: [ *mcasp4_aux_gfclk_mux, *mcasp4_ahclkx_mux ]
    clock-names: [ "fck", "ahclkx" ]
    status: "disabled"
  mcasp@48470000: &mcasp5
    compatible: "ti,dra7-mcasp-audio"
    ti,hwmods: "mcasp5"
    reg: [ 0x48470000, 0x00002000, 0x4843a000, 0x00001000 ]
    reg-names: [ "mpu", "dat" ]
    interrupts: [ 0x00000000, 0x0000009b, 0x00000004, 0x00000000, 0x0000009a, 0x00000004 ]
    interrupt-names: [ "tx", "rx" ]
    dmas: [ *edma_xbar, 0x00000089, 0x00000001, *edma_xbar, 0x00000088, 0x00000001 ]
    dma-names: [ "tx", "rx" ]
    clocks: [ *mcasp5_aux_gfclk_mux, *mcasp5_ahclkx_mux ]
    clock-names: [ "fck", "ahclkx" ]
    status: "disabled"
  mcasp@48474000: &mcasp6
    compatible: "ti,dra7-mcasp-audio"
    ti,hwmods: "mcasp6"
    reg: [ 0x48474000, 0x00002000, 0x4844c000, 0x00001000 ]
    reg-names: [ "mpu", "dat" ]
    interrupts: [ 0x00000000, 0x0000009d, 0x00000004, 0x00000000, 0x0000009c, 0x00000004 ]
    interrupt-names: [ "tx", "rx" ]
    dmas: [ *edma_xbar, 0x0000008b, 0x00000001, *edma_xbar, 0x0000008a, 0x00000001 ]
    dma-names: [ "tx", "rx" ]
    clocks: [ *mcasp6_aux_gfclk_mux, *mcasp6_ahclkx_mux ]
    clock-names: [ "fck", "ahclkx" ]
    status: "disabled"
  mcasp@48478000: &mcasp7
    compatible: "ti,dra7-mcasp-audio"
    ti,hwmods: "mcasp7"
    reg: [ 0x48478000, 0x00002000, 0x48450000, 0x00001000 ]
    reg-names: [ "mpu", "dat" ]
    interrupts: [ 0x00000000, 0x0000009f, 0x00000004, 0x00000000, 0x0000009e, 0x00000004 ]
    interrupt-names: [ "tx", "rx" ]
    dmas: [ *edma_xbar, 0x0000008d, 0x00000001, *edma_xbar, 0x0000008c, 0x00000001 ]
    dma-names: [ "tx", "rx" ]
    clocks: [ *mcasp7_aux_gfclk_mux, *mcasp7_ahclkx_mux ]
    clock-names: [ "fck", "ahclkx" ]
    status: "disabled"
  mcasp@4847c000: &mcasp8
    compatible: "ti,dra7-mcasp-audio"
    ti,hwmods: "mcasp8"
    reg: [ 0x4847c000, 0x00002000, 0x48454000, 0x00001000 ]
    reg-names: [ "mpu", "dat" ]
    interrupts: [ 0x00000000, 0x000000a1, 0x00000004, 0x00000000, 0x000000a0, 0x00000004 ]
    interrupt-names: [ "tx", "rx" ]
    dmas: [ *edma_xbar, 0x0000008f, 0x00000001, *edma_xbar, 0x0000008e, 0x00000001 ]
    dma-names: [ "tx", "rx" ]
    clocks: [ *mcasp8_aux_gfclk_mux, *mcasp8_ahclkx_mux ]
    clock-names: [ "fck", "ahclkx" ]
    status: "disabled"
  crossbar@4a002a48: &crossbar_mpu
    compatible: "ti,irq-crossbar"
    reg: [ 0x4a002a48, 0x00000130 ]
    interrupt-controller: true
    interrupt-parent: *wakeupgen
    "#interrupt-cells": 3
    ti,max-irqs: 0x000000a0
    ti,max-crossbar-sources: 0x00000190
    ti,reg-size: 2
    ti,irqs-reserved: [ 0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000005, 0x00000006, 0x00000083, 0x00000084 ]
    ti,irqs-skip: [ 0x0000000a, 0x00000085, 0x0000008b, 0x0000008c ]
    ti,irqs-safe-map: 0
  ethernet@48484000: &mac
    compatible: [ "ti,dra7-cpsw", "ti,cpsw" ]
    ti,hwmods: "gmac"
    clocks: [ *gmac_main_clk, *gmac_rft_clk_mux ]
    clock-names: [ "fck", "cpts" ]
    cpdma_channels: 8
    ale_entries: 0x00000400
    bd_ram_size: 0x00002000
    mac_control: 0x00000020
    slaves: 2
    active_slave: 0
    cpts_clock_mult: 0x784cfe14
    cpts_clock_shift: 0x0000001d
    reg: [ 0x48484000, 0x00001000, 0x48485200, 0x00002e00 ]
    "#address-cells": 1
    "#size-cells": 1
    ti,no-idle: true
    interrupts: [ 0x00000000, 0x0000014e, 0x00000004, 0x00000000, 0x0000014f, 0x00000004, 0x00000000, 0x00000150, 0x00000004, 0x00000000, 0x00000151, 0x00000004 ]
    ranges: true
    syscon: *scm_conf
    status: "okay"
    dual_emac: true
    mdio@48485000: &davinci_mdio
      compatible: [ "ti,cpsw-mdio", "ti,davinci_mdio" ]
      "#address-cells": 1
      "#size-cells": 0
      ti,hwmods: "davinci_mdio"
      bus_freq: 0x000f4240
      reg: [ 0x48485000, 0x00000100 ]
    slave@48480200: &cpsw_emac0
      mac-address: !int8 [ 0, 0, 0, 0, 0, 0 ]
      phy_id: [ *davinci_mdio, 0x00000002 ]
      phy-mode: "rgmii"
      dual_emac_res_vlan: 1
    slave@48480300: &cpsw_emac1
      mac-address: !int8 [ 0, 0, 0, 0, 0, 0 ]
      phy_id: [ *davinci_mdio, 0x00000003 ]
      phy-mode: "rgmii"
      dual_emac_res_vlan: 2
    cpsw-phy-sel@4a002554: &phy_sel
      compatible: "ti,dra7xx-cpsw-phy-sel"
      reg: [ 0x4a002554, 0x00000004 ]
      reg-names: "gmii-sel"
  can@481cc000: &dcan1
    compatible: "ti,dra7-d_can"
    ti,hwmods: "dcan1"
    reg: [ 0x4ae3c000, 0x00002000 ]
    syscon-raminit: [ *scm_conf, 0x00000558, 0x00000000 ]
    interrupts: [ 0x00000000, 0x000000de, 0x00000004 ]
    clocks: *dcan1_sys_clk_mux
    status: "ok"
    pinctrl-names: [ "default", "sleep", "active" ]
    pinctrl-0: *dcan1_pins_sleep
    pinctrl-1: *dcan1_pins_sleep
    pinctrl-2: *dcan1_pins_default
  can@481d0000: &dcan2
    compatible: "ti,dra7-d_can"
    ti,hwmods: "dcan2"
    reg: [ 0x48480000, 0x00002000 ]
    syscon-raminit: [ *scm_conf, 0x00000558, 0x00000001 ]
    interrupts: [ 0x00000000, 0x000000e1, 0x00000004 ]
    clocks: *sys_clkin1
    status: "disabled"
  dss@58000000: &dss
    compatible: "ti,dra7-dss"
    status: "disabled"
    ti,hwmods: "dss_core"
    syscon-pll-ctrl: [ *scm_conf, 0x00000538 ]
    "#address-cells": 1
    "#size-cells": 1
    ranges: true
    reg: [ 0x58000000, 0x00000080, 0x58004054, 0x00000004, 0x58004300, 0x00000020, 0x58009054, 0x00000004, 0x58009300, 0x00000020 ]
    reg-names: [ "dss", "pll1_clkctrl", "pll1", "pll2_clkctrl", "pll2" ]
    clocks: [ *dss_dss_clk, *dss_video1_clk, *dss_video2_clk ]
    clock-names: [ "fck", "video1_clk", "video2_clk" ]
    dispc@58001000:
      compatible: "ti,dra7-dispc"
      reg: [ 0x58001000, 0x00001000 ]
      interrupts: [ 0x00000000, 0x00000014, 0x00000004 ]
      ti,hwmods: "dss_dispc"
      clocks: *dss_dss_clk
      clock-names: "fck"
      syscon-pol: [ *scm_conf, 0x00000534 ]
    encoder@58060000: &hdmi
      compatible: "ti,dra7-hdmi"
      reg: [ 0x58040000, 0x00000200, 0x58040200, 0x00000080, 0x58040300, 0x00000080, 0x58060000, 0x00019000 ]
      reg-names: [ "wp", "pll", "phy", "core" ]
      interrupts: [ 0x00000000, 0x00000060, 0x00000004 ]
      status: "disabled"
      ti,hwmods: "dss_hdmi"
      clocks: [ *dss_48mhz_clk, *dss_hdmi_clk ]
      clock-names: [ "fck", "sys_clk" ]
  epwmss@4843e000: &epwmss0
    compatible: [ "ti,dra746-pwmss", "ti,am33xx-pwmss" ]
    reg: [ 0x4843e000, 0x00000030 ]
    ti,hwmods: "epwmss0"
    "#address-cells": 1
    "#size-cells": 1
    status: "disabled"
    ranges: true
    pwm@4843e200: &ehrpwm0
      compatible: [ "ti,dra746-ehrpwm", "ti,am3352-ehrpwm" ]
      "#pwm-cells": 3
      reg: [ 0x4843e200, 0x00000080 ]
      clocks: [ *ehrpwm0_tbclk, *l4_root_clk_div ]
      clock-names: [ "tbclk", "fck" ]
      status: "disabled"
    ecap@4843e100: &ecap0
      compatible: [ "ti,dra746-ecap", "ti,am3352-ecap" ]
      "#pwm-cells": 3
      reg: [ 0x4843e100, 0x00000080 ]
      clocks: *l4_root_clk_div
      clock-names: "fck"
      status: "disabled"
  epwmss@48440000: &epwmss1
    compatible: [ "ti,dra746-pwmss", "ti,am33xx-pwmss" ]
    reg: [ 0x48440000, 0x00000030 ]
    ti,hwmods: "epwmss1"
    "#address-cells": 1
    "#size-cells": 1
    status: "disabled"
    ranges: true
    pwm@48440200: &ehrpwm1
      compatible: [ "ti,dra746-ehrpwm", "ti,am3352-ehrpwm" ]
      "#pwm-cells": 3
      reg: [ 0x48440200, 0x00000080 ]
      clocks: [ *ehrpwm1_tbclk, *l4_root_clk_div ]
      clock-names: [ "tbclk", "fck" ]
      status: "disabled"
    ecap@48440100: &ecap1
      compatible: [ "ti,dra746-ecap", "ti,am3352-ecap" ]
      "#pwm-cells": 3
      reg: [ 0x48440100, 0x00000080 ]
      clocks: *l4_root_clk_div
      clock-names: "fck"
      status: "disabled"
  epwmss@48442000: &epwmss2
    compatible: [ "ti,dra746-pwmss", "ti,am33xx-pwmss" ]
    reg: [ 0x48442000, 0x00000030 ]
    ti,hwmods: "epwmss2"
    "#address-cells": 1
    "#size-cells": 1
    status: "disabled"
    ranges: true
    pwm@48442200: &ehrpwm2
      compatible: [ "ti,dra746-ehrpwm", "ti,am3352-ehrpwm" ]
      "#pwm-cells": 3
      reg: [ 0x48442200, 0x00000080 ]
      clocks: [ *ehrpwm2_tbclk, *l4_root_clk_div ]
      clock-names: [ "tbclk", "fck" ]
      status: "disabled"
    ecap@48442100: &ecap2
      compatible: [ "ti,dra746-ecap", "ti,am3352-ecap" ]
      "#pwm-cells": 3
      reg: [ 0x48442100, 0x00000080 ]
      clocks: *l4_root_clk_div
      clock-names: "fck"
      status: "disabled"
  aes@4b500000: &aes1
    compatible: "ti,omap4-aes"
    ti,hwmods: "aes1"
    reg: [ 0x4b500000, 0x000000a0 ]
    interrupts: [ 0x00000000, 0x00000050, 0x00000004 ]
    dmas: [ *edma_xbar, 0x0000006f, 0x00000000, *edma_xbar, 0x0000006e, 0x00000000 ]
    dma-names: [ "tx", "rx" ]
    clocks: *l3_iclk_div
    clock-names: "fck"
  aes@4b700000: &aes2
    compatible: "ti,omap4-aes"
    ti,hwmods: "aes2"
    reg: [ 0x4b700000, 0x000000a0 ]
    interrupts: [ 0x00000000, 0x0000003b, 0x00000004 ]
    dmas: [ *edma_xbar, 0x00000072, 0x00000000, *edma_xbar, 0x00000071, 0x00000000 ]
    dma-names: [ "tx", "rx" ]
    clocks: *l3_iclk_div
    clock-names: "fck"
  des@480a5000: &des
    compatible: "ti,omap4-des"
    ti,hwmods: "des"
    reg: [ 0x480a5000, 0x000000a0 ]
    interrupts: [ 0x00000000, 0x0000004d, 0x00000004 ]
    dmas: [ *sdma_xbar, 0x00000075, *sdma_xbar, 0x00000074 ]
    dma-names: [ "tx", "rx" ]
    clocks: *l3_iclk_div
    clock-names: "fck"
  sham@53100000: &sham
    compatible: "ti,omap5-sham"
    ti,hwmods: "sham"
    reg: [ 0x4b101000, 0x00000300 ]
    interrupts: [ 0x00000000, 0x0000002e, 0x00000004 ]
    dmas: [ *edma_xbar, 0x00000077, 0x00000000 ]
    dma-names: "rx"
    clocks: *l3_iclk_div
    clock-names: "fck"
  rng@48090000: &rng
    compatible: "ti,omap4-rng"
    ti,hwmods: "rng"
    reg: [ 0x48090000, 0x00002000 ]
    interrupts: [ 0x00000000, 0x0000002f, 0x00000004 ]
    clocks: *l3_iclk_div
    clock-names: "fck"
  dsp_system@41500000: &dsp2_system
    compatible: "syscon"
    reg: [ 0x41500000, 0x00000100 ]
  omap_dwc3_4@48940000: &omap_dwc3_4
    compatible: "ti,dwc3"
    ti,hwmods: "usb_otg_ss4"
    reg: [ 0x48940000, 0x00010000 ]
    interrupts: [ 0x00000000, 0x0000015a, 0x00000004 ]
    "#address-cells": 1
    "#size-cells": 1
    utmi-mode: 2
    ranges: true
    status: "disabled"
    usb@48950000: &usb4
      compatible: "snps,dwc3"
      reg: [ 0x48950000, 0x00017000 ]
      interrupts: [ 0x00000000, 0x00000159, 0x00000004, 0x00000000, 0x00000159, 0x00000004, 0x00000000, 0x0000015a, 0x00000004 ]
      interrupt-names: [ "peripheral", "host", "otg" ]
      maximum-speed: "high-speed"
      dr_mode: "otg"
  mmu@41501000: &mmu0_dsp2
    compatible: "ti,dra7-dsp-iommu"
    reg: [ 0x41501000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000092, 0x00000004 ]
    ti,hwmods: "mmu0_dsp2"
    "#iommu-cells": 0
    ti,syscon-mmuconfig: [ *dsp2_system, 0x00000000 ]
    status: "disabled"
  mmu@41502000: &mmu1_dsp2
    compatible: "ti,dra7-dsp-iommu"
    reg: [ 0x41502000, 0x00000100 ]
    interrupts: [ 0x00000000, 0x00000093, 0x00000004 ]
    ti,hwmods: "mmu1_dsp2"
    "#iommu-cells": 0
    ti,syscon-mmuconfig: [ *dsp2_system, 0x00000001 ]
    status: "disabled"
thermal-zones: &thermal_zones
  cpu_thermal: &cpu_thermal
    polling-delay-passive: 0x000000fa
    polling-delay: 0x000001f4
    thermal-sensors: [ *bandgap, 0x00000000 ]
    coefficients: [ 0x00000000, 0x000007d0 ]
    trips: &cpu_trips
      cpu_alert: &cpu_alert0
        temperature: 0x000186a0
        hysteresis: 0x000007d0
        type: "passive"
      cpu_crit: &cpu_crit
        temperature: 0x0001d4c0
        hysteresis: 0x000007d0
        type: "critical"
    cooling-maps: &cpu_cooling_maps
      map0:
        trip: *cpu_alert0
        cooling-device: [ *cpu0, 0xffffffff, 0xffffffff ]
  gpu_thermal: &gpu_thermal
    polling-delay-passive: 0x000000fa
    polling-delay: 0x000001f4
    thermal-sensors: [ *bandgap, 0x00000001 ]
    coefficients: [ 0x00000000, 0x000007d0 ]
    trips:
      gpu_crit: &gpu_crit
        temperature: 0x0001e848
        hysteresis: 0x000007d0
        type: "critical"
  core_thermal: &core_thermal
    polling-delay-passive: 0x000000fa
    polling-delay: 0x000001f4
    thermal-sensors: [ *bandgap, 0x00000002 ]
    coefficients: [ 0x00000000, 0x000007d0 ]
    trips:
      core_crit: &core_crit
        temperature: 0x0001e848
        hysteresis: 0x000007d0
        type: "critical"
  dspeve_thermal: &dspeve_thermal
    polling-delay-passive: 0x000000fa
    polling-delay: 0x000001f4
    thermal-sensors: [ *bandgap, 0x00000003 ]
    coefficients: [ 0x00000000, 0x000007d0 ]
    trips:
      dspeve_crit: &dspeve_crit
        temperature: 0x0001e848
        hysteresis: 0x000007d0
        type: "critical"
  iva_thermal: &iva_thermal
    polling-delay-passive: 0x000000fa
    polling-delay: 0x000001f4
    thermal-sensors: [ *bandgap, 0x00000004 ]
    coefficients: [ 0x00000000, 0x000007d0 ]
    trips:
      iva_crit: &iva_crit
        temperature: 0x0001e848
        hysteresis: 0x000007d0
        type: "critical"
pmu:
  compatible: "arm,cortex-a15-pmu"
  interrupt-parent: *wakeupgen
  interrupts: [ 0x00000000, 0x00000083, 0x00000004, 0x00000000, 0x00000084, 0x00000004 ]
memory@0:
  device_type: "memory"
  reg: [ 0x00000000, 0x80000000, 0x00000000, 0x60000000 ]
fixedregulator-sd: &evm_3v3_sd
  compatible: "regulator-fixed"
  regulator-name: "evm_3v3_sd"
  regulator-min-microvolt: 0x00325aa0
  regulator-max-microvolt: 0x00325aa0
  enable-active-high: true
  gpio: [ *pcf_gpio_21, 0x00000005, 0x00000000 ]
fixedregulator-evm_3v3_sw: &evm_3v3_sw
  compatible: "regulator-fixed"
  regulator-name: "evm_3v3_sw"
  vin-supply: *sysen1
  regulator-min-microvolt: 0x00325aa0
  regulator-max-microvolt: 0x00325aa0
fixedregulator-aic_dvdd: &aic_dvdd
  compatible: "regulator-fixed"
  regulator-name: "aic_dvdd"
  vin-supply: *evm_3v3_sw
  regulator-min-microvolt: 0x001b7740
  regulator-max-microvolt: 0x001b7740
extcon_usb1: &extcon_usb1
  compatible: "linux,extcon-usb-gpio"
  id-gpio: [ *pcf_gpio_21, 0x00000001, 0x00000000 ]
extcon_usb2: &extcon_usb2
  compatible: "linux,extcon-usb-gpio"
  id-gpio: [ *pcf_gpio_21, 0x00000002, 0x00000000 ]
fixedregulator-vtt: &vtt_fixed
  compatible: "regulator-fixed"
  regulator-name: "vtt_fixed"
  regulator-min-microvolt: 0x00149970
  regulator-max-microvolt: 0x00149970
  regulator-always-on: true
  regulator-boot-on: true
  enable-active-high: true
  vin-supply: *sysen2
  gpio: [ *gpio7, 0x0000000b, 0x00000000 ]
sound0: &sound0
  compatible: "simple-audio-card"
  simple-audio-card,name: "DRA7xx-EVM"
  simple-audio-card,widgets: [ "Headphone", "Headphone Jack", "Line", "Line Out", "Microphone", "Mic Jack", "Line", "Line In" ]
  simple-audio-card,routing: [ "Headphone Jack", "HPLOUT", "Headphone Jack", "HPROUT", "Line Out", "LLOUT", "Line Out", "RLOUT", "MIC3L", "Mic Jack", "MIC3R", "Mic Jack", "Mic Jack", "Mic Bias", "LINE1L", "Line In", "LINE1R", "Line In" ]
  simple-audio-card,format: "dsp_b"
  simple-audio-card,bitclock-master: *sound0_master
  simple-audio-card,frame-master: *sound0_master
  simple-audio-card,bitclock-inversion: true
  simple-audio-card,cpu: &sound0_master
    sound-dai: *mcasp3
    system-clock-frequency: 0x00562200
  simple-audio-card,codec:
    sound-dai: *tlv320aic3106
    clocks: *atl_clkin2_ck
leds:
  compatible: "gpio-leds"
  led0:
    label: "dra7:usr1"
    gpios: [ *pcf_lcd, 0x00000004, 0x00000001 ]
    default-state: "off"
  led1:
    label: "dra7:usr2"
    gpios: [ *pcf_lcd, 0x00000005, 0x00000001 ]
    default-state: "off"
  led2:
    label: "dra7:usr3"
    gpios: [ *pcf_lcd, 0x00000006, 0x00000001 ]
    default-state: "off"
  led3:
    label: "dra7:usr4"
    gpios: [ *pcf_lcd, 0x00000007, 0x00000001 ]
    default-state: "off"
gpio_keys:
  compatible: "gpio-keys"
  "#address-cells": 1
  "#size-cells": 0
  autorepeat: true
  USER1:
    label: "btnUser1"
    linux,code: 0x00000100
    gpios: [ *pcf_lcd, 0x00000002, 0x00000001 ]
  USER2:
    label: "btnUser2"
    linux,code: 0x00000101
    gpios: [ *pcf_lcd, 0x00000003, 0x00000001 ]
