<stg><name>LinFil</name>


<trans_list>

<trans id="75" from="1" to="2">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:0  %peak_reg_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %peak_reg_1_V_read)

]]></Node>
<StgValue><ssdm name="peak_reg_1_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:1  %peak_reg_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %peak_reg_0_V_read)

]]></Node>
<StgValue><ssdm name="peak_reg_0_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:2  %shift_reg_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_3_V_read)

]]></Node>
<StgValue><ssdm name="shift_reg_3_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:3  %shift_reg_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_2_V_read)

]]></Node>
<StgValue><ssdm name="shift_reg_2_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:4  %shift_reg_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_1_V_read)

]]></Node>
<StgValue><ssdm name="shift_reg_1_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:5  %shift_reg_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_0_V_read)

]]></Node>
<StgValue><ssdm name="shift_reg_0_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:6  %lincoef_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %lincoef_V)

]]></Node>
<StgValue><ssdm name="lincoef_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:7  %data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)

]]></Node>
<StgValue><ssdm name="data_int_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:8  %uncorrectedADC_V = trunc i14 %data_int_V_read to i12

]]></Node>
<StgValue><ssdm name="uncorrectedADC_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:9  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %lincoef_V_read, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:10  %icmp = icmp eq i8 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:11  %p_lincoef_V = select i1 %icmp, i24 0, i24 %lincoef_V_read

]]></Node>
<StgValue><ssdm name="p_lincoef_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:12  %base_V = trunc i24 %p_lincoef_V to i12

]]></Node>
<StgValue><ssdm name="base_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:13  %shiftlin_V = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %p_lincoef_V, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="shiftlin_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:14  %mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_lincoef_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:55  %tmp_9 = icmp ugt i18 %peak_reg_0_V_read_1, %peak_reg_1_V_read_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:15  %lhs_V = zext i12 %uncorrectedADC_V to i13

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:16  %rhs_V = zext i12 %base_V to i13

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:17  %r_V_2 = sub i13 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="21" op_0_bw="13">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:18  %lhs_V_1 = sext i13 %r_V_2 to i21

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:19  %rhs_V_1 = zext i8 %mult to i21

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:20  %r_V = mul i21 %rhs_V_1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:26  %tmp = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %shift_reg_3_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="23">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:27  %p_shl4_cast = zext i23 %tmp to i24

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:28  %p_neg = sub i24 0, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:29  %p_neg_cast = sext i24 %p_neg to i25

]]></Node>
<StgValue><ssdm name="p_neg_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:30  %tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %shift_reg_3_V_read_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="20">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:31  %p_shl5 = zext i20 %tmp_1 to i25

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:32  %mul_V = sub i25 %p_neg_cast, %p_shl5

]]></Node>
<StgValue><ssdm name="mul_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:21  %tmp_cast6 = zext i4 %shiftlin_V to i5

]]></Node>
<StgValue><ssdm name="tmp_cast6"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:22  %tmp_2 = add i5 2, %tmp_cast6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:23  %tmp_2_cast = zext i5 %tmp_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:24  %tmp_3 = ashr i21 %r_V, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="21">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:25  %linearizerOutput_V = trunc i21 %tmp_3 to i18

]]></Node>
<StgValue><ssdm name="linearizerOutput_V"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:33  %tmp_28_1 = zext i18 %shift_reg_2_V_read_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:34  %mul_V_1 = mul i25 -35, %tmp_28_1

]]></Node>
<StgValue><ssdm name="mul_V_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:37  %tmp_28_3_cast = zext i18 %shift_reg_0_V_read_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_3_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:38  %p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %shift_reg_0_V_read_1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:39  %mt = sub i23 %p_shl, %tmp_28_3_cast

]]></Node>
<StgValue><ssdm name="mt"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="23">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:40  %mul_V_3_cast = zext i23 %mt to i24

]]></Node>
<StgValue><ssdm name="mul_V_3_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:41  %p_shl1 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %linearizerOutput_V, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:42  %tmp_11 = shl i21 %tmp_3, 3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="21">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:43  %p_shl2 = zext i21 %tmp_11 to i23

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:44  %mul_V_4 = sub i23 %p_shl1, %p_shl2

]]></Node>
<StgValue><ssdm name="mul_V_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="23">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:45  %mul_V_4_cast = zext i23 %mul_V_4 to i24

]]></Node>
<StgValue><ssdm name="mul_V_4_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:46  %tmp1 = add i25 %mul_V_1, %mul_V

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:47  %tmp4 = add i24 %mul_V_4_cast, %mul_V_3_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="22" op_1_bw="18" op_2_bw="4">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:35  %tmp_4 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %shift_reg_1_V_read_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="22">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:36  %mul_V_2_cast = zext i22 %tmp_4 to i25

]]></Node>
<StgValue><ssdm name="mul_V_2_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:48  %tmp4_cast = zext i24 %tmp4 to i25

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:49  %tmp3 = add i25 %mul_V_2_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:50  %acc_V_4 = add i25 %tmp1, %tmp3

]]></Node>
<StgValue><ssdm name="acc_V_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:51  %filterOutput_V_cast5 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %acc_V_4, i32 6, i32 23)

]]></Node>
<StgValue><ssdm name="filterOutput_V_cast5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:52  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %acc_V_4, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:53  %o_filOut_V = select i1 %tmp_12, i18 0, i18 %filterOutput_V_cast5

]]></Node>
<StgValue><ssdm name="o_filOut_V"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:54  %tmp_8 = icmp ult i18 %o_filOut_V, %peak_reg_0_V_read_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:56  %agg_result_peakOut_1 = and i1 %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="agg_result_peakOut_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="127" op_0_bw="127" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:57  %mrv = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } undef, i18 %o_filOut_V, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="127" op_0_bw="127" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:58  %mrv_s = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv, i1 %agg_result_peakOut_1, 1

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="127" op_0_bw="127" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:59  %mrv_1 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_s, i18 %o_filOut_V, 2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="127" op_0_bw="127" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:60  %mrv_2 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_1, i18 %peak_reg_0_V_read_1, 3

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="127" op_0_bw="127" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:61  %mrv_4 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_2, i18 %linearizerOutput_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="127" op_0_bw="127" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:62  %mrv_5 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_4, i18 %shift_reg_0_V_read_1, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="127" op_0_bw="127" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:63  %mrv_6 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_5, i18 %shift_reg_1_V_read_1, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="127" op_0_bw="127" op_1_bw="18">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:64  %mrv_7 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_6, i18 %shift_reg_2_V_read_1, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="127">
<![CDATA[
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:65  ret { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="data_int_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_int_V"/></StgValue>
</port>
<port id="79" name="lincoef_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lincoef_V"/></StgValue>
</port>
<port id="80" name="shift_reg_0_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_0_V_read"/></StgValue>
</port>
<port id="81" name="shift_reg_1_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_1_V_read"/></StgValue>
</port>
<port id="82" name="shift_reg_2_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_2_V_read"/></StgValue>
</port>
<port id="83" name="shift_reg_3_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_3_V_read"/></StgValue>
</port>
<port id="84" name="peak_reg_0_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="peak_reg_0_V_read"/></StgValue>
</port>
<port id="85" name="peak_reg_1_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="peak_reg_1_V_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i18" to="peak_reg_1_V_read_1" fromId="86" toId="5">
</dataflow>
<dataflow id="88" from="peak_reg_1_V_read" to="peak_reg_1_V_read_1" fromId="85" toId="5">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.i18" to="peak_reg_0_V_read_1" fromId="86" toId="6">
</dataflow>
<dataflow id="90" from="peak_reg_0_V_read" to="peak_reg_0_V_read_1" fromId="84" toId="6">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.i18" to="shift_reg_3_V_read_1" fromId="86" toId="7">
</dataflow>
<dataflow id="92" from="shift_reg_3_V_read" to="shift_reg_3_V_read_1" fromId="83" toId="7">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i18" to="shift_reg_2_V_read_1" fromId="86" toId="8">
</dataflow>
<dataflow id="94" from="shift_reg_2_V_read" to="shift_reg_2_V_read_1" fromId="82" toId="8">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i18" to="shift_reg_1_V_read_1" fromId="86" toId="9">
</dataflow>
<dataflow id="96" from="shift_reg_1_V_read" to="shift_reg_1_V_read_1" fromId="81" toId="9">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.i18" to="shift_reg_0_V_read_1" fromId="86" toId="10">
</dataflow>
<dataflow id="98" from="shift_reg_0_V_read" to="shift_reg_0_V_read_1" fromId="80" toId="10">
</dataflow>
<dataflow id="100" from="_ssdm_op_Read.ap_auto.i24" to="lincoef_V_read" fromId="99" toId="11">
</dataflow>
<dataflow id="101" from="lincoef_V" to="lincoef_V_read" fromId="79" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i14" to="data_int_V_read" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="data_int_V" to="data_int_V_read" fromId="78" toId="12">
</dataflow>
<dataflow id="105" from="data_int_V_read" to="uncorrectedADC_V" fromId="12" toId="13">
</dataflow>
<dataflow id="107" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="tmp_6" fromId="106" toId="14">
</dataflow>
<dataflow id="108" from="lincoef_V_read" to="tmp_6" fromId="11" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_109" to="tmp_6" fromId="109" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_111" to="tmp_6" fromId="111" toId="14">
</dataflow>
<dataflow id="113" from="tmp_6" to="icmp" fromId="14" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="icmp" to="p_lincoef_V" fromId="15" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_117" to="p_lincoef_V" fromId="117" toId="16">
</dataflow>
<dataflow id="119" from="lincoef_V_read" to="p_lincoef_V" fromId="11" toId="16">
</dataflow>
<dataflow id="120" from="p_lincoef_V" to="base_V" fromId="16" toId="17">
</dataflow>
<dataflow id="122" from="_ssdm_op_PartSelect.i4.i24.i32.i32" to="shiftlin_V" fromId="121" toId="18">
</dataflow>
<dataflow id="123" from="p_lincoef_V" to="shiftlin_V" fromId="16" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_124" to="shiftlin_V" fromId="124" toId="18">
</dataflow>
<dataflow id="127" from="StgValue_126" to="shiftlin_V" fromId="126" toId="18">
</dataflow>
<dataflow id="128" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="mult" fromId="106" toId="19">
</dataflow>
<dataflow id="129" from="p_lincoef_V" to="mult" fromId="16" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_109" to="mult" fromId="109" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_111" to="mult" fromId="111" toId="19">
</dataflow>
<dataflow id="132" from="peak_reg_0_V_read_1" to="tmp_9" fromId="6" toId="20">
</dataflow>
<dataflow id="133" from="peak_reg_1_V_read_1" to="tmp_9" fromId="5" toId="20">
</dataflow>
<dataflow id="134" from="uncorrectedADC_V" to="lhs_V" fromId="13" toId="21">
</dataflow>
<dataflow id="135" from="base_V" to="rhs_V" fromId="17" toId="22">
</dataflow>
<dataflow id="136" from="lhs_V" to="r_V_2" fromId="21" toId="23">
</dataflow>
<dataflow id="137" from="rhs_V" to="r_V_2" fromId="22" toId="23">
</dataflow>
<dataflow id="138" from="r_V_2" to="lhs_V_1" fromId="23" toId="24">
</dataflow>
<dataflow id="139" from="mult" to="rhs_V_1" fromId="19" toId="25">
</dataflow>
<dataflow id="140" from="rhs_V_1" to="r_V" fromId="25" toId="26">
</dataflow>
<dataflow id="141" from="lhs_V_1" to="r_V" fromId="24" toId="26">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitConcatenate.i23.i18.i5" to="tmp" fromId="142" toId="27">
</dataflow>
<dataflow id="144" from="shift_reg_3_V_read_1" to="tmp" fromId="7" toId="27">
</dataflow>
<dataflow id="146" from="StgValue_145" to="tmp" fromId="145" toId="27">
</dataflow>
<dataflow id="147" from="tmp" to="p_shl4_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_117" to="p_neg" fromId="117" toId="29">
</dataflow>
<dataflow id="149" from="p_shl4_cast" to="p_neg" fromId="28" toId="29">
</dataflow>
<dataflow id="150" from="p_neg" to="p_neg_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="152" from="_ssdm_op_BitConcatenate.i20.i18.i2" to="tmp_1" fromId="151" toId="31">
</dataflow>
<dataflow id="153" from="shift_reg_3_V_read_1" to="tmp_1" fromId="7" toId="31">
</dataflow>
<dataflow id="155" from="StgValue_154" to="tmp_1" fromId="154" toId="31">
</dataflow>
<dataflow id="156" from="tmp_1" to="p_shl5" fromId="31" toId="32">
</dataflow>
<dataflow id="157" from="p_neg_cast" to="mul_V" fromId="30" toId="33">
</dataflow>
<dataflow id="158" from="p_shl5" to="mul_V" fromId="32" toId="33">
</dataflow>
<dataflow id="159" from="shiftlin_V" to="tmp_cast6" fromId="18" toId="34">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_2" fromId="160" toId="35">
</dataflow>
<dataflow id="162" from="tmp_cast6" to="tmp_2" fromId="34" toId="35">
</dataflow>
<dataflow id="163" from="tmp_2" to="tmp_2_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="164" from="r_V" to="tmp_3" fromId="26" toId="37">
</dataflow>
<dataflow id="165" from="tmp_2_cast" to="tmp_3" fromId="36" toId="37">
</dataflow>
<dataflow id="166" from="tmp_3" to="linearizerOutput_V" fromId="37" toId="38">
</dataflow>
<dataflow id="167" from="shift_reg_2_V_read_1" to="tmp_28_1" fromId="8" toId="39">
</dataflow>
<dataflow id="169" from="StgValue_168" to="mul_V_1" fromId="168" toId="40">
</dataflow>
<dataflow id="170" from="tmp_28_1" to="mul_V_1" fromId="39" toId="40">
</dataflow>
<dataflow id="171" from="shift_reg_0_V_read_1" to="tmp_28_3_cast" fromId="10" toId="41">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitConcatenate.i23.i18.i5" to="p_shl" fromId="142" toId="42">
</dataflow>
<dataflow id="173" from="shift_reg_0_V_read_1" to="p_shl" fromId="10" toId="42">
</dataflow>
<dataflow id="174" from="StgValue_145" to="p_shl" fromId="145" toId="42">
</dataflow>
<dataflow id="175" from="p_shl" to="mt" fromId="42" toId="43">
</dataflow>
<dataflow id="176" from="tmp_28_3_cast" to="mt" fromId="41" toId="43">
</dataflow>
<dataflow id="177" from="mt" to="mul_V_3_cast" fromId="43" toId="44">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i23.i18.i5" to="p_shl1" fromId="142" toId="45">
</dataflow>
<dataflow id="179" from="linearizerOutput_V" to="p_shl1" fromId="38" toId="45">
</dataflow>
<dataflow id="180" from="StgValue_145" to="p_shl1" fromId="145" toId="45">
</dataflow>
<dataflow id="181" from="tmp_3" to="tmp_11" fromId="37" toId="46">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp_11" fromId="182" toId="46">
</dataflow>
<dataflow id="184" from="tmp_11" to="p_shl2" fromId="46" toId="47">
</dataflow>
<dataflow id="185" from="p_shl1" to="mul_V_4" fromId="45" toId="48">
</dataflow>
<dataflow id="186" from="p_shl2" to="mul_V_4" fromId="47" toId="48">
</dataflow>
<dataflow id="187" from="mul_V_4" to="mul_V_4_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="188" from="mul_V_1" to="tmp1" fromId="40" toId="50">
</dataflow>
<dataflow id="189" from="mul_V" to="tmp1" fromId="33" toId="50">
</dataflow>
<dataflow id="190" from="mul_V_4_cast" to="tmp4" fromId="49" toId="51">
</dataflow>
<dataflow id="191" from="mul_V_3_cast" to="tmp4" fromId="44" toId="51">
</dataflow>
<dataflow id="193" from="_ssdm_op_BitConcatenate.i22.i18.i4" to="tmp_4" fromId="192" toId="52">
</dataflow>
<dataflow id="194" from="shift_reg_1_V_read_1" to="tmp_4" fromId="9" toId="52">
</dataflow>
<dataflow id="196" from="StgValue_195" to="tmp_4" fromId="195" toId="52">
</dataflow>
<dataflow id="197" from="tmp_4" to="mul_V_2_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="198" from="tmp4" to="tmp4_cast" fromId="51" toId="54">
</dataflow>
<dataflow id="199" from="mul_V_2_cast" to="tmp3" fromId="53" toId="55">
</dataflow>
<dataflow id="200" from="tmp4_cast" to="tmp3" fromId="54" toId="55">
</dataflow>
<dataflow id="201" from="tmp1" to="acc_V_4" fromId="50" toId="56">
</dataflow>
<dataflow id="202" from="tmp3" to="acc_V_4" fromId="55" toId="56">
</dataflow>
<dataflow id="204" from="_ssdm_op_PartSelect.i18.i25.i32.i32" to="filterOutput_V_cast5" fromId="203" toId="57">
</dataflow>
<dataflow id="205" from="acc_V_4" to="filterOutput_V_cast5" fromId="56" toId="57">
</dataflow>
<dataflow id="207" from="StgValue_206" to="filterOutput_V_cast5" fromId="206" toId="57">
</dataflow>
<dataflow id="208" from="StgValue_111" to="filterOutput_V_cast5" fromId="111" toId="57">
</dataflow>
<dataflow id="210" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_12" fromId="209" toId="58">
</dataflow>
<dataflow id="211" from="acc_V_4" to="tmp_12" fromId="56" toId="58">
</dataflow>
<dataflow id="213" from="StgValue_212" to="tmp_12" fromId="212" toId="58">
</dataflow>
<dataflow id="214" from="tmp_12" to="o_filOut_V" fromId="58" toId="59">
</dataflow>
<dataflow id="216" from="StgValue_215" to="o_filOut_V" fromId="215" toId="59">
</dataflow>
<dataflow id="217" from="filterOutput_V_cast5" to="o_filOut_V" fromId="57" toId="59">
</dataflow>
<dataflow id="218" from="o_filOut_V" to="tmp_8" fromId="59" toId="60">
</dataflow>
<dataflow id="219" from="peak_reg_0_V_read_1" to="tmp_8" fromId="6" toId="60">
</dataflow>
<dataflow id="220" from="tmp_8" to="agg_result_peakOut_1" fromId="60" toId="61">
</dataflow>
<dataflow id="221" from="tmp_9" to="agg_result_peakOut_1" fromId="20" toId="61">
</dataflow>
<dataflow id="223" from="StgValue_222" to="mrv" fromId="222" toId="62">
</dataflow>
<dataflow id="224" from="o_filOut_V" to="mrv" fromId="59" toId="62">
</dataflow>
<dataflow id="225" from="mrv" to="mrv_s" fromId="62" toId="63">
</dataflow>
<dataflow id="226" from="agg_result_peakOut_1" to="mrv_s" fromId="61" toId="63">
</dataflow>
<dataflow id="227" from="mrv_s" to="mrv_1" fromId="63" toId="64">
</dataflow>
<dataflow id="228" from="o_filOut_V" to="mrv_1" fromId="59" toId="64">
</dataflow>
<dataflow id="229" from="mrv_1" to="mrv_2" fromId="64" toId="65">
</dataflow>
<dataflow id="230" from="peak_reg_0_V_read_1" to="mrv_2" fromId="6" toId="65">
</dataflow>
<dataflow id="231" from="mrv_2" to="mrv_4" fromId="65" toId="66">
</dataflow>
<dataflow id="232" from="linearizerOutput_V" to="mrv_4" fromId="38" toId="66">
</dataflow>
<dataflow id="233" from="mrv_4" to="mrv_5" fromId="66" toId="67">
</dataflow>
<dataflow id="234" from="shift_reg_0_V_read_1" to="mrv_5" fromId="10" toId="67">
</dataflow>
<dataflow id="235" from="mrv_5" to="mrv_6" fromId="67" toId="68">
</dataflow>
<dataflow id="236" from="shift_reg_1_V_read_1" to="mrv_6" fromId="9" toId="68">
</dataflow>
<dataflow id="237" from="mrv_6" to="mrv_7" fromId="68" toId="69">
</dataflow>
<dataflow id="238" from="shift_reg_2_V_read_1" to="mrv_7" fromId="8" toId="69">
</dataflow>
<dataflow id="239" from="mrv_7" to="StgValue_70" fromId="69" toId="70">
</dataflow>
</dataflows>


</stg>
