<?xml version="1.0" encoding="UTF-8"?>
<XDF name="inc_net_branch">
    <Port kind="Input" name="in_port">
        <Type name="int">
            <Entry kind="Expr" name="size">
                <Expr kind="Literal" literal-kind="Integer" value="16"/>
            </Entry>
        </Type>
    </Port>
    <Port kind="Output" name="out_port">
        <Type name="int">
            <Entry kind="Expr" name="size">
                <Expr kind="Literal" literal-kind="Integer" value="16"/>
            </Entry>
        </Type>
    </Port>
    <Instance id="gen_in_0">
        <Class name="actors.gen_in"/>
    </Instance>
    <Instance id="conv_0_1_0">
        <Class name="actors.conv_0_1"/>
    </Instance>
    <Instance id="maxpool_0_0">
        <Class name="actors.maxpool_0"/>
    </Instance>
    <Instance id="conv_2_4_0">
        <Class name="actors.conv_2_4"/>
    </Instance>
    <Instance id="relu_0_0">
        <Class name="actors.relu_0"/>
    </Instance>
    <Instance id="relu_1_0">
        <Class name="actors.relu_1"/>
    </Instance>
    <Instance id="relu_2_0">
        <Class name="actors.relu_2"/>
    </Instance>
    <Instance id="relu_4_0">
        <Class name="actors.relu_4"/>
    </Instance>
    <Instance id="conv_3_5_0">
        <Class name="actors.conv_3_5"/>
    </Instance>
    <Instance id="concat_0_0">
        <Class name="actors.concat_0"/>
    </Instance>
    <Instance id="relu_3_0">
        <Class name="actors.relu_3"/>
    </Instance>
    <Instance id="relu_5_0">
        <Class name="actors.relu_5"/>
    </Instance>
    <Instance id="conv_6_0">
        <Class name="actors.conv_6"/>
    </Instance>
    <Instance id="relu_6_0">
        <Class name="actors.relu_6"/>
    </Instance>
    <Instance id="maxpool_1_0">
        <Class name="actors.maxpool_1"/>
    </Instance>
    <Instance id="batch_0_0">
        <Class name="actors.batch_0"/>
    </Instance>
    <Instance id="conv_7_8_0">
        <Class name="actors.conv_7_8"/>
    </Instance>
    <Instance id="maxpool_2_0">
        <Class name="actors.maxpool_2"/>
    </Instance>
    <Instance id="conv_9_11_0">
        <Class name="actors.conv_9_11"/>
    </Instance>
    <Instance id="relu_9_0">
        <Class name="actors.relu_9"/>
    </Instance>
    <Instance id="relu_11_0">
        <Class name="actors.relu_11"/>
    </Instance>
    <Instance id="relu_7_0">
        <Class name="actors.relu_7"/>
    </Instance>
    <Instance id="relu_8_0">
        <Class name="actors.relu_8"/>
    </Instance>
    <Instance id="concat_1_0">
        <Class name="actors.concat_1"/>
    </Instance>
    <Instance id="conv_10_12_0">
        <Class name="actors.conv_10_12"/>
    </Instance>
    <Instance id="relu_10">
        <Class name="actors.relu_10"/>
    </Instance>
    <Instance id="relu_12">
        <Class name="actors.relu_12"/>
    </Instance>
    <Instance id="conv_13_0">
        <Class name="actors.conv_13"/>
    </Instance>
    <Instance id="relu_13_0">
        <Class name="actors.relu_13"/>
    </Instance>
    <Instance id="maxpool_3_0">
        <Class name="actors.maxpool_3"/>
    </Instance>
    <Instance id="batch_1_0">
        <Class name="actors.batch_1"/>
    </Instance>
    <Instance id="conv_14_15_0">
        <Class name="actors.conv_14_15"/>
    </Instance>
    <Instance id="maxpool_4_0">
        <Class name="actors.maxpool_4"/>
    </Instance>
    <Instance id="conv_16_18_0">
        <Class name="actors.conv_16_18"/>
    </Instance>
    <Instance id="relu_14_0">
        <Class name="actors.relu_14"/>
    </Instance>
    <Instance id="relu_15_0">
        <Class name="actors.relu_15"/>
    </Instance>
    <Instance id="relu_16_0">
        <Class name="actors.relu_16"/>
    </Instance>
    <Instance id="relu_17_0">
        <Class name="actors.relu_17"/>
    </Instance>
    <Instance id="relu_18_0">
        <Class name="actors.relu_18"/>
    </Instance>
    <Instance id="relu_19_0">
        <Class name="actors.relu_19"/>
    </Instance>
    <Instance id="conv_17_19_0">
        <Class name="actors.conv_17_19"/>
    </Instance>
    <Instance id="conv_20_0">
        <Class name="actors.conv_20"/>
    </Instance>
    <Instance id="relu_20_0">
        <Class name="actors.relu_20"/>
    </Instance>
    <Instance id="concat_2_0">
        <Class name="actors.concat_2"/>
    </Instance>
    <Instance id="maxpool_5_0">
        <Class name="actors.maxpool_5"/>
    </Instance>
    <Instance id="batch_2_0">
        <Class name="actors.batch_2"/>
    </Instance>
    <Instance id="conv_21_0">
        <Class name="actors.conv_21"/>
    </Instance>
    <Instance id="relu_21_0">
        <Class name="actors.relu_21"/>
    </Instance>
    <Instance id="batch_3_0">
        <Class name="actors.batch_3"/>
    </Instance>
    <Instance id="gemm_0_0">
        <Class name="actors.gemm_0"/>
    </Instance>
    <Connection dst="gen_in_0" dst-port="input_V_V" src="" src-port="in_port"/>
    <Connection dst="conv_0_1_0" dst-port="input_1_V_V" src="gen_in_0" src-port="output_0_V_V"/>
    <Connection dst="maxpool_0_0" dst-port="input_V_V" src="gen_in_0" src-port="output_1_V_V"/>
    <Connection dst="conv_2_4_0" dst-port="input_1_V_V" src="gen_in_0" src-port="output_2_V_V"/>
    <Connection dst="conv_2_4_0" dst-port="input_2_V_V" src="gen_in_0" src-port="output_3_V_V"/>
    <Connection dst="conv_0_1_0" dst-port="input_2_V_V"
        src="maxpool_0_0" src-port="output_V_V"/>
    <Connection dst="relu_0_0" dst-port="input_V_V" src="conv_0_1_0" src-port="output_1_V_V"/>
    <Connection dst="relu_1_0" dst-port="input_V_V" src="conv_0_1_0" src-port="output_2_V_V"/>
    <Connection dst="relu_2_0" dst-port="input_V_V" src="conv_2_4_0" src-port="output_1_V_V"/>
    <Connection dst="relu_4_0" dst-port="input_V_V" src="conv_2_4_0" src-port="output_2_V_V"/>
    <Connection dst="conv_3_5_0" dst-port="input_2_V_V" src="relu_4_0" src-port="output_V_V"/>
    <Connection dst="conv_3_5_0" dst-port="input_1_V_V" src="relu_2_0" src-port="output_V_V"/>
    <Connection dst="concat_0_0" dst-port="input_0_V_V" src="relu_0_0" src-port="output_V_V"/>
    <Connection dst="concat_0_0" dst-port="input_1_V_V" src="relu_1_0" src-port="output_V_V"/>
    <Connection dst="relu_3_0" dst-port="input_V_V" src="conv_3_5_0" src-port="output_1_V_V"/>
    <Connection dst="relu_5_0" dst-port="input_V_V" src="conv_3_5_0" src-port="output_2_V_V"/>
    <Connection dst="conv_6_0" dst-port="input_V_V" src="relu_5_0" src-port="output_V_V"/>
    <Connection dst="concat_0_0" dst-port="input_2_V_V" src="relu_3_0" src-port="output_V_V"/>
    <Connection dst="relu_6_0" dst-port="input_V_V" src="conv_6_0" src-port="output_V_V"/>
    <Connection dst="concat_0_0" dst-port="input_3_V_V" src="relu_6_0" src-port="output_V_V"/>
    <Connection dst="maxpool_1_0" dst-port="input_V_V" src="concat_0_0" src-port="output_V_V"/>
    <Connection dst="batch_0_0" dst-port="input_V_V" src="maxpool_1_0" src-port="output_V_V"/>
    <Connection dst="conv_7_8_0" dst-port="input_1_V_V" src="batch_0_0" src-port="output_0_V_V"/>
    <Connection dst="maxpool_2_0" dst-port="input_V_V" src="batch_0_0" src-port="output_1_V_V"/>
    <Connection dst="conv_9_11_0" dst-port="input_1_V_V" src="batch_0_0" src-port="output_2_V_V"/>
    <Connection dst="conv_9_11_0" dst-port="input_2_V_V" src="batch_0_0" src-port="output_3_V_V"/>
    <Connection dst="relu_9_0" dst-port="input_V_V" src="conv_9_11_0" src-port="output_1_V_V"/>
    <Connection dst="relu_11_0" dst-port="input_V_V" src="conv_9_11_0" src-port="output_2_V_V"/>
    <Connection dst="relu_7_0" dst-port="input_V_V" src="conv_7_8_0" src-port="output_1_V_V"/>
    <Connection dst="relu_8_0" dst-port="input_V_V" src="conv_7_8_0" src-port="output_2_V_V"/>
    <Connection dst="conv_7_8_0" dst-port="input_2_V_V"
        src="maxpool_2_0" src-port="output_V_V"/>
    <Connection dst="concat_1_0" dst-port="input_0_V_V" src="relu_7_0" src-port="output_V_V"/>
    <Connection dst="concat_1_0" dst-port="input_1_V_V" src="relu_8_0" src-port="output_V_V"/>
    <Connection dst="conv_10_12_0" dst-port="input_1_V_V" src="relu_9_0" src-port="output_V_V"/>
    <Connection dst="conv_10_12_0" dst-port="input_2_V_V"
        src="relu_11_0" src-port="output_V_V"/>
    <Connection dst="relu_10" dst-port="input_V_V" src="conv_10_12_0" src-port="output_1_V_V"/>
    <Connection dst="relu_12" dst-port="input_V_V" src="conv_10_12_0" src-port="output_2_V_V"/>
    <Connection dst="conv_13_0" dst-port="input_V_V" src="relu_12" src-port="output_V_V"/>
    <Connection dst="concat_1_0" dst-port="input_2_V_V" src="relu_10" src-port="output_V_V"/>
    <Connection dst="relu_13_0" dst-port="input_V_V" src="conv_13_0" src-port="output_V_V"/>
    <Connection dst="concat_1_0" dst-port="input_3_V_V" src="relu_13_0" src-port="output_V_V"/>
    <Connection dst="maxpool_3_0" dst-port="input_V_V" src="concat_1_0" src-port="output_V_V"/>
    <Connection dst="batch_1_0" dst-port="input_V_V" src="maxpool_3_0" src-port="output_V_V"/>
    <Connection dst="conv_14_15_0" dst-port="input_1_V_V"
        src="batch_1_0" src-port="output_0_V_V"/>
    <Connection dst="maxpool_4_0" dst-port="input_V_V" src="batch_1_0" src-port="output_1_V_V"/>
    <Connection dst="conv_16_18_0" dst-port="input_1_V_V"
        src="batch_1_0" src-port="output_2_V_V"/>
    <Connection dst="conv_16_18_0" dst-port="input_2_V_V"
        src="batch_1_0" src-port="output_3_V_V"/>
    <Connection dst="conv_14_15_0" dst-port="input_2_V_V"
        src="maxpool_4_0" src-port="output_V_V"/>
    <Connection dst="relu_14_0" dst-port="input_V_V" src="conv_14_15_0" src-port="output_1_V_V"/>
    <Connection dst="relu_15_0" dst-port="input_V_V" src="conv_14_15_0" src-port="output_2_V_V"/>
    <Connection dst="relu_18_0" dst-port="input_V_V" src="conv_16_18_0" src-port="output_2_V_V"/>
    <Connection dst="relu_16_0" dst-port="input_V_V" src="conv_16_18_0" src-port="output_1_V_V"/>
    <Connection dst="conv_17_19_0" dst-port="input_1_V_V"
        src="relu_16_0" src-port="output_V_V"/>
    <Connection dst="conv_17_19_0" dst-port="input_2_V_V"
        src="relu_18_0" src-port="output_V_V"/>
    <Connection dst="relu_17_0" dst-port="input_V_V" src="conv_17_19_0" src-port="output_1_V_V"/>
    <Connection dst="relu_19_0" dst-port="input_V_V" src="conv_17_19_0" src-port="output_2_V_V"/>
    <Connection dst="conv_20_0" dst-port="input_V_V" src="relu_19_0" src-port="output_V_V"/>
    <Connection dst="relu_20_0" dst-port="input_V_V" src="conv_20_0" src-port="output_V_V"/>
    <Connection dst="concat_2_0" dst-port="input_3_V_V" src="relu_20_0" src-port="output_V_V"/>
    <Connection dst="concat_2_0" dst-port="input_2_V_V" src="relu_17_0" src-port="output_V_V"/>
    <Connection dst="concat_2_0" dst-port="input_1_V_V" src="relu_15_0" src-port="output_V_V"/>
    <Connection dst="concat_2_0" dst-port="input_0_V_V" src="relu_14_0" src-port="output_V_V"/>
    <Connection dst="maxpool_5_0" dst-port="input_V_V" src="concat_2_0" src-port="output_V_V"/>
    <Connection dst="batch_2_0" dst-port="input_V_V" src="maxpool_5_0" src-port="output_V_V"/>
    <Connection dst="conv_21_0" dst-port="input_V_V" src="batch_2_0" src-port="output_V_V"/>
    <Connection dst="relu_21_0" dst-port="input_V_V" src="conv_21_0" src-port="output_V_V"/>
    <Connection dst="batch_3_0" dst-port="input_V_V" src="relu_21_0" src-port="output_V_V"/>
    <Connection dst="gemm_0_0" dst-port="input_V_V" src="batch_3_0" src-port="output_V_V"/>
    <Connection dst="" dst-port="out_port" src="gemm_0_0" src-port="output_V_V"/>
</XDF>
