0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SCL/Clock_div/Clock_div.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/SCL/Clock_div/Clock_div.srcs/sim_1/new/clock_sim.v,1558409250,verilog,,,,clock_sim,,,,,,,,
C:/Users/SCL/Clock_div/Clock_div.srcs/sources_1/new/clock_div.v,1558409339,verilog,,C:/Users/SCL/Clock_div/Clock_div.srcs/sim_1/new/clock_sim.v,,clock_div,,,,,,,,
