<stg><name>crop</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="16">
<![CDATA[
:1 %trunc_ln25 = trunc i16 %in_read

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %in_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln29 = icmp_sgt  i8 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:5 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %in_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %xor_ln29 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:7 %select_ln29 = select i1 %xor_ln29, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln29 = or i1 %tmp, i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:9 %out = select i1 %or_ln29, i8 %select_ln29, i8 %trunc_ln25

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8">
<![CDATA[
:10 %ret_ln30 = ret i8 %out

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
