command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	1671852	File	/home/p4ultr4n/workplace/ReVeal/raw_code/dec_sr_1.c								
ANR	1671853	Function	dec_sr	1:0:0:837							
ANR	1671854	FunctionDef	dec_sr (DisasContext * dc)		1671853	0					
ANR	1671855	CompoundStatement		3:0:38:837	1671853	0					
ANR	1671856	IfStatement	if ( dc -> format == OP_FMT_RI )		1671853	0					
ANR	1671857	Condition	dc -> format == OP_FMT_RI	5:8:49:71	1671853	0	True				
ANR	1671858	EqualityExpression	dc -> format == OP_FMT_RI		1671853	0		==			
ANR	1671859	PtrMemberAccess	dc -> format		1671853	0					
ANR	1671860	Identifier	dc		1671853	0					
ANR	1671861	Identifier	format		1671853	1					
ANR	1671862	Identifier	OP_FMT_RI		1671853	1					
ANR	1671863	CompoundStatement		3:33:35:35	1671853	1					
ANR	1671864	ExpressionStatement	"LOG_DIS ( ""sri r%d, r%d, %d\\n"" , dc -> r1 , dc -> r0 , dc -> imm5 )"	7:8:85:140	1671853	0	True				
ANR	1671865	CallExpression	"LOG_DIS ( ""sri r%d, r%d, %d\\n"" , dc -> r1 , dc -> r0 , dc -> imm5 )"		1671853	0					
ANR	1671866	Callee	LOG_DIS		1671853	0					
ANR	1671867	Identifier	LOG_DIS		1671853	0					
ANR	1671868	ArgumentList	"""sri r%d, r%d, %d\\n"""		1671853	1					
ANR	1671869	Argument	"""sri r%d, r%d, %d\\n"""		1671853	0					
ANR	1671870	PrimaryExpression	"""sri r%d, r%d, %d\\n"""		1671853	0					
ANR	1671871	Argument	dc -> r1		1671853	1					
ANR	1671872	PtrMemberAccess	dc -> r1		1671853	0					
ANR	1671873	Identifier	dc		1671853	0					
ANR	1671874	Identifier	r1		1671853	1					
ANR	1671875	Argument	dc -> r0		1671853	2					
ANR	1671876	PtrMemberAccess	dc -> r0		1671853	0					
ANR	1671877	Identifier	dc		1671853	0					
ANR	1671878	Identifier	r0		1671853	1					
ANR	1671879	Argument	dc -> imm5		1671853	3					
ANR	1671880	PtrMemberAccess	dc -> imm5		1671853	0					
ANR	1671881	Identifier	dc		1671853	0					
ANR	1671882	Identifier	imm5		1671853	1					
ANR	1671883	ElseStatement	else		1671853	0					
ANR	1671884	CompoundStatement		7:11:115:115	1671853	0					
ANR	1671885	ExpressionStatement	"LOG_DIS ( ""sr r%d, r%d, r%d\\n"" , dc -> r2 , dc -> r0 , dc -> r1 )"	11:8:165:218	1671853	0	True				
ANR	1671886	CallExpression	"LOG_DIS ( ""sr r%d, r%d, r%d\\n"" , dc -> r2 , dc -> r0 , dc -> r1 )"		1671853	0					
ANR	1671887	Callee	LOG_DIS		1671853	0					
ANR	1671888	Identifier	LOG_DIS		1671853	0					
ANR	1671889	ArgumentList	"""sr r%d, r%d, r%d\\n"""		1671853	1					
ANR	1671890	Argument	"""sr r%d, r%d, r%d\\n"""		1671853	0					
ANR	1671891	PrimaryExpression	"""sr r%d, r%d, r%d\\n"""		1671853	0					
ANR	1671892	Argument	dc -> r2		1671853	1					
ANR	1671893	PtrMemberAccess	dc -> r2		1671853	0					
ANR	1671894	Identifier	dc		1671853	0					
ANR	1671895	Identifier	r2		1671853	1					
ANR	1671896	Argument	dc -> r0		1671853	2					
ANR	1671897	PtrMemberAccess	dc -> r0		1671853	0					
ANR	1671898	Identifier	dc		1671853	0					
ANR	1671899	Identifier	r0		1671853	1					
ANR	1671900	Argument	dc -> r1		1671853	3					
ANR	1671901	PtrMemberAccess	dc -> r1		1671853	0					
ANR	1671902	Identifier	dc		1671853	0					
ANR	1671903	Identifier	r1		1671853	1					
ANR	1671904	IfStatement	if ( ! ( dc -> env -> features & LM32_FEATURE_SHIFT ) )		1671853	1					
ANR	1671905	Condition	! ( dc -> env -> features & LM32_FEATURE_SHIFT )	17:8:238:278	1671853	0	True				
ANR	1671906	UnaryOperationExpression	! ( dc -> env -> features & LM32_FEATURE_SHIFT )		1671853	0					
ANR	1671907	UnaryOperator	!		1671853	0					
ANR	1671908	BitAndExpression	dc -> env -> features & LM32_FEATURE_SHIFT		1671853	1		&			
ANR	1671909	PtrMemberAccess	dc -> env -> features		1671853	0					
ANR	1671910	PtrMemberAccess	dc -> env		1671853	0					
ANR	1671911	Identifier	dc		1671853	0					
ANR	1671912	Identifier	env		1671853	1					
ANR	1671913	Identifier	features		1671853	1					
ANR	1671914	Identifier	LM32_FEATURE_SHIFT		1671853	1					
ANR	1671915	CompoundStatement		15:51:242:242	1671853	1					
ANR	1671916	IfStatement	if ( dc -> format == OP_FMT_RI )		1671853	0					
ANR	1671917	Condition	dc -> format == OP_FMT_RI	19:12:296:318	1671853	0	True				
ANR	1671918	EqualityExpression	dc -> format == OP_FMT_RI		1671853	0		==			
ANR	1671919	PtrMemberAccess	dc -> format		1671853	0					
ANR	1671920	Identifier	dc		1671853	0					
ANR	1671921	Identifier	format		1671853	1					
ANR	1671922	Identifier	OP_FMT_RI		1671853	1					
ANR	1671923	CompoundStatement		17:37:282:282	1671853	1					
ANR	1671924	ElseStatement	else		1671853	0					
ANR	1671925	CompoundStatement		21:15:354:354	1671853	0					
ANR	1671926	IfStatement	if ( dc -> imm5 != 1 )		1671853	0					
ANR	1671927	Condition	dc -> imm5 != 1	25:16:412:424	1671853	0	True				
ANR	1671928	EqualityExpression	dc -> imm5 != 1		1671853	0		!=			
ANR	1671929	PtrMemberAccess	dc -> imm5		1671853	0					
ANR	1671930	Identifier	dc		1671853	0					
ANR	1671931	Identifier	imm5		1671853	1					
ANR	1671932	PrimaryExpression	1		1671853	1					
ANR	1671933	CompoundStatement		23:31:388:388	1671853	1					
ANR	1671934	ExpressionStatement	"cpu_abort ( dc -> env , ""hardware shifter is not available\\n"" )"	27:16:446:503	1671853	0	True				
ANR	1671935	CallExpression	"cpu_abort ( dc -> env , ""hardware shifter is not available\\n"" )"		1671853	0					
ANR	1671936	Callee	cpu_abort		1671853	0					
ANR	1671937	Identifier	cpu_abort		1671853	0					
ANR	1671938	ArgumentList	dc -> env		1671853	1					
ANR	1671939	Argument	dc -> env		1671853	0					
ANR	1671940	PtrMemberAccess	dc -> env		1671853	0					
ANR	1671941	Identifier	dc		1671853	0					
ANR	1671942	Identifier	env		1671853	1					
ANR	1671943	Argument	"""hardware shifter is not available\\n"""		1671853	1					
ANR	1671944	PrimaryExpression	"""hardware shifter is not available\\n"""		1671853	0					
ANR	1671945	IfStatement	if ( dc -> format == OP_FMT_RI )		1671853	2					
ANR	1671946	Condition	dc -> format == OP_FMT_RI	37:8:549:571	1671853	0	True				
ANR	1671947	EqualityExpression	dc -> format == OP_FMT_RI		1671853	0		==			
ANR	1671948	PtrMemberAccess	dc -> format		1671853	0					
ANR	1671949	Identifier	dc		1671853	0					
ANR	1671950	Identifier	format		1671853	1					
ANR	1671951	Identifier	OP_FMT_RI		1671853	1					
ANR	1671952	CompoundStatement		35:33:535:535	1671853	1					
ANR	1671953	ExpressionStatement	"tcg_gen_sari_tl ( cpu_R [ dc -> r1 ] , cpu_R [ dc -> r0 ] , dc -> imm5 )"	39:8:585:640	1671853	0	True				
ANR	1671954	CallExpression	"tcg_gen_sari_tl ( cpu_R [ dc -> r1 ] , cpu_R [ dc -> r0 ] , dc -> imm5 )"		1671853	0					
ANR	1671955	Callee	tcg_gen_sari_tl		1671853	0					
ANR	1671956	Identifier	tcg_gen_sari_tl		1671853	0					
ANR	1671957	ArgumentList	cpu_R [ dc -> r1 ]		1671853	1					
ANR	1671958	Argument	cpu_R [ dc -> r1 ]		1671853	0					
ANR	1671959	ArrayIndexing	cpu_R [ dc -> r1 ]		1671853	0					
ANR	1671960	Identifier	cpu_R		1671853	0					
ANR	1671961	PtrMemberAccess	dc -> r1		1671853	1					
ANR	1671962	Identifier	dc		1671853	0					
ANR	1671963	Identifier	r1		1671853	1					
ANR	1671964	Argument	cpu_R [ dc -> r0 ]		1671853	1					
ANR	1671965	ArrayIndexing	cpu_R [ dc -> r0 ]		1671853	0					
ANR	1671966	Identifier	cpu_R		1671853	0					
ANR	1671967	PtrMemberAccess	dc -> r0		1671853	1					
ANR	1671968	Identifier	dc		1671853	0					
ANR	1671969	Identifier	r0		1671853	1					
ANR	1671970	Argument	dc -> imm5		1671853	2					
ANR	1671971	PtrMemberAccess	dc -> imm5		1671853	0					
ANR	1671972	Identifier	dc		1671853	0					
ANR	1671973	Identifier	imm5		1671853	1					
ANR	1671974	ElseStatement	else		1671853	0					
ANR	1671975	CompoundStatement		41:8:626:650	1671853	0					
ANR	1671976	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( ) ;	43:8:665:689	1671853	0	True				
ANR	1671977	IdentifierDecl	t0 = tcg_temp_new ( )		1671853	0					
ANR	1671978	IdentifierDeclType	TCGv		1671853	0					
ANR	1671979	Identifier	t0		1671853	1					
ANR	1671980	AssignmentExpression	t0 = tcg_temp_new ( )		1671853	2		=			
ANR	1671981	Identifier	t0		1671853	0					
ANR	1671982	CallExpression	tcg_temp_new ( )		1671853	1					
ANR	1671983	Callee	tcg_temp_new		1671853	0					
ANR	1671984	Identifier	tcg_temp_new		1671853	0					
ANR	1671985	ArgumentList			1671853	1					
ANR	1671986	ExpressionStatement	"tcg_gen_andi_tl ( t0 , cpu_R [ dc -> r1 ] , 0x1f )"	45:8:700:740	1671853	1	True				
ANR	1671987	CallExpression	"tcg_gen_andi_tl ( t0 , cpu_R [ dc -> r1 ] , 0x1f )"		1671853	0					
ANR	1671988	Callee	tcg_gen_andi_tl		1671853	0					
ANR	1671989	Identifier	tcg_gen_andi_tl		1671853	0					
ANR	1671990	ArgumentList	t0		1671853	1					
ANR	1671991	Argument	t0		1671853	0					
ANR	1671992	Identifier	t0		1671853	0					
ANR	1671993	Argument	cpu_R [ dc -> r1 ]		1671853	1					
ANR	1671994	ArrayIndexing	cpu_R [ dc -> r1 ]		1671853	0					
ANR	1671995	Identifier	cpu_R		1671853	0					
ANR	1671996	PtrMemberAccess	dc -> r1		1671853	1					
ANR	1671997	Identifier	dc		1671853	0					
ANR	1671998	Identifier	r1		1671853	1					
ANR	1671999	Argument	0x1f		1671853	2					
ANR	1672000	PrimaryExpression	0x1f		1671853	0					
ANR	1672001	ExpressionStatement	"tcg_gen_sar_tl ( cpu_R [ dc -> r2 ] , cpu_R [ dc -> r0 ] , t0 )"	47:8:751:799	1671853	2	True				
ANR	1672002	CallExpression	"tcg_gen_sar_tl ( cpu_R [ dc -> r2 ] , cpu_R [ dc -> r0 ] , t0 )"		1671853	0					
ANR	1672003	Callee	tcg_gen_sar_tl		1671853	0					
ANR	1672004	Identifier	tcg_gen_sar_tl		1671853	0					
ANR	1672005	ArgumentList	cpu_R [ dc -> r2 ]		1671853	1					
ANR	1672006	Argument	cpu_R [ dc -> r2 ]		1671853	0					
ANR	1672007	ArrayIndexing	cpu_R [ dc -> r2 ]		1671853	0					
ANR	1672008	Identifier	cpu_R		1671853	0					
ANR	1672009	PtrMemberAccess	dc -> r2		1671853	1					
ANR	1672010	Identifier	dc		1671853	0					
ANR	1672011	Identifier	r2		1671853	1					
ANR	1672012	Argument	cpu_R [ dc -> r0 ]		1671853	1					
ANR	1672013	ArrayIndexing	cpu_R [ dc -> r0 ]		1671853	0					
ANR	1672014	Identifier	cpu_R		1671853	0					
ANR	1672015	PtrMemberAccess	dc -> r0		1671853	1					
ANR	1672016	Identifier	dc		1671853	0					
ANR	1672017	Identifier	r0		1671853	1					
ANR	1672018	Argument	t0		1671853	2					
ANR	1672019	Identifier	t0		1671853	0					
ANR	1672020	ExpressionStatement	tcg_temp_free ( t0 )	49:8:810:827	1671853	3	True				
ANR	1672021	CallExpression	tcg_temp_free ( t0 )		1671853	0					
ANR	1672022	Callee	tcg_temp_free		1671853	0					
ANR	1672023	Identifier	tcg_temp_free		1671853	0					
ANR	1672024	ArgumentList	t0		1671853	1					
ANR	1672025	Argument	t0		1671853	0					
ANR	1672026	Identifier	t0		1671853	0					
ANR	1672027	ReturnType	static void		1671853	1					
ANR	1672028	Identifier	dec_sr		1671853	2					
ANR	1672029	ParameterList	DisasContext * dc		1671853	3					
ANR	1672030	Parameter	DisasContext * dc	1:19:19:34	1671853	0	True				
ANR	1672031	ParameterType	DisasContext *		1671853	0					
ANR	1672032	Identifier	dc		1671853	1					
ANR	1672033	CFGEntryNode	ENTRY		1671853		True				
ANR	1672034	CFGExitNode	EXIT		1671853		True				
ANR	1672035	Symbol	OP_FMT_RI		1671853						
ANR	1672036	Symbol	dc -> env		1671853						
ANR	1672037	Symbol	* dc		1671853						
ANR	1672038	Symbol	* dc -> env		1671853						
ANR	1672039	Symbol	* dc -> r0		1671853						
ANR	1672040	Symbol	* * dc		1671853						
ANR	1672041	Symbol	* dc -> r1		1671853						
ANR	1672042	Symbol	tcg_temp_new		1671853						
ANR	1672043	Symbol	* cpu_R		1671853						
ANR	1672044	Symbol	* dc -> r2		1671853						
ANR	1672045	Symbol	LM32_FEATURE_SHIFT		1671853						
ANR	1672046	Symbol	dc -> r0		1671853						
ANR	1672047	Symbol	cpu_R		1671853						
ANR	1672048	Symbol	t0		1671853						
ANR	1672049	Symbol	dc -> r1		1671853						
ANR	1672050	Symbol	dc -> format		1671853						
ANR	1672051	Symbol	dc -> r2		1671853						
ANR	1672052	Symbol	dc -> env -> features		1671853						
ANR	1672053	Symbol	dc		1671853						
ANR	1672054	Symbol	dc -> imm5		1671853						
