Timing Analyzer report for Top
Mon May 04 00:04:35 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'DAC_LR_CLK~reg0'
 15. Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|SCLK'
 16. Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 17. Slow 1200mV 85C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 20. Slow 1200mV 85C Model Hold: 'DAC_LR_CLK~reg0'
 21. Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|SCLK'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'
 32. Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'
 33. Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 34. Slow 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 36. Slow 1200mV 0C Model Hold: 'clk'
 37. Slow 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'
 38. Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'
 48. Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'
 49. Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 50. Fast 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'
 51. Fast 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 52. Fast 1200mV 0C Model Hold: 'clk'
 53. Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 54. Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processors 3-4         ;   4.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period   ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                           ; Targets                                                            ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; clk                                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { clk }                                                            ;
; DAC_LR_CLK~reg0                                                ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { DAC_LR_CLK~reg0 }                                                ;
; I2C_Protocol:I2C|finish_flag                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { I2C_Protocol:I2C|finish_flag }                                   ;
; I2C_Protocol:I2C|SCLK                                          ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { I2C_Protocol:I2C|SCLK }                                          ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333   ; 12.0 MHz   ; 0.000 ; 41.666   ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk    ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3895.833 ; 0.26 MHz   ; 0.000 ; 1947.916 ; 50.00      ; 4675      ; 24          ;       ;        ;           ;            ; false    ; clk    ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 80.66 MHz  ; 80.66 MHz       ; clk                                                            ;                                                ;
; 285.96 MHz ; 285.96 MHz      ; DAC_LR_CLK~reg0                                                ;                                                ;
; 436.49 MHz ; 436.49 MHz      ; I2C_Protocol:I2C|SCLK                                          ;                                                ;
; 534.76 MHz ; 437.64 MHz      ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 811.69 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|finish_flag                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -5.203 ; -3873.346     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.907 ; -33.848       ;
; DAC_LR_CLK~reg0                                                ; -2.497 ; -28.217       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.291 ; -16.855       ;
; I2C_Protocol:I2C|finish_flag                                   ; -0.232 ; -0.623        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; clk                                                            ; 0.402 ; 0.000         ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.403 ; 0.000         ;
; DAC_LR_CLK~reg0                                                ; 0.480 ; 0.000         ;
; I2C_Protocol:I2C|SCLK                                          ; 0.593 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.285   ; -23.130       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.285   ; -19.275       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.285   ; -5.140        ;
; clk                                                            ; 9.622    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.628 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                         ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                                                               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -5.203 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a181~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.970     ; 5.261      ;
; -5.203 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a181~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.970     ; 5.261      ;
; -5.189 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a191~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.956     ; 5.261      ;
; -5.189 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.905     ; 5.312      ;
; -5.189 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a191~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.956     ; 5.261      ;
; -5.189 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.905     ; 5.312      ;
; -5.186 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.912     ; 5.302      ;
; -5.186 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.912     ; 5.302      ;
; -5.185 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a219~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.929     ; 5.284      ;
; -5.185 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a146~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.925     ; 5.288      ;
; -5.185 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a146~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.925     ; 5.288      ;
; -5.185 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a219~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.929     ; 5.284      ;
; -5.182 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a184~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.939     ; 5.271      ;
; -5.182 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a184~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.939     ; 5.271      ;
; -5.174 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a178~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.964     ; 5.238      ;
; -5.174 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a178~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.964     ; 5.238      ;
; -5.153 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a180~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.945     ; 5.236      ;
; -5.153 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a189~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.939     ; 5.242      ;
; -5.153 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a189~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.939     ; 5.242      ;
; -5.153 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a180~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.945     ; 5.236      ;
; -5.138 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a212~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.924     ; 5.242      ;
; -5.138 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.944     ; 5.222      ;
; -5.138 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.944     ; 5.222      ;
; -5.138 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a212~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.924     ; 5.242      ;
; -5.132 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a210~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.945     ; 5.215      ;
; -5.132 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a210~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.945     ; 5.215      ;
; -5.128 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a222~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.914     ; 5.242      ;
; -5.128 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a222~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.914     ; 5.242      ;
; -5.128 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.906     ; 5.250      ;
; -5.128 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.906     ; 5.250      ;
; -5.125 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.913     ; 5.240      ;
; -5.125 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.913     ; 5.240      ;
; -5.124 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a176~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.917     ; 5.235      ;
; -5.124 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a176~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.917     ; 5.235      ;
; -5.121 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a410~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.940     ; 5.209      ;
; -5.121 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a410~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.940     ; 5.209      ;
; -5.119 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a402~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.958     ; 5.189      ;
; -5.119 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a402~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.958     ; 5.189      ;
; -5.111 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.942     ; 5.197      ;
; -5.111 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.942     ; 5.197      ;
; -5.108 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.930     ; 5.206      ;
; -5.108 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.930     ; 5.206      ;
; -5.102 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.944     ; 5.186      ;
; -5.102 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.944     ; 5.186      ;
; -5.096 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a228~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.930     ; 5.194      ;
; -5.096 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.924     ; 5.200      ;
; -5.096 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.924     ; 5.200      ;
; -5.096 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a228~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.930     ; 5.194      ;
; -5.092 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.942     ; 5.178      ;
; -5.092 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.942     ; 5.178      ;
; -5.089 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.930     ; 5.187      ;
; -5.089 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.930     ; 5.187      ;
; -5.073 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a244~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.926     ; 5.175      ;
; -5.073 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a244~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.926     ; 5.175      ;
; -5.065 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a216~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.911     ; 5.182      ;
; -5.065 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a216~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.911     ; 5.182      ;
; -5.064 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.929     ; 5.163      ;
; -5.064 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.929     ; 5.163      ;
; -5.061 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.906     ; 5.183      ;
; -5.061 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.906     ; 5.183      ;
; -5.060 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.944     ; 5.144      ;
; -5.060 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.944     ; 5.144      ;
; -5.058 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.913     ; 5.173      ;
; -5.058 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.913     ; 5.173      ;
; -5.056 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a153~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.910     ; 5.174      ;
; -5.056 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a153~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.910     ; 5.174      ;
; -5.052 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a413~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.933     ; 5.147      ;
; -5.052 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a413~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.933     ; 5.147      ;
; -5.044 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.942     ; 5.130      ;
; -5.044 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.942     ; 5.130      ;
; -5.043 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.956     ; 5.115      ;
; -5.043 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.956     ; 5.115      ;
; -5.041 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.930     ; 5.139      ;
; -5.041 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.930     ; 5.139      ;
; -5.037 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a145~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.910     ; 5.155      ;
; -5.037 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a145~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.910     ; 5.155      ;
; -5.036 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a193~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.913     ; 5.151      ;
; -5.036 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a193~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.913     ; 5.151      ;
; -5.035 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a156~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.908     ; 5.155      ;
; -5.035 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a159~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.916     ; 5.147      ;
; -5.035 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.956     ; 5.107      ;
; -5.035 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.956     ; 5.107      ;
; -5.035 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a159~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.916     ; 5.147      ;
; -5.035 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a156~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.908     ; 5.155      ;
; -5.031 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a144~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.921     ; 5.138      ;
; -5.031 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a144~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.921     ; 5.138      ;
; -5.026 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a200~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.934     ; 5.120      ;
; -5.026 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a200~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.934     ; 5.120      ;
; -5.023 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.956     ; 5.095      ;
; -5.023 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.956     ; 5.095      ;
; -5.021 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a177~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.921     ; 5.128      ;
; -5.021 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a45~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.921     ; 5.128      ;
; -5.021 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a45~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.921     ; 5.128      ;
; -5.021 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a177~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.921     ; 5.128      ;
; -5.020 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a86~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.944     ; 5.104      ;
; -5.020 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a86~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.944     ; 5.104      ;
; -5.019 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a33~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.912     ; 5.135      ;
; -5.019 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a33~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.912     ; 5.135      ;
; -5.018 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a254~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.940     ; 5.106      ;
; -5.018 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a254~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.940     ; 5.106      ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                               ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                 ; To Node                   ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -3.907   ; read_enable               ; DAC_LR_CLK_counter[3]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.469      ;
; -3.907   ; read_enable               ; DAC_LR_CLK_counter[2]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.469      ;
; -3.907   ; read_enable               ; DAC_LR_CLK_counter[1]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.469      ;
; -3.907   ; read_enable               ; ROM_output_mux_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.469      ;
; -3.907   ; read_enable               ; DAC_LR_CLK_counter[4]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.469      ;
; -3.907   ; read_enable               ; DAC_LR_CLK~reg0           ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.469      ;
; -3.471   ; read_enable               ; ROM_output_mux_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.033      ;
; -3.468   ; read_enable               ; ROM_output_mux_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.030      ;
; -3.467   ; read_enable               ; ROM_output_mux_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.029      ;
; 3893.963 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.787      ;
; 3893.971 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.779      ;
; 3894.001 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.749      ;
; 3894.004 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.746      ;
; 3894.004 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.746      ;
; 3894.023 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.727      ;
; 3894.043 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.707      ;
; 3894.089 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.661      ;
; 3894.095 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.655      ;
; 3894.128 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.622      ;
; 3894.133 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.617      ;
; 3894.152 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.598      ;
; 3894.165 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.585      ;
; 3894.257 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.493      ;
; 3894.270 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.480      ;
; 3894.387 ; ROM_output_mux_counter[0] ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.363      ;
; 3894.556 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.194      ;
; 3894.600 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.150      ;
; 3894.606 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.144      ;
; 3894.608 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.142      ;
; 3894.609 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.141      ;
; 3894.626 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.124      ;
; 3894.639 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.111      ;
; 3894.942 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.808      ;
; 3894.950 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.800      ;
; 3894.985 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.765      ;
; 3894.985 ; ROM_output_mux_counter[3] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.765      ;
; 3894.985 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.765      ;
; 3894.985 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.765      ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DAC_LR_CLK~reg0'                                                                            ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -2.497 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.415      ;
; -2.407 ; read_counter[0]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.325      ;
; -2.401 ; read_counter[3]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.319      ;
; -2.298 ; read_counter[2]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.216      ;
; -2.241 ; read_counter[5]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.159      ;
; -2.184 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.102      ;
; -2.183 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.101      ;
; -2.181 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.099      ;
; -2.181 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.099      ;
; -2.175 ; read_counter[15] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.093      ;
; -2.175 ; read_counter[15] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.093      ;
; -2.173 ; read_counter[15] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.091      ;
; -2.173 ; read_counter[15] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.091      ;
; -2.160 ; read_counter[9]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 3.077      ;
; -2.160 ; read_counter[4]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.078      ;
; -2.159 ; read_counter[13] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.077      ;
; -2.158 ; read_counter[13] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.076      ;
; -2.156 ; read_counter[13] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.074      ;
; -2.156 ; read_counter[13] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.074      ;
; -2.122 ; read_counter[7]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.040      ;
; -2.100 ; read_counter[15] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.018      ;
; -2.099 ; read_counter[8]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.017      ;
; -2.098 ; read_counter[8]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.016      ;
; -2.096 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.014      ;
; -2.096 ; read_counter[8]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.014      ;
; -2.086 ; read_counter[14] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.005      ;
; -2.085 ; read_counter[14] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.004      ;
; -2.083 ; read_counter[14] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.002      ;
; -2.083 ; read_counter[14] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.002      ;
; -2.076 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.994      ;
; -2.076 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.994      ;
; -2.074 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.992      ;
; -2.074 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.992      ;
; -2.066 ; read_counter[13] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.984      ;
; -2.025 ; read_counter[6]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.943      ;
; -1.993 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.911      ;
; -1.993 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.911      ;
; -1.992 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.910      ;
; -1.990 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.908      ;
; -1.990 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.908      ;
; -1.980 ; read_counter[14] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.899      ;
; -1.966 ; read_counter[4]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.884      ;
; -1.966 ; read_counter[4]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.884      ;
; -1.964 ; read_counter[4]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.882      ;
; -1.964 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.882      ;
; -1.947 ; read_counter[7]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.865      ;
; -1.947 ; read_counter[7]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.865      ;
; -1.945 ; read_counter[7]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.863      ;
; -1.945 ; read_counter[7]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.863      ;
; -1.940 ; read_counter[0]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.859      ;
; -1.914 ; read_counter[1]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.833      ;
; -1.911 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.829      ;
; -1.910 ; read_counter[3]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.828      ;
; -1.908 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.826      ;
; -1.908 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.826      ;
; -1.887 ; read_counter[17] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.805      ;
; -1.887 ; read_counter[10] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.805      ;
; -1.887 ; read_counter[10] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.805      ;
; -1.886 ; read_counter[17] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.804      ;
; -1.885 ; read_counter[10] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.803      ;
; -1.885 ; read_counter[10] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.803      ;
; -1.884 ; read_counter[17] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.802      ;
; -1.884 ; read_counter[17] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.802      ;
; -1.866 ; read_counter[9]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.783      ;
; -1.865 ; read_counter[9]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.782      ;
; -1.863 ; read_counter[9]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.780      ;
; -1.863 ; read_counter[9]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.780      ;
; -1.836 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.754      ;
; -1.832 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.751      ;
; -1.818 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.737      ;
; -1.812 ; read_counter[10] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.730      ;
; -1.805 ; read_counter[6]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.723      ;
; -1.805 ; read_counter[6]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.723      ;
; -1.803 ; read_counter[6]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.721      ;
; -1.803 ; read_counter[6]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.721      ;
; -1.802 ; read_counter[17] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.720      ;
; -1.772 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.690      ;
; -1.761 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.679      ;
; -1.750 ; read_counter[16] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.668      ;
; -1.749 ; read_counter[16] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.667      ;
; -1.747 ; read_counter[16] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.665      ;
; -1.747 ; read_counter[16] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.665      ;
; -1.742 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.660      ;
; -1.679 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.598      ;
; -1.674 ; read_counter[16] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.592      ;
; -1.671 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.589      ;
; -1.665 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.583      ;
; -1.664 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.582      ;
; -1.658 ; read_counter[5]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.577      ;
; -1.654 ; read_counter[15] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.573      ;
; -1.648 ; read_counter[13] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.567      ;
; -1.646 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.564      ;
; -1.642 ; read_counter[5]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.560      ;
; -1.641 ; read_counter[5]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.559      ;
; -1.640 ; read_counter[0]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.558      ;
; -1.639 ; read_counter[5]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.557      ;
; -1.639 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.557      ;
; -1.620 ; read_counter[12] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.538      ;
; -1.610 ; read_counter[1]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.528      ;
; -1.588 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.507      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                         ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -1.291 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.211      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.211      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.211      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.211      ;
; -1.291 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.211      ;
; -1.155 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.075      ;
; -1.155 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.075      ;
; -1.155 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.075      ;
; -1.155 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.075      ;
; -1.155 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 2.075      ;
; -1.057 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.977      ;
; -1.040 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.040 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.043      ;
; -1.036 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.036 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 2.039      ;
; -1.013 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.933      ;
; -0.993 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.913      ;
; -0.993 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.913      ;
; -0.993 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.913      ;
; -0.993 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.913      ;
; -0.991 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.911      ;
; -0.991 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.911      ;
; -0.991 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.911      ;
; -0.991 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.911      ;
; -0.925 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.845      ;
; -0.888 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.808      ;
; -0.851 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.851 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.854      ;
; -0.793 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.713      ;
; -0.784 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.704      ;
; -0.784 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.078     ; 1.704      ;
; -0.699 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
; -0.699 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.005      ; 1.702      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.232 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.150      ;
; -0.228 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.146      ;
; -0.193 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.111      ;
; -0.163 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.081      ;
; -0.163 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.081      ;
; -0.158 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 1.076      ;
; 0.153  ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.080     ; 0.765      ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                             ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; ROM_output_mux_counter[3] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.694      ;
; 0.436 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.703      ;
; 0.645 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.912      ;
; 0.648 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.915      ;
; 0.660 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.928      ;
; 0.680 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.947      ;
; 0.681 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.948      ;
; 0.694 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.932 ; ROM_output_mux_counter[0] ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.199      ;
; 0.962 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.229      ;
; 0.971 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.238      ;
; 0.975 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.243      ;
; 1.007 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.274      ;
; 1.012 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.279      ;
; 1.029 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.296      ;
; 1.038 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.305      ;
; 1.083 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.350      ;
; 1.097 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.364      ;
; 1.115 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.382      ;
; 1.117 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.384      ;
; 1.133 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.400      ;
; 1.274 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.298 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.565      ;
; 3.254 ; read_enable               ; ROM_output_mux_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 0.919      ;
; 3.255 ; read_enable               ; ROM_output_mux_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 0.920      ;
; 3.258 ; read_enable               ; ROM_output_mux_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 0.923      ;
; 3.858 ; read_enable               ; DAC_LR_CLK_counter[3]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.523      ;
; 3.858 ; read_enable               ; DAC_LR_CLK_counter[2]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.523      ;
; 3.858 ; read_enable               ; DAC_LR_CLK_counter[1]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.523      ;
; 3.858 ; read_enable               ; ROM_output_mux_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.523      ;
; 3.858 ; read_enable               ; DAC_LR_CLK_counter[4]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.523      ;
; 3.858 ; read_enable               ; DAC_LR_CLK~reg0           ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.523      ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                  ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                               ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.402 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                               ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                               ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                               ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; counting_state               ; counting_state                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ignition                     ; ignition                                                                                                                                                              ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.450 ; counting_state               ; ignition                                                                                                                                                              ; clk                          ; clk         ; 0.000        ; 0.081      ; 0.717      ;
; 0.641 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.908      ;
; 0.646 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.912      ;
; 0.656 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.662 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.928      ;
; 0.666 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.932      ;
; 0.668 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.934      ;
; 0.842 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a408~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.472      ; 1.536      ;
; 0.843 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a272~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.472      ; 1.537      ;
; 0.870 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a0~porta_re_reg         ; clk                          ; clk         ; 0.000        ; 0.472      ; 1.564      ;
; 0.875 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a400~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.433      ; 1.530      ;
; 0.949 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                          ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 3.079      ; 4.476      ;
; 0.959 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.225      ;
; 0.959 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.225      ;
; 0.972 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.238      ;
; 0.973 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.243      ;
; 0.978 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.244      ;
; 0.989 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.255      ;
; 0.993 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.260      ;
; 0.998 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.264      ;
; 1.080 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.346      ;
; 1.080 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.346      ;
; 1.085 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.351      ;
; 1.085 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.351      ;
; 1.095 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.364      ;
; 1.099 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.365      ;
; 1.100 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.366      ;
; 1.102 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.368      ;
; 1.103 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.369      ;
; 1.104 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.370      ;
; 1.115 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.381      ;
; 1.119 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.385      ;
; 1.120 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.386      ;
; 1.120 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.386      ;
; 1.124 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.390      ;
; 1.134 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a241~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.433      ; 1.789      ;
; 1.150 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a392~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.432      ; 1.804      ;
; 1.155 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|rden_a_store                      ; clk                          ; clk         ; 0.000        ; 0.082      ; 1.423      ;
; 1.157 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a224~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.431      ; 1.810      ;
; 1.160 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a416~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.429      ; 1.811      ;
; 1.206 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.472      ;
; 1.206 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.472      ;
; 1.211 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.477      ;
; 1.211 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.477      ;
; 1.218 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a16~porta_re_reg        ; clk                          ; clk         ; 0.000        ; 0.434      ; 1.874      ;
; 1.221 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.487      ;
; 1.223 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.489      ;
; 1.223 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.489      ;
; 1.224 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.490      ;
; 1.225 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.491      ;
; 1.226 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.492      ;
; 1.228 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.494      ;
; 1.229 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.495      ;
; 1.230 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.496      ;
; 1.241 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.507      ;
; 1.241 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.507      ;
; 1.243 ; counter[3]                   ; counting_state                                                                                                                                                        ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.316     ; 1.143      ;
; 1.244 ; counter[2]                   ; counting_state                                                                                                                                                        ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.316     ; 1.144      ;
; 1.245 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.511      ;
; 1.246 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.512      ;
; 1.250 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.516      ;
; 1.314 ; read_counter[3]              ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a400~porta_address_reg0 ; DAC_LR_CLK~reg0              ; clk         ; 0.000        ; -0.594     ; 0.972      ;
; 1.324 ; read_counter[4]              ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a400~porta_address_reg0 ; DAC_LR_CLK~reg0              ; clk         ; 0.000        ; -0.594     ; 0.982      ;
; 1.325 ; ignition                     ; I2C_Protocol:I2C|SCLK                                                                                                                                                 ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.592      ;
; 1.332 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.598      ;
; 1.332 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.598      ;
; 1.337 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.603      ;
; 1.337 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.603      ;
; 1.347 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.080      ; 1.613      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.403 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.674      ;
; 0.669 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.935      ;
; 0.697 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.963      ;
; 0.699 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.965      ;
; 0.701 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.967      ;
; 0.701 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.967      ;
; 0.702 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.080      ; 0.968      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DAC_LR_CLK~reg0'                                                                            ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.480 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.536 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.536 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.536 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.536 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.536 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.536 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.536 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.536 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.536 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.000      ;
; 0.570 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.034      ;
; 0.570 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.034      ;
; 0.570 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.034      ;
; 0.570 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.034      ;
; 0.570 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.034      ;
; 0.570 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.034      ;
; 0.570 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.248      ; 2.034      ;
; 0.617 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.247      ; 2.080      ;
; 0.657 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.249      ; 2.122      ;
; 0.657 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.924      ;
; 0.664 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.930      ;
; 0.679 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.945      ;
; 0.682 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.948      ;
; 0.684 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.950      ;
; 0.701 ; read_counter[16] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.967      ;
; 0.719 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.985      ;
; 0.756 ; read_counter[12] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.079      ; 1.021      ;
; 0.823 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.079      ; 1.088      ;
; 0.886 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.152      ;
; 0.974 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.240      ;
; 0.982 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.248      ;
; 0.985 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.251      ;
; 0.988 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.254      ;
; 0.991 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.257      ;
; 0.996 ; read_counter[4]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.262      ;
; 1.006 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.272      ;
; 1.009 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.275      ;
; 1.014 ; read_counter[8]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.280      ;
; 1.014 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.280      ;
; 1.016 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.282      ;
; 1.028 ; read_counter[16] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.294      ;
; 1.095 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.361      ;
; 1.101 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.367      ;
; 1.103 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.369      ;
; 1.111 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.377      ;
; 1.115 ; read_counter[12] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.081      ; 1.382      ;
; 1.116 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.382      ;
; 1.117 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.383      ;
; 1.119 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.385      ;
; 1.122 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.388      ;
; 1.122 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.388      ;
; 1.132 ; read_counter[3]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.398      ;
; 1.135 ; read_counter[8]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.401      ;
; 1.135 ; read_counter[10] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.401      ;
; 1.140 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.406      ;
; 1.142 ; read_counter[2]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.408      ;
; 1.152 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.418      ;
; 1.157 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.423      ;
; 1.162 ; read_counter[13] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.428      ;
; 1.185 ; read_counter[9]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.079      ; 1.450      ;
; 1.203 ; read_counter[15] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.469      ;
; 1.219 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.485      ;
; 1.221 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.487      ;
; 1.226 ; read_counter[11] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.492      ;
; 1.227 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.493      ;
; 1.229 ; read_counter[12] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.495      ;
; 1.234 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.500      ;
; 1.237 ; read_counter[12] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.503      ;
; 1.240 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.506      ;
; 1.243 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.509      ;
; 1.243 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.509      ;
; 1.245 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.511      ;
; 1.245 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.511      ;
; 1.248 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.514      ;
; 1.248 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.514      ;
; 1.248 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.514      ;
; 1.253 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.519      ;
; 1.261 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.527      ;
; 1.261 ; read_counter[10] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.527      ;
; 1.263 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.529      ;
; 1.266 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.532      ;
; 1.275 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.541      ;
; 1.280 ; read_counter[14] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.546      ;
; 1.283 ; read_counter[13] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.549      ;
; 1.298 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.079      ; 1.563      ;
; 1.311 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.079      ; 1.576      ;
; 1.324 ; read_counter[15] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.590      ;
; 1.342 ; read_counter[12] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.608      ;
; 1.344 ; read_counter[12] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.610      ;
; 1.344 ; read_counter[12] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.610      ;
; 1.347 ; read_counter[11] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.613      ;
; 1.348 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.614      ;
; 1.355 ; read_counter[5]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.621      ;
; 1.360 ; read_counter[5]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.626      ;
; 1.366 ; read_counter[0]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.632      ;
; 1.369 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.635      ;
; 1.369 ; read_counter[4]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.635      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                         ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.593 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.132      ;
; 0.604 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.143      ;
; 0.612 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.151      ;
; 0.614 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.153      ;
; 0.615 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.154      ;
; 0.618 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.157      ;
; 0.619 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.158      ;
; 0.621 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.160      ;
; 0.622 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.161      ;
; 0.627 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.166      ;
; 0.629 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.168      ;
; 0.631 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.170      ;
; 0.643 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 0.907      ;
; 0.653 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.192      ;
; 0.654 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.193      ;
; 0.663 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.202      ;
; 0.664 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.203      ;
; 0.666 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.205      ;
; 0.667 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.206      ;
; 0.670 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.209      ;
; 0.673 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.212      ;
; 0.674 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.213      ;
; 0.677 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.216      ;
; 0.685 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.224      ;
; 0.689 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.228      ;
; 0.692 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.231      ;
; 0.697 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 0.961      ;
; 0.706 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.245      ;
; 0.714 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.253      ;
; 0.717 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.256      ;
; 0.724 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 0.988      ;
; 0.727 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 0.991      ;
; 0.732 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.271      ;
; 0.732 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.271      ;
; 0.734 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.273      ;
; 0.736 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.275      ;
; 0.745 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.284      ;
; 0.750 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.289      ;
; 0.752 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.291      ;
; 0.753 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.292      ;
; 0.757 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.296      ;
; 0.757 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.296      ;
; 0.850 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.114      ;
; 0.861 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.400      ;
; 0.865 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.333      ; 1.404      ;
; 1.024 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.288      ;
; 1.029 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.293      ;
; 1.031 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.295      ;
; 1.036 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.300      ;
; 1.041 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.305      ;
; 1.157 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.421      ;
; 1.162 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.426      ;
; 1.162 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.426      ;
; 1.167 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.431      ;
; 1.168 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.432      ;
; 1.465 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.729      ;
; 1.541 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.805      ;
; 1.541 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.805      ;
; 1.541 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.805      ;
; 1.673 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.937      ;
; 1.673 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.937      ;
; 1.673 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.937      ;
; 1.673 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 1.937      ;
; 1.771 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 2.035      ;
; 1.771 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.078      ; 2.035      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 88.91 MHz  ; 88.91 MHz       ; clk                                                            ;                                                ;
; 317.16 MHz ; 317.16 MHz      ; DAC_LR_CLK~reg0                                                ;                                                ;
; 480.77 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|SCLK                                          ; limit due to minimum period restriction (tmin) ;
; 593.82 MHz ; 437.64 MHz      ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 901.71 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|finish_flag                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -4.628 ; -3459.037     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.369 ; -29.095       ;
; DAC_LR_CLK~reg0                                                ; -2.153 ; -23.632       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.080 ; -14.030       ;
; I2C_Protocol:I2C|finish_flag                                   ; -0.109 ; -0.258        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.353 ; 0.000         ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.354 ; 0.000         ;
; clk                                                            ; 0.354 ; 0.000         ;
; DAC_LR_CLK~reg0                                                ; 0.430 ; 0.000         ;
; I2C_Protocol:I2C|SCLK                                          ; 0.534 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.285   ; -23.130       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.285   ; -19.275       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.285   ; -5.140        ;
; clk                                                            ; 9.643    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.627 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                                                               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -4.628 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.843     ; 4.805      ;
; -4.628 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.843     ; 4.805      ;
; -4.620 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.850     ; 4.790      ;
; -4.620 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.850     ; 4.790      ;
; -4.609 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.880     ; 4.749      ;
; -4.609 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.880     ; 4.749      ;
; -4.608 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a181~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.908     ; 4.720      ;
; -4.608 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a181~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.908     ; 4.720      ;
; -4.606 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.868     ; 4.758      ;
; -4.606 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.868     ; 4.758      ;
; -4.600 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a146~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.861     ; 4.759      ;
; -4.600 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a146~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.861     ; 4.759      ;
; -4.588 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a191~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.893     ; 4.715      ;
; -4.588 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a191~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.893     ; 4.715      ;
; -4.585 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a219~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.867     ; 4.738      ;
; -4.585 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.842     ; 4.763      ;
; -4.585 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a219~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.867     ; 4.738      ;
; -4.585 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.842     ; 4.763      ;
; -4.584 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a184~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.875     ; 4.729      ;
; -4.584 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a184~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.875     ; 4.729      ;
; -4.581 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a178~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.902     ; 4.699      ;
; -4.581 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a178~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.902     ; 4.699      ;
; -4.580 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.849     ; 4.751      ;
; -4.580 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.849     ; 4.751      ;
; -4.558 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a180~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.881     ; 4.697      ;
; -4.558 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a180~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.881     ; 4.697      ;
; -4.553 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a189~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.875     ; 4.698      ;
; -4.553 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a189~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.875     ; 4.698      ;
; -4.546 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.882     ; 4.684      ;
; -4.546 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.882     ; 4.684      ;
; -4.544 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a282~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.866     ; 4.698      ;
; -4.544 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a282~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.866     ; 4.698      ;
; -4.537 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a212~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.861     ; 4.696      ;
; -4.537 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a210~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.881     ; 4.676      ;
; -4.537 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a210~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.881     ; 4.676      ;
; -4.537 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a212~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.861     ; 4.696      ;
; -4.535 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a402~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.898     ; 4.657      ;
; -4.535 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a402~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.898     ; 4.657      ;
; -4.532 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a410~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.876     ; 4.676      ;
; -4.532 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a410~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.876     ; 4.676      ;
; -4.530 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a222~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.854     ; 4.696      ;
; -4.530 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a222~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.854     ; 4.696      ;
; -4.527 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a372~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.849     ; 4.698      ;
; -4.527 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a372~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.849     ; 4.698      ;
; -4.525 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a176~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.855     ; 4.690      ;
; -4.525 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a176~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.855     ; 4.690      ;
; -4.521 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a321~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.875     ; 4.666      ;
; -4.521 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a321~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.875     ; 4.666      ;
; -4.520 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.882     ; 4.658      ;
; -4.520 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.882     ; 4.658      ;
; -4.517 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a376~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.870     ; 4.667      ;
; -4.517 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a376~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.870     ; 4.667      ;
; -4.515 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a330~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.899     ; 4.636      ;
; -4.515 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a330~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.899     ; 4.636      ;
; -4.510 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a375~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.841     ; 4.689      ;
; -4.510 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a375~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.841     ; 4.689      ;
; -4.509 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.834     ; 4.695      ;
; -4.509 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.834     ; 4.695      ;
; -4.509 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.882     ; 4.647      ;
; -4.509 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.882     ; 4.647      ;
; -4.503 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.862     ; 4.661      ;
; -4.503 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.862     ; 4.661      ;
; -4.502 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a228~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.869     ; 4.653      ;
; -4.502 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.895     ; 4.627      ;
; -4.502 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.895     ; 4.627      ;
; -4.502 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a228~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.869     ; 4.653      ;
; -4.499 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.880     ; 4.639      ;
; -4.499 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.880     ; 4.639      ;
; -4.496 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.868     ; 4.648      ;
; -4.496 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.868     ; 4.648      ;
; -4.495 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a340~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.841     ; 4.674      ;
; -4.495 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a340~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.841     ; 4.674      ;
; -4.494 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.895     ; 4.619      ;
; -4.494 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.895     ; 4.619      ;
; -4.490 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a45~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.858     ; 4.652      ;
; -4.490 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a45~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.858     ; 4.652      ;
; -4.489 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a382~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.848     ; 4.661      ;
; -4.489 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a382~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.848     ; 4.661      ;
; -4.487 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.863     ; 4.644      ;
; -4.487 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a33~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.850     ; 4.657      ;
; -4.487 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a33~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.850     ; 4.657      ;
; -4.487 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.863     ; 4.644      ;
; -4.487 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.833     ; 4.674      ;
; -4.487 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.833     ; 4.674      ;
; -4.483 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.843     ; 4.660      ;
; -4.483 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.843     ; 4.660      ;
; -4.480 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a43~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.874     ; 4.626      ;
; -4.480 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a86~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.882     ; 4.618      ;
; -4.480 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.867     ; 4.633      ;
; -4.480 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a86~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.882     ; 4.618      ;
; -4.480 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a43~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.874     ; 4.626      ;
; -4.480 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.867     ; 4.633      ;
; -4.478 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a34~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.853     ; 4.645      ;
; -4.478 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a34~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.853     ; 4.645      ;
; -4.478 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.850     ; 4.648      ;
; -4.478 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.850     ; 4.648      ;
; -4.477 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a370~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.863     ; 4.634      ;
; -4.477 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a370~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.863     ; 4.634      ;
; -4.477 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a45~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.858     ; 4.639      ;
; -4.477 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a45~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.858     ; 4.639      ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                 ; To Node                   ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -3.369   ; read_enable               ; DAC_LR_CLK_counter[3]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 1.336      ;
; -3.369   ; read_enable               ; DAC_LR_CLK_counter[2]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 1.336      ;
; -3.369   ; read_enable               ; DAC_LR_CLK_counter[1]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 1.336      ;
; -3.369   ; read_enable               ; ROM_output_mux_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 1.336      ;
; -3.369   ; read_enable               ; DAC_LR_CLK_counter[4]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 1.336      ;
; -3.369   ; read_enable               ; DAC_LR_CLK~reg0           ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 1.336      ;
; -2.963   ; read_enable               ; ROM_output_mux_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 0.930      ;
; -2.959   ; read_enable               ; ROM_output_mux_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 0.926      ;
; -2.959   ; read_enable               ; ROM_output_mux_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.809     ; 0.926      ;
; 3894.149 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.610      ;
; 3894.159 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.600      ;
; 3894.181 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.578      ;
; 3894.185 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.574      ;
; 3894.194 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.565      ;
; 3894.223 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.536      ;
; 3894.229 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.530      ;
; 3894.265 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.494      ;
; 3894.265 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.494      ;
; 3894.293 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.466      ;
; 3894.297 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.462      ;
; 3894.322 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.437      ;
; 3894.335 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.424      ;
; 3894.407 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.352      ;
; 3894.423 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.336      ;
; 3894.534 ; ROM_output_mux_counter[0] ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.225      ;
; 3894.690 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.069      ;
; 3894.726 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.033      ;
; 3894.731 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.028      ;
; 3894.732 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.027      ;
; 3894.733 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.026      ;
; 3894.745 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.014      ;
; 3894.755 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 1.004      ;
; 3895.025 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.734      ;
; 3895.039 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.720      ;
; 3895.076 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.683      ;
; 3895.076 ; ROM_output_mux_counter[3] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.683      ;
; 3895.076 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.683      ;
; 3895.076 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.073     ; 0.683      ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'                                                                             ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -2.153 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 3.078      ;
; -2.074 ; read_counter[0]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.999      ;
; -2.069 ; read_counter[3]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.994      ;
; -1.979 ; read_counter[2]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.904      ;
; -1.927 ; read_counter[5]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.852      ;
; -1.893 ; read_counter[15] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.818      ;
; -1.892 ; read_counter[15] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.817      ;
; -1.891 ; read_counter[15] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.816      ;
; -1.890 ; read_counter[15] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.815      ;
; -1.889 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.814      ;
; -1.889 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.814      ;
; -1.887 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.812      ;
; -1.887 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.812      ;
; -1.880 ; read_counter[13] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.805      ;
; -1.879 ; read_counter[13] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.804      ;
; -1.878 ; read_counter[13] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.803      ;
; -1.877 ; read_counter[13] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.802      ;
; -1.859 ; read_counter[4]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.784      ;
; -1.855 ; read_counter[9]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.075     ; 2.779      ;
; -1.823 ; read_counter[7]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.748      ;
; -1.809 ; read_counter[15] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.734      ;
; -1.805 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.730      ;
; -1.804 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.729      ;
; -1.803 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.728      ;
; -1.802 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.727      ;
; -1.790 ; read_counter[8]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.715      ;
; -1.789 ; read_counter[8]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.714      ;
; -1.788 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.713      ;
; -1.787 ; read_counter[8]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.712      ;
; -1.781 ; read_counter[13] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.706      ;
; -1.763 ; read_counter[14] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.689      ;
; -1.762 ; read_counter[14] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.688      ;
; -1.761 ; read_counter[14] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.687      ;
; -1.760 ; read_counter[14] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.686      ;
; -1.750 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.675      ;
; -1.750 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.675      ;
; -1.748 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.673      ;
; -1.748 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.673      ;
; -1.739 ; read_counter[6]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.664      ;
; -1.731 ; read_counter[4]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.656      ;
; -1.731 ; read_counter[4]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.656      ;
; -1.729 ; read_counter[4]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.654      ;
; -1.729 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.654      ;
; -1.701 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.626      ;
; -1.685 ; read_counter[7]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.610      ;
; -1.685 ; read_counter[7]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.610      ;
; -1.683 ; read_counter[7]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.608      ;
; -1.683 ; read_counter[7]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.608      ;
; -1.673 ; read_counter[0]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.599      ;
; -1.671 ; read_counter[14] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.597      ;
; -1.661 ; read_counter[3]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.586      ;
; -1.661 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.586      ;
; -1.659 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.584      ;
; -1.659 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.584      ;
; -1.636 ; read_counter[17] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.561      ;
; -1.635 ; read_counter[17] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.560      ;
; -1.634 ; read_counter[17] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.559      ;
; -1.633 ; read_counter[17] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.558      ;
; -1.632 ; read_counter[10] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.557      ;
; -1.632 ; read_counter[10] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.557      ;
; -1.630 ; read_counter[10] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.555      ;
; -1.630 ; read_counter[10] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.555      ;
; -1.597 ; read_counter[6]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.522      ;
; -1.597 ; read_counter[6]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.522      ;
; -1.595 ; read_counter[6]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.520      ;
; -1.595 ; read_counter[6]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.520      ;
; -1.593 ; read_counter[1]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.519      ;
; -1.577 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.503      ;
; -1.573 ; read_counter[9]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.075     ; 2.497      ;
; -1.572 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.497      ;
; -1.572 ; read_counter[9]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.075     ; 2.496      ;
; -1.571 ; read_counter[9]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.075     ; 2.495      ;
; -1.570 ; read_counter[9]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.075     ; 2.494      ;
; -1.560 ; read_counter[10] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.485      ;
; -1.553 ; read_counter[17] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.478      ;
; -1.509 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.435      ;
; -1.505 ; read_counter[16] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.430      ;
; -1.505 ; read_counter[16] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.430      ;
; -1.503 ; read_counter[16] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.428      ;
; -1.503 ; read_counter[16] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.428      ;
; -1.481 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.406      ;
; -1.461 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.386      ;
; -1.443 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.369      ;
; -1.438 ; read_counter[15] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.364      ;
; -1.433 ; read_counter[16] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.358      ;
; -1.432 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.357      ;
; -1.429 ; read_counter[5]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.354      ;
; -1.429 ; read_counter[5]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.354      ;
; -1.427 ; read_counter[5]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.352      ;
; -1.427 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.352      ;
; -1.425 ; read_counter[13] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.351      ;
; -1.385 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.310      ;
; -1.383 ; read_counter[12] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.308      ;
; -1.382 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.307      ;
; -1.377 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.302      ;
; -1.367 ; read_counter[5]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.293      ;
; -1.365 ; read_counter[0]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.290      ;
; -1.348 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.273      ;
; -1.335 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.261      ;
; -1.328 ; read_counter[11] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.254      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -1.080 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -1.080 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 2.007      ;
; -0.966 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.893      ;
; -0.966 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.893      ;
; -0.966 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.893      ;
; -0.966 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.893      ;
; -0.966 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.893      ;
; -0.863 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.863 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.859      ;
; -0.861 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.861 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.857      ;
; -0.840 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.767      ;
; -0.817 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.744      ;
; -0.817 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.744      ;
; -0.817 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.744      ;
; -0.817 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.744      ;
; -0.817 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.744      ;
; -0.807 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.734      ;
; -0.807 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.734      ;
; -0.807 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.734      ;
; -0.807 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.734      ;
; -0.726 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.653      ;
; -0.703 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.630      ;
; -0.702 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.702 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.698      ;
; -0.633 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.560      ;
; -0.633 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.560      ;
; -0.633 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.072     ; 1.560      ;
; -0.563 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
; -0.563 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.003     ; 1.559      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.109 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 1.036      ;
; -0.105 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 1.032      ;
; -0.076 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 1.003      ;
; -0.044 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.971      ;
; -0.044 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.971      ;
; -0.039 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.966      ;
; 0.244  ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.072     ; 0.683      ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; ROM_output_mux_counter[3] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.630      ;
; 0.402 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.646      ;
; 0.590 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.834      ;
; 0.592 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.836      ;
; 0.603 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.847      ;
; 0.608 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.852      ;
; 0.619 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.863      ;
; 0.620 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.864      ;
; 0.634 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.878      ;
; 0.856 ; ROM_output_mux_counter[0] ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.100      ;
; 0.876 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.121      ;
; 0.880 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.124      ;
; 0.887 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.131      ;
; 0.907 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.151      ;
; 0.918 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.162      ;
; 0.936 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.180      ;
; 0.944 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.188      ;
; 0.976 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.220      ;
; 0.986 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.230      ;
; 1.017 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.261      ;
; 1.021 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.265      ;
; 1.023 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.267      ;
; 1.148 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.392      ;
; 1.167 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.411      ;
; 2.857 ; read_enable               ; ROM_output_mux_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 0.843      ;
; 2.858 ; read_enable               ; ROM_output_mux_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 0.844      ;
; 2.861 ; read_enable               ; ROM_output_mux_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 0.847      ;
; 3.415 ; read_enable               ; DAC_LR_CLK_counter[3]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 1.401      ;
; 3.415 ; read_enable               ; DAC_LR_CLK_counter[2]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 1.401      ;
; 3.415 ; read_enable               ; DAC_LR_CLK_counter[1]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 1.401      ;
; 3.415 ; read_enable               ; ROM_output_mux_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 1.401      ;
; 3.415 ; read_enable               ; DAC_LR_CLK_counter[4]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 1.401      ;
; 3.415 ; read_enable               ; DAC_LR_CLK~reg0           ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.277     ; 1.401      ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.354 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.608      ;
; 0.611 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.854      ;
; 0.637 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.880      ;
; 0.637 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.880      ;
; 0.640 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.883      ;
; 0.641 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.884      ;
; 0.641 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.072      ; 0.884      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                         ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.354 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; counting_state               ; counting_state                                                                                                                                                  ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ignition                     ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.409 ; counting_state               ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.652      ;
; 0.585 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.828      ;
; 0.587 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.830      ;
; 0.590 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.833      ;
; 0.600 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.853      ;
; 0.771 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a408~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.421      ; 1.393      ;
; 0.773 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a272~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.421      ; 1.395      ;
; 0.797 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a0~porta_re_reg   ; clk                          ; clk         ; 0.000        ; 0.421      ; 1.419      ;
; 0.797 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a400~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.387      ; 1.385      ;
; 0.871 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.114      ;
; 0.874 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.117      ;
; 0.877 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.121      ;
; 0.886 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.133      ;
; 0.893 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.137      ;
; 0.896 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.139      ;
; 0.904 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.148      ;
; 0.907 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.150      ;
; 0.966 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                    ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 2.795      ; 4.175      ;
; 0.970 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.213      ;
; 0.973 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.216      ;
; 0.981 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.224      ;
; 0.984 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.228      ;
; 0.987 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.232      ;
; 0.996 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.243      ;
; 1.003 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.246      ;
; 1.004 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.247      ;
; 1.006 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.249      ;
; 1.014 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.257      ;
; 1.015 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.258      ;
; 1.017 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.260      ;
; 1.029 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a241~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.386      ; 1.616      ;
; 1.043 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a392~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.385      ; 1.629      ;
; 1.051 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a224~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.384      ; 1.636      ;
; 1.053 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a416~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.383      ; 1.637      ;
; 1.074 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|rden_a_store                ; clk                          ; clk         ; 0.000        ; 0.073      ; 1.318      ;
; 1.080 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.323      ;
; 1.083 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.326      ;
; 1.091 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.334      ;
; 1.094 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.337      ;
; 1.095 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.338      ;
; 1.097 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.342      ;
; 1.106 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a16~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.387      ; 1.694      ;
; 1.106 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.349      ;
; 1.108 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.353      ;
; 1.113 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.356      ;
; 1.114 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.357      ;
; 1.116 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.359      ;
; 1.124 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.367      ;
; 1.127 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.370      ;
; 1.135 ; counter[2]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.287     ; 1.049      ;
; 1.141 ; counter[3]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.287     ; 1.055      ;
; 1.190 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.433      ;
; 1.193 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.436      ;
; 1.201 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.444      ;
; 1.204 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.447      ;
; 1.205 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.448      ;
; 1.207 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.450      ;
; 1.208 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.451      ;
; 1.209 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.452      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'                                                                             ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.430 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.675      ;
; 0.467 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.467 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.467 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.467 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.467 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.467 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.467 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.467 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.467 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.809      ;
; 0.502 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.844      ;
; 0.502 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.844      ;
; 0.502 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.844      ;
; 0.502 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.844      ;
; 0.502 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.844      ;
; 0.502 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.844      ;
; 0.502 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.141      ; 1.844      ;
; 0.545 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.140      ; 1.886      ;
; 0.588 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.142      ; 1.931      ;
; 0.598 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.843      ;
; 0.600 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.845      ;
; 0.600 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.845      ;
; 0.603 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.848      ;
; 0.604 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.849      ;
; 0.618 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.863      ;
; 0.620 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.865      ;
; 0.623 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.868      ;
; 0.636 ; read_counter[16] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.881      ;
; 0.652 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 0.897      ;
; 0.700 ; read_counter[12] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.944      ;
; 0.761 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.005      ;
; 0.816 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.061      ;
; 0.886 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.131      ;
; 0.887 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.132      ;
; 0.890 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.135      ;
; 0.890 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.135      ;
; 0.891 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.136      ;
; 0.903 ; read_counter[4]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.148      ;
; 0.908 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.153      ;
; 0.914 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.159      ;
; 0.918 ; read_counter[8]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.163      ;
; 0.919 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.164      ;
; 0.921 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.166      ;
; 0.924 ; read_counter[16] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.169      ;
; 0.986 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.231      ;
; 0.989 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.234      ;
; 0.996 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.241      ;
; 0.997 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.242      ;
; 1.002 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.247      ;
; 1.007 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.252      ;
; 1.011 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.256      ;
; 1.012 ; read_counter[12] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.075      ; 1.258      ;
; 1.012 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.257      ;
; 1.015 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.260      ;
; 1.017 ; read_counter[8]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.262      ;
; 1.018 ; read_counter[10] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.263      ;
; 1.024 ; read_counter[3]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.269      ;
; 1.028 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.273      ;
; 1.031 ; read_counter[2]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.276      ;
; 1.038 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.283      ;
; 1.049 ; read_counter[13] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.294      ;
; 1.051 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.296      ;
; 1.087 ; read_counter[9]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.331      ;
; 1.096 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.341      ;
; 1.103 ; read_counter[15] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.348      ;
; 1.106 ; read_counter[12] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.351      ;
; 1.107 ; read_counter[11] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.352      ;
; 1.107 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.352      ;
; 1.110 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.355      ;
; 1.111 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.356      ;
; 1.113 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.358      ;
; 1.114 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.359      ;
; 1.119 ; read_counter[12] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.364      ;
; 1.121 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.366      ;
; 1.122 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.367      ;
; 1.123 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.368      ;
; 1.123 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.368      ;
; 1.125 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.370      ;
; 1.127 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.372      ;
; 1.128 ; read_counter[10] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.373      ;
; 1.130 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.375      ;
; 1.132 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.377      ;
; 1.137 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.382      ;
; 1.139 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.384      ;
; 1.148 ; read_counter[13] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.393      ;
; 1.155 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.399      ;
; 1.161 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.406      ;
; 1.172 ; read_counter[14] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.417      ;
; 1.191 ; read_counter[15] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.436      ;
; 1.197 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.441      ;
; 1.206 ; read_counter[11] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.451      ;
; 1.206 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.451      ;
; 1.209 ; read_counter[5]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.454      ;
; 1.220 ; read_counter[5]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.465      ;
; 1.220 ; read_counter[0]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.465      ;
; 1.221 ; read_counter[6]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.466      ;
; 1.222 ; read_counter[4]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.467      ;
; 1.224 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.469      ;
; 1.233 ; read_counter[4]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.478      ;
; 1.237 ; read_counter[8]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.482      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.534 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.020      ;
; 0.566 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.052      ;
; 0.567 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.053      ;
; 0.569 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.055      ;
; 0.570 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.056      ;
; 0.570 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.056      ;
; 0.573 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.059      ;
; 0.573 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.059      ;
; 0.574 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.060      ;
; 0.576 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.062      ;
; 0.577 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.063      ;
; 0.589 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.832      ;
; 0.591 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.077      ;
; 0.619 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.105      ;
; 0.622 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.108      ;
; 0.623 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.109      ;
; 0.624 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.110      ;
; 0.624 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.110      ;
; 0.627 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.113      ;
; 0.633 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.876      ;
; 0.634 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.120      ;
; 0.636 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.122      ;
; 0.640 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.126      ;
; 0.641 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.127      ;
; 0.641 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.127      ;
; 0.648 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.134      ;
; 0.656 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.899      ;
; 0.657 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.143      ;
; 0.660 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 0.903      ;
; 0.667 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.153      ;
; 0.668 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.154      ;
; 0.680 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.166      ;
; 0.681 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.167      ;
; 0.682 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.168      ;
; 0.684 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.170      ;
; 0.685 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.171      ;
; 0.695 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.181      ;
; 0.700 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.186      ;
; 0.707 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.193      ;
; 0.709 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.195      ;
; 0.712 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.198      ;
; 0.713 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.199      ;
; 0.777 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.263      ;
; 0.782 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.295      ; 1.268      ;
; 0.787 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.030      ;
; 0.921 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.164      ;
; 0.927 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.170      ;
; 0.932 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.175      ;
; 0.938 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.181      ;
; 0.943 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.186      ;
; 1.037 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.280      ;
; 1.042 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.285      ;
; 1.048 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.291      ;
; 1.053 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.296      ;
; 1.073 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.316      ;
; 1.339 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.582      ;
; 1.422 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.665      ;
; 1.422 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.665      ;
; 1.422 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.665      ;
; 1.539 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.782      ;
; 1.539 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.782      ;
; 1.539 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.782      ;
; 1.539 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.782      ;
; 1.627 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.870      ;
; 1.627 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.072      ; 1.870      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -2.272 ; -1605.695     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.710 ; -14.771       ;
; DAC_LR_CLK~reg0                                                ; -0.731 ; -5.582        ;
; I2C_Protocol:I2C|SCLK                                          ; -0.096 ; -0.480        ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.394  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; DAC_LR_CLK~reg0                                                ; 0.181 ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.181 ; 0.000         ;
; clk                                                            ; 0.181 ; 0.000         ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.182 ; 0.000         ;
; I2C_Protocol:I2C|SCLK                                          ; 0.223 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.000   ; -18.000       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.000   ; -15.000       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.000   ; -4.000        ;
; clk                                                            ; 9.371    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.697 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                                                               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -2.272 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.771      ;
; -2.272 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.771      ;
; -2.267 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.457     ; 2.809      ;
; -2.267 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.457     ; 2.809      ;
; -2.264 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.464     ; 2.799      ;
; -2.264 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.464     ; 2.799      ;
; -2.262 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a181~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.518     ; 2.743      ;
; -2.262 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a181~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.518     ; 2.743      ;
; -2.258 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a146~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.474     ; 2.783      ;
; -2.258 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a146~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.474     ; 2.783      ;
; -2.248 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.738      ;
; -2.248 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.738      ;
; -2.248 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.747      ;
; -2.248 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.747      ;
; -2.246 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a191~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.505     ; 2.740      ;
; -2.246 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a191~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.505     ; 2.740      ;
; -2.245 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a178~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.511     ; 2.733      ;
; -2.245 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a178~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.511     ; 2.733      ;
; -2.243 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.733      ;
; -2.243 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.733      ;
; -2.239 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a184~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.486     ; 2.752      ;
; -2.239 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a184~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.486     ; 2.752      ;
; -2.237 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.495     ; 2.741      ;
; -2.237 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.495     ; 2.741      ;
; -2.235 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a219~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.478     ; 2.756      ;
; -2.235 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a219~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.478     ; 2.756      ;
; -2.224 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.483     ; 2.740      ;
; -2.224 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.483     ; 2.740      ;
; -2.223 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a180~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.492     ; 2.730      ;
; -2.223 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a180~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.492     ; 2.730      ;
; -2.222 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.495     ; 2.726      ;
; -2.222 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.495     ; 2.726      ;
; -2.214 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a410~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.490     ; 2.723      ;
; -2.214 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a410~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.490     ; 2.723      ;
; -2.213 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a402~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.508     ; 2.704      ;
; -2.213 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a402~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.508     ; 2.704      ;
; -2.212 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.457     ; 2.754      ;
; -2.212 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.457     ; 2.754      ;
; -2.209 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a189~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.486     ; 2.722      ;
; -2.209 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a189~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.486     ; 2.722      ;
; -2.209 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.464     ; 2.744      ;
; -2.209 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.464     ; 2.744      ;
; -2.209 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.483     ; 2.725      ;
; -2.209 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.483     ; 2.725      ;
; -2.207 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a210~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.492     ; 2.714      ;
; -2.207 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a210~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.492     ; 2.714      ;
; -2.200 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a222~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.471     ; 2.728      ;
; -2.200 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a222~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.471     ; 2.728      ;
; -2.199 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.495     ; 2.703      ;
; -2.199 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a327~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.495     ; 2.703      ;
; -2.196 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a176~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.473     ; 2.722      ;
; -2.196 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a176~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.473     ; 2.722      ;
; -2.195 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a86~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.694      ;
; -2.195 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a86~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.694      ;
; -2.193 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a212~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.474     ; 2.718      ;
; -2.193 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a212~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.474     ; 2.718      ;
; -2.190 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.689      ;
; -2.190 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.689      ;
; -2.189 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.457     ; 2.731      ;
; -2.189 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a310~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.457     ; 2.731      ;
; -2.186 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.464     ; 2.721      ;
; -2.186 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a305~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.464     ; 2.721      ;
; -2.186 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.483     ; 2.702      ;
; -2.186 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a335~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.483     ; 2.702      ;
; -2.183 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.673      ;
; -2.183 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.673      ;
; -2.182 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a155~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.475     ; 2.706      ;
; -2.182 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a155~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.475     ; 2.706      ;
; -2.181 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a228~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.487     ; 2.693      ;
; -2.181 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a228~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.487     ; 2.693      ;
; -2.179 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a321~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.493     ; 2.685      ;
; -2.179 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a321~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.493     ; 2.685      ;
; -2.178 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.668      ;
; -2.178 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.668      ;
; -2.176 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a330~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.514     ; 2.661      ;
; -2.176 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a330~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.514     ; 2.661      ;
; -2.176 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.675      ;
; -2.176 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a116~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.500     ; 2.675      ;
; -2.174 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.664      ;
; -2.174 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.664      ;
; -2.172 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.662      ;
; -2.172 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a103~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.662      ;
; -2.171 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a149~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.478     ; 2.692      ;
; -2.171 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a149~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.478     ; 2.692      ;
; -2.169 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a387~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.508     ; 2.660      ;
; -2.169 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a387~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.508     ; 2.660      ;
; -2.169 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.659      ;
; -2.169 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.659      ;
; -2.168 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a413~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.484     ; 2.683      ;
; -2.168 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a413~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.484     ; 2.683      ;
; -2.167 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a292~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.507     ; 2.659      ;
; -2.167 ; read_counter[14] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a292~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.507     ; 2.659      ;
; -2.167 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.657      ;
; -2.167 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a111~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.509     ; 2.657      ;
; -2.164 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a372~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.466     ; 2.697      ;
; -2.164 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a390~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.502     ; 2.661      ;
; -2.164 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a372~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.466     ; 2.697      ;
; -2.164 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a390~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.502     ; 2.661      ;
; -2.164 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a321~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.493     ; 2.670      ;
; -2.164 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a321~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -0.493     ; 2.670      ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                 ; To Node                   ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.710   ; read_enable               ; DAC_LR_CLK_counter[3]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.706      ;
; -1.710   ; read_enable               ; DAC_LR_CLK_counter[2]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.706      ;
; -1.710   ; read_enable               ; DAC_LR_CLK_counter[1]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.706      ;
; -1.710   ; read_enable               ; ROM_output_mux_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.706      ;
; -1.710   ; read_enable               ; DAC_LR_CLK_counter[4]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.706      ;
; -1.710   ; read_enable               ; DAC_LR_CLK~reg0           ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.706      ;
; -1.506   ; read_enable               ; ROM_output_mux_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.502      ;
; -1.503   ; read_enable               ; ROM_output_mux_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.499      ;
; -1.502   ; read_enable               ; ROM_output_mux_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.768     ; 0.498      ;
; 3894.931 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.847      ;
; 3894.938 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.840      ;
; 3894.943 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.835      ;
; 3894.947 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.831      ;
; 3894.949 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.829      ;
; 3894.959 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.819      ;
; 3894.966 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.812      ;
; 3894.996 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.782      ;
; 3895.006 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.772      ;
; 3895.015 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.763      ;
; 3895.019 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.759      ;
; 3895.027 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.751      ;
; 3895.027 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.751      ;
; 3895.079 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.699      ;
; 3895.081 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.697      ;
; 3895.132 ; ROM_output_mux_counter[0] ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.646      ;
; 3895.202 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.576      ;
; 3895.229 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.549      ;
; 3895.230 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.548      ;
; 3895.231 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.547      ;
; 3895.231 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.547      ;
; 3895.240 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.538      ;
; 3895.247 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.531      ;
; 3895.399 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.379      ;
; 3895.400 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.378      ;
; 3895.419 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.359      ;
; 3895.419 ; ROM_output_mux_counter[3] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.359      ;
; 3895.419 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.359      ;
; 3895.419 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.359      ;
+----------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'                                                                             ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -0.731 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.676      ;
; -0.684 ; read_counter[3]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.629      ;
; -0.683 ; read_counter[0]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.628      ;
; -0.632 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.577      ;
; -0.632 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.577      ;
; -0.630 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.575      ;
; -0.629 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; read_counter[2]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.574      ;
; -0.599 ; read_counter[5]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.544      ;
; -0.575 ; read_counter[8]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.520      ;
; -0.575 ; read_counter[8]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.520      ;
; -0.573 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.518      ;
; -0.572 ; read_counter[8]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.517      ;
; -0.566 ; read_counter[14] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.511      ;
; -0.566 ; read_counter[14] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.511      ;
; -0.564 ; read_counter[14] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.509      ;
; -0.563 ; read_counter[14] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.508      ;
; -0.562 ; read_counter[9]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.506      ;
; -0.553 ; read_counter[15] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.498      ;
; -0.553 ; read_counter[4]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.498      ;
; -0.552 ; read_counter[15] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.497      ;
; -0.551 ; read_counter[15] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.496      ;
; -0.550 ; read_counter[15] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.495      ;
; -0.539 ; read_counter[13] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.484      ;
; -0.539 ; read_counter[13] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.484      ;
; -0.538 ; read_counter[7]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.483      ;
; -0.537 ; read_counter[13] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.482      ;
; -0.536 ; read_counter[13] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.481      ;
; -0.525 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.470      ;
; -0.525 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.470      ;
; -0.523 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.468      ;
; -0.522 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.467      ;
; -0.506 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.451      ;
; -0.501 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.446      ;
; -0.500 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.445      ;
; -0.499 ; read_counter[15] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.444      ;
; -0.499 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.444      ;
; -0.498 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.443      ;
; -0.497 ; read_counter[14] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.442      ;
; -0.485 ; read_counter[6]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.430      ;
; -0.482 ; read_counter[3]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.427      ;
; -0.482 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.427      ;
; -0.480 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.425      ;
; -0.479 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.424      ;
; -0.471 ; read_counter[13] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.416      ;
; -0.442 ; read_counter[1]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; read_counter[9]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.386      ;
; -0.442 ; read_counter[9]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.386      ;
; -0.440 ; read_counter[9]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.384      ;
; -0.440 ; read_counter[4]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.385      ;
; -0.440 ; read_counter[4]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.385      ;
; -0.439 ; read_counter[9]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.383      ;
; -0.439 ; read_counter[7]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.384      ;
; -0.438 ; read_counter[7]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.383      ;
; -0.438 ; read_counter[4]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.383      ;
; -0.437 ; read_counter[7]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.382      ;
; -0.437 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.382      ;
; -0.436 ; read_counter[7]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.381      ;
; -0.428 ; read_counter[0]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.373      ;
; -0.415 ; read_counter[10] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.360      ;
; -0.415 ; read_counter[10] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.360      ;
; -0.413 ; read_counter[10] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.358      ;
; -0.412 ; read_counter[10] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.357      ;
; -0.395 ; read_counter[17] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.340      ;
; -0.395 ; read_counter[17] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.340      ;
; -0.395 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.340      ;
; -0.393 ; read_counter[17] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.338      ;
; -0.392 ; read_counter[17] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.337      ;
; -0.391 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.336      ;
; -0.376 ; read_counter[6]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.321      ;
; -0.376 ; read_counter[6]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.321      ;
; -0.374 ; read_counter[6]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.319      ;
; -0.374 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.319      ;
; -0.373 ; read_counter[6]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.318      ;
; -0.370 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.315      ;
; -0.366 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.311      ;
; -0.356 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.301      ;
; -0.354 ; read_counter[10] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.299      ;
; -0.351 ; read_counter[5]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.296      ;
; -0.351 ; read_counter[5]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.296      ;
; -0.349 ; read_counter[5]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.294      ;
; -0.348 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.293      ;
; -0.333 ; read_counter[16] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.278      ;
; -0.333 ; read_counter[16] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.278      ;
; -0.332 ; read_counter[17] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.277      ;
; -0.331 ; read_counter[16] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.276      ;
; -0.330 ; read_counter[16] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.275      ;
; -0.323 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.268      ;
; -0.319 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.264      ;
; -0.318 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.263      ;
; -0.310 ; read_counter[5]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.255      ;
; -0.308 ; read_counter[11] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.253      ;
; -0.306 ; read_counter[15] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.251      ;
; -0.302 ; read_counter[1]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.247      ;
; -0.302 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.247      ;
; -0.297 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.242      ;
; -0.290 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.235      ;
; -0.288 ; read_counter[0]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.233      ;
; -0.281 ; read_counter[14] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.226      ;
; -0.278 ; read_counter[13] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.223      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -0.096 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.096 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 1.039      ;
; -0.018 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.961      ;
; -0.018 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.961      ;
; -0.018 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.961      ;
; -0.018 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.961      ;
; -0.018 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.961      ;
; -0.007 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.950      ;
; 0.012  ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.931      ;
; 0.027  ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.027  ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.969      ;
; 0.030  ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.030  ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.966      ;
; 0.049  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.894      ;
; 0.049  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.894      ;
; 0.049  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.894      ;
; 0.049  ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.894      ;
; 0.056  ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.887      ;
; 0.056  ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.887      ;
; 0.056  ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.887      ;
; 0.056  ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.887      ;
; 0.061  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.882      ;
; 0.095  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.848      ;
; 0.129  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.814      ;
; 0.133  ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.133  ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.863      ;
; 0.163  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.780      ;
; 0.167  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.044     ; 0.776      ;
; 0.201  ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
; 0.201  ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.009      ; 0.795      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.394 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.552      ;
; 0.397 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.549      ;
; 0.414 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.532      ;
; 0.419 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.527      ;
; 0.419 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.527      ;
; 0.424 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.522      ;
; 0.587 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.359      ;
; 0.587 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.041     ; 0.359      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'                                                                             ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.181 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.181 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.181 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.181 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.181 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.181 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.181 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.181 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.181 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.914      ;
; 0.210 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.943      ;
; 0.210 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.943      ;
; 0.210 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.943      ;
; 0.210 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.943      ;
; 0.210 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.943      ;
; 0.210 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.943      ;
; 0.210 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.943      ;
; 0.218 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.344      ;
; 0.232 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.619      ; 0.965      ;
; 0.246 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.620      ; 0.980      ;
; 0.299 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.426      ;
; 0.303 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.430      ;
; 0.311 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.437      ;
; 0.311 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.438      ;
; 0.322 ; read_counter[16] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.448      ;
; 0.334 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.460      ;
; 0.335 ; read_counter[12] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.461      ;
; 0.369 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.495      ;
; 0.405 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.531      ;
; 0.449 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.575      ;
; 0.452 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.578      ;
; 0.458 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.584      ;
; 0.461 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.587      ;
; 0.465 ; read_counter[4]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.591      ;
; 0.467 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.593      ;
; 0.470 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.596      ;
; 0.473 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.599      ;
; 0.474 ; read_counter[8]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.600      ;
; 0.475 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.601      ;
; 0.480 ; read_counter[16] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.606      ;
; 0.499 ; read_counter[12] ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.626      ;
; 0.512 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.641      ;
; 0.524 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.650      ;
; 0.526 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.654      ;
; 0.530 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.656      ;
; 0.533 ; read_counter[3]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.659      ;
; 0.536 ; read_counter[9]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.662      ;
; 0.536 ; read_counter[10] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.662      ;
; 0.537 ; read_counter[8]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.663      ;
; 0.540 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.666      ;
; 0.541 ; read_counter[2]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.667      ;
; 0.546 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.672      ;
; 0.549 ; read_counter[13] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.675      ;
; 0.554 ; read_counter[15] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.680      ;
; 0.557 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.683      ;
; 0.561 ; read_counter[12] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.687      ;
; 0.569 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.695      ;
; 0.573 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.699      ;
; 0.578 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.704      ;
; 0.580 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; read_counter[11] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.707      ;
; 0.583 ; read_counter[14] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.709      ;
; 0.584 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.710      ;
; 0.589 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.715      ;
; 0.590 ; read_counter[12] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.716      ;
; 0.592 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.719      ;
; 0.593 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.719      ;
; 0.596 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.722      ;
; 0.596 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.722      ;
; 0.597 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.723      ;
; 0.599 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.725      ;
; 0.602 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.728      ;
; 0.602 ; read_counter[10] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.728      ;
; 0.603 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.729      ;
; 0.604 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.730      ;
; 0.605 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.731      ;
; 0.612 ; read_counter[13] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.738      ;
; 0.615 ; read_counter[12] ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.741      ;
; 0.617 ; read_counter[12] ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; read_counter[12] ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; read_counter[15] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.743      ;
; 0.643 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.769      ;
; 0.644 ; read_counter[11] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.770      ;
; 0.646 ; read_counter[14] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.772      ;
; 0.647 ; read_counter[5]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.773      ;
; 0.650 ; read_counter[5]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.776      ;
; 0.655 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.781      ;
; 0.656 ; read_counter[0]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.782      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; ROM_output_mux_counter[3] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DAC_LR_CLK_counter[4]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.318      ;
; 0.294 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.421      ;
; 0.300 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.426      ;
; 0.303 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.429      ;
; 0.314 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.440      ;
; 0.315 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.441      ;
; 0.320 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[1]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.446      ;
; 0.417 ; ROM_output_mux_counter[0] ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.543      ;
; 0.443 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.569      ;
; 0.452 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.579      ;
; 0.455 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.581      ;
; 0.463 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.589      ;
; 0.473 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[2]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.599      ;
; 0.476 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[3]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.602      ;
; 0.497 ; ROM_output_mux_counter[2] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.623      ;
; 0.506 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; DAC_LR_CLK_counter[3]     ; DAC_LR_CLK~reg0           ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; DAC_LR_CLK_counter[2]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.632      ;
; 0.518 ; DAC_LR_CLK_counter[1]     ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.644      ;
; 0.539 ; ROM_output_mux_counter[0] ; DAC_LR_CLK_counter[4]     ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.665      ;
; 0.605 ; ROM_output_mux_counter[1] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.731      ;
; 0.618 ; ROM_output_mux_counter[0] ; ROM_output_mux_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.744      ;
; 1.689 ; read_enable               ; ROM_output_mux_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.417      ;
; 1.689 ; read_enable               ; ROM_output_mux_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.417      ;
; 1.692 ; read_enable               ; ROM_output_mux_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.420      ;
; 1.976 ; read_enable               ; DAC_LR_CLK_counter[3]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.704      ;
; 1.976 ; read_enable               ; DAC_LR_CLK_counter[2]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.704      ;
; 1.976 ; read_enable               ; DAC_LR_CLK_counter[1]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.704      ;
; 1.976 ; read_enable               ; ROM_output_mux_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.704      ;
; 1.976 ; read_enable               ; DAC_LR_CLK_counter[4]     ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.704      ;
; 1.976 ; read_enable               ; DAC_LR_CLK~reg0           ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.704      ;
+-------+---------------------------+---------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                   ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                               ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.181 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                               ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                               ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                               ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counting_state               ; counting_state                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ignition                     ; ignition                                                                                                                                                              ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.209 ; counting_state               ; ignition                                                                                                                                                              ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.335      ;
; 0.256 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                          ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 1.650      ; 2.125      ;
; 0.291 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.417      ;
; 0.293 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.299 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.431      ;
; 0.400 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a408~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.247      ; 0.751      ;
; 0.405 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a272~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.246      ; 0.755      ;
; 0.413 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a0~porta_re_reg         ; clk                          ; clk         ; 0.000        ; 0.247      ; 0.764      ;
; 0.421 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a400~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.224      ; 0.749      ;
; 0.440 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.566      ;
; 0.447 ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK                                                                                                                                                 ; I2C_Protocol:I2C|SCLK        ; clk         ; 0.000        ; 1.648      ; 2.314      ;
; 0.448 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.580      ;
; 0.459 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.586      ;
; 0.462 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.589      ;
; 0.466 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.592      ;
; 0.503 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.629      ;
; 0.506 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.632      ;
; 0.511 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|rden_a_store                      ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.643      ;
; 0.519 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.645      ;
; 0.520 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.646      ;
; 0.520 ; counter[3]                   ; counting_state                                                                                                                                                        ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.115     ; 0.519      ;
; 0.524 ; counter[2]                   ; counting_state                                                                                                                                                        ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.115     ; 0.523      ;
; 0.525 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.652      ;
; 0.528 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.655      ;
; 0.532 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.658      ;
; 0.544 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a241~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.223      ; 0.871      ;
; 0.557 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a392~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.222      ; 0.883      ;
; 0.564 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a224~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.221      ; 0.889      ;
; 0.566 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a416~porta_re_reg       ; clk                          ; clk         ; 0.000        ; 0.219      ; 0.889      ;
; 0.569 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.695      ;
; 0.569 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.695      ;
; 0.572 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.698      ;
; 0.572 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.698      ;
; 0.577 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|serial_data                                                                                                                                          ; I2C_Protocol:I2C|SCLK        ; clk         ; 0.000        ; 1.649      ; 2.446      ;
; 0.579 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.705      ;
; 0.580 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.707      ;
; 0.582 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.708      ;
; 0.583 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.709      ;
; 0.585 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.711      ;
; 0.586 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.712      ;
; 0.589 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a16~porta_re_reg        ; clk                          ; clk         ; 0.000        ; 0.224      ; 0.917      ;
; 0.589 ; ignition                     ; I2C_Protocol:I2C|SCLK                                                                                                                                                 ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.715      ;
; 0.589 ; counter[0]                   ; counting_state                                                                                                                                                        ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.115     ; 0.588      ;
; 0.590 ; read_counter[3]              ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a400~porta_address_reg0 ; DAC_LR_CLK~reg0              ; clk         ; 0.000        ; -0.276     ; 0.448      ;
; 0.591 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.717      ;
; 0.594 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.720      ;
; 0.595 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.721      ;
; 0.595 ; read_counter[4]              ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a400~porta_address_reg0 ; DAC_LR_CLK~reg0              ; clk         ; 0.000        ; -0.276     ; 0.453      ;
; 0.598 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                          ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.724      ;
; 0.628 ; read_counter[0]              ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_6ce1:auto_generated|ram_block1a400~porta_address_reg0 ; DAC_LR_CLK~reg0              ; clk         ; 0.000        ; -0.276     ; 0.486      ;
; 0.635 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                           ; clk                          ; clk         ; 0.000        ; 0.042      ; 0.761      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.182 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.314      ;
; 0.307 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.432      ;
; 0.316 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.441      ;
; 0.320 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.445      ;
; 0.320 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.445      ;
; 0.322 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.447      ;
; 0.325 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.041      ; 0.450      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.223 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.509      ;
; 0.233 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.519      ;
; 0.233 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.519      ;
; 0.234 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.520      ;
; 0.235 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.521      ;
; 0.236 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.522      ;
; 0.239 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.525      ;
; 0.239 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.525      ;
; 0.239 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.525      ;
; 0.240 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.526      ;
; 0.242 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.528      ;
; 0.247 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.533      ;
; 0.266 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.552      ;
; 0.270 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.556      ;
; 0.270 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.556      ;
; 0.271 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.557      ;
; 0.272 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.558      ;
; 0.272 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.558      ;
; 0.274 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.560      ;
; 0.274 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.560      ;
; 0.276 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.562      ;
; 0.277 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.563      ;
; 0.280 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.566      ;
; 0.285 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.413      ;
; 0.287 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.573      ;
; 0.288 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.574      ;
; 0.288 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.574      ;
; 0.289 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.575      ;
; 0.290 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.576      ;
; 0.291 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.577      ;
; 0.293 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.579      ;
; 0.296 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.582      ;
; 0.297 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.583      ;
; 0.299 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.585      ;
; 0.299 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.585      ;
; 0.301 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.587      ;
; 0.302 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.588      ;
; 0.303 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.589      ;
; 0.305 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.591      ;
; 0.319 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.447      ;
; 0.331 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.459      ;
; 0.333 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.461      ;
; 0.347 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.633      ;
; 0.351 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.182      ; 0.637      ;
; 0.381 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.509      ;
; 0.477 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.605      ;
; 0.478 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.606      ;
; 0.480 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.608      ;
; 0.481 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.609      ;
; 0.482 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.610      ;
; 0.530 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.658      ;
; 0.544 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.672      ;
; 0.545 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.673      ;
; 0.547 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.675      ;
; 0.548 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.676      ;
; 0.663 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.791      ;
; 0.682 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.810      ;
; 0.682 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.810      ;
; 0.682 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.810      ;
; 0.746 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.874      ;
; 0.746 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.874      ;
; 0.746 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.874      ;
; 0.746 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.874      ;
; 0.797 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.925      ;
; 0.797 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.044      ; 0.925      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -5.203    ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  DAC_LR_CLK~reg0                                                ; -2.497    ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  I2C_Protocol:I2C|SCLK                                          ; -1.291    ; 0.223 ; N/A      ; N/A     ; -1.285              ;
;  I2C_Protocol:I2C|finish_flag                                   ; -0.232    ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.907    ; 0.181 ; N/A      ; N/A     ; 1947.627            ;
;  clk                                                            ; -5.203    ; 0.181 ; N/A      ; N/A     ; 9.371               ;
; Design-wide TNS                                                 ; -3952.889 ; 0.0   ; 0.0      ; 0.0     ; -47.545             ;
;  DAC_LR_CLK~reg0                                                ; -28.217   ; 0.000 ; N/A      ; N/A     ; -23.130             ;
;  I2C_Protocol:I2C|SCLK                                          ; -16.855   ; 0.000 ; N/A      ; N/A     ; -19.275             ;
;  I2C_Protocol:I2C|finish_flag                                   ; -0.623    ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -33.848   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                            ; -3873.346 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_LR_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIN          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDIN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 2278     ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; clk                                                            ; 9657     ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; clk                                                            ; 5        ; 1        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; clk                                                            ; 13       ; 61       ; 0        ; 0        ;
; clk                                                            ; DAC_LR_CLK~reg0                                                ; 18       ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; 279      ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; 10       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|SCLK                                          ; 80       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; 0        ; 0        ; 0        ; 40       ;
; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9        ; 0        ; 0        ; 0        ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 2278     ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; clk                                                            ; 9657     ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; clk                                                            ; 5        ; 1        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; clk                                                            ; 13       ; 61       ; 0        ; 0        ;
; clk                                                            ; DAC_LR_CLK~reg0                                                ; 18       ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; 279      ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; 10       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|SCLK                                          ; 80       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; 0        ; 0        ; 0        ; 40       ;
; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9        ; 0        ; 0        ; 0        ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 27    ; 27   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 439   ; 439  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; Target                                                         ; Clock                                                          ; Type      ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; Base      ; Constrained ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; Base      ; Constrained ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; Base      ; Constrained ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk                                                            ; clk                                                            ; Base      ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDIN       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ACK_LEDR[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DATA    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_LR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDIN       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ACK_LEDR[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DATA    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_LR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon May 04 00:04:31 2020
Info: Command: quartus_sta Top -c Top
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4675 -multiply_by 24 -duty_cycle 50.00 -name {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DAC_LR_CLK~reg0 DAC_LR_CLK~reg0
    Info (332105): create_clock -period 1.000 -name I2C_Protocol:I2C|finish_flag I2C_Protocol:I2C|finish_flag
    Info (332105): create_clock -period 1.000 -name I2C_Protocol:I2C|SCLK I2C_Protocol:I2C|SCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.203           -3873.346 clk 
    Info (332119):    -3.907             -33.848 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.497             -28.217 DAC_LR_CLK~reg0 
    Info (332119):    -1.291             -16.855 I2C_Protocol:I2C|SCLK 
    Info (332119):    -0.232              -0.623 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 clk 
    Info (332119):     0.403               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.480               0.000 DAC_LR_CLK~reg0 
    Info (332119):     0.593               0.000 I2C_Protocol:I2C|SCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -23.130 DAC_LR_CLK~reg0 
    Info (332119):    -1.285             -19.275 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.285              -5.140 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.622               0.000 clk 
    Info (332119):  1947.628               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.628           -3459.037 clk 
    Info (332119):    -3.369             -29.095 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.153             -23.632 DAC_LR_CLK~reg0 
    Info (332119):    -1.080             -14.030 I2C_Protocol:I2C|SCLK 
    Info (332119):    -0.109              -0.258 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.354               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.354               0.000 clk 
    Info (332119):     0.430               0.000 DAC_LR_CLK~reg0 
    Info (332119):     0.534               0.000 I2C_Protocol:I2C|SCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -23.130 DAC_LR_CLK~reg0 
    Info (332119):    -1.285             -19.275 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.285              -5.140 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.643               0.000 clk 
    Info (332119):  1947.627               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.272           -1605.695 clk 
    Info (332119):    -1.710             -14.771 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.731              -5.582 DAC_LR_CLK~reg0 
    Info (332119):    -0.096              -0.480 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.394               0.000 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 DAC_LR_CLK~reg0 
    Info (332119):     0.181               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 clk 
    Info (332119):     0.182               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.223               0.000 I2C_Protocol:I2C|SCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -18.000 DAC_LR_CLK~reg0 
    Info (332119):    -1.000             -15.000 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.000              -4.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.371               0.000 clk 
    Info (332119):  1947.697               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 766 megabytes
    Info: Processing ended: Mon May 04 00:04:35 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


