# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv" \
"../../../../CMPE140_LAB6_Finish.srcs/sources_1/imports/Lab6/ram.sv" \
"../../../../CMPE140_LAB6_Finish.srcs/sources_1/imports/Lab4/rom.sv" \
"../../../../CMPE140_LAB6_Finish.srcs/sim_1/imports/Lab6/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
