
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000041                       # Number of seconds simulated (Second)
simTicks                                     40502000                       # Number of ticks simulated (Tick)
finalTick                                    40502000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.18                       # Real time elapsed on the host (Second)
hostTickRate                                222697917                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     671180                       # Number of bytes of host memory used (Byte)
simInsts                                         8282                       # Number of instructions simulated (Count)
simOps                                          16026                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    45479                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      87999                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            40503                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           28919                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        7                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          25944                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     54                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12894                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             18770                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   7                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               22584                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.148778                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.061191                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     15324     67.85%     67.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      1691      7.49%     75.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1151      5.10%     80.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       945      4.18%     84.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       956      4.23%     88.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       940      4.16%     93.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       792      3.51%     96.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       440      1.95%     98.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       345      1.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 22584                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     236     78.67%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     78.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      3.67%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     82.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.33%     82.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.67%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     83.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     26      8.67%     92.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    11      3.67%     95.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 3      1.00%     96.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      3.33%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          663      2.56%      2.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         19611     75.59%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            6      0.02%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            21      0.08%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          136      0.52%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          154      0.59%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.19%     79.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          218      0.84%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         2759     10.63%     91.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1722      6.64%     97.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           82      0.32%     97.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          524      2.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          25944                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.640545                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 300                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.011563                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72191                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   40333                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           23067                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2635                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1499                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1271                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       24252                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1329                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             25039                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          2635                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       905                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                               4799                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           2364                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2164                       # Number of stores executed (Count)
system.cpu.numRate                           0.618201                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             283                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           17919                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                        8282                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         16026                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.890485                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.890485                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.204479                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.204479                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      27959                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     17165                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1516                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        710                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                       10735                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       7288                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                     10594                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads           3040                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2595                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           24                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            4                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    4152                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              2932                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               684                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1872                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  546                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1107                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.591346                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     257                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             353                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              340                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          108                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12613                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               557                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        20617                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.777320                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.749587                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           15519     75.27%     75.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1545      7.49%     82.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             877      4.25%     87.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1083      5.25%     92.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             483      2.34%     94.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             282      1.37%     95.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             157      0.76%     96.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             174      0.84%     97.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             497      2.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        20617                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                 8282                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  16026                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        3121                       # Number of memory references committed (Count)
system.cpu.commit.loads                          1497                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       1683                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1125                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       15286                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   146                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          186      1.16%      1.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        12203     76.15%     77.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.03%     77.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.13%     77.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.84%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.59%     78.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.29%     79.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      1.34%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         1455      9.08%     89.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1170      7.30%     96.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           42      0.26%     97.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          454      2.83%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        16026                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           497                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           3789                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              3789                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          3789                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             3789                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          242                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             242                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          242                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            242                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     23470999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     23470999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     23470999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     23470999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         4031                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          4031                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         4031                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         4031                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.060035                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.060035                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.060035                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.060035                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 96987.599174                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 96987.599174                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 96987.599174                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 96987.599174                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          415                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      23.055556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.demandMshrHits::cpu.data           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            84                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           84                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           84                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          158                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          158                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          158                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher          137                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          295                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     15714999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     15714999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     15714999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher      8471864                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     24186863                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.039196                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.039196                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.039196                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.073183                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 99462.018987                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 99462.018987                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 99462.018987                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 61838.423358                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 81989.366102                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                      1                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher          137                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total          137                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher      8471864                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total      8471864                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 61838.423358                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 61838.423358                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data         2223                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2223                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          183                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           183                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     18513000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     18513000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         2406                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         2406                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.076060                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.076060                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 101163.934426                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 101163.934426                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           79                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           79                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          104                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          104                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     11100000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     11100000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.043225                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.043225                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 106730.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 106730.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1566                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1566                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           59                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           59                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      4957999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      4957999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1625                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1625                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.036308                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.036308                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 84033.881356                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 84033.881356                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           54                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           54                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      4614999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      4614999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.033231                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.033231                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 85462.944444                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 85462.944444                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses          158                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued             229                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUseful              73                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.318777                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.316017                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache           89                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR            3                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate                92                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified          365                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit           77                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand           12                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage            25                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.ampm.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           168.320210                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 4084                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                295                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              13.844068                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    91.818134                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    76.502075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.089666                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.074709                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.164375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          136                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          158                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          125                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.154297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses               8357                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses              8357                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    12743                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  4119                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4612                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   529                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    581                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1245                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   234                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  33286                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1088                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              13188                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          19988                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        4152                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1377                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                          7891                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1596                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           600                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2657                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   326                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              22584                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.672777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.053972                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    16803     74.40%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      214      0.95%     75.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      244      1.08%     76.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      308      1.36%     77.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      497      2.20%     79.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      285      1.26%     81.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      372      1.65%     82.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      381      1.69%     84.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     3480     15.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                22584                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.102511                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.493494                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2070                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2070                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2070                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2070                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          586                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             586                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          586                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            586                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     45782000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     45782000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     45782000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     45782000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2656                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2656                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2656                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2656                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.220633                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.220633                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.220633                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.220633                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 78126.279863                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78126.279863                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 78126.279863                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78126.279863                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           33                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             11                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           19                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                19                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          107                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           107                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          107                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          107                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          479                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          479                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          479                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          479                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     38126000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     38126000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     38126000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     38126000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.180346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.180346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.180346                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.180346                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79594.989562                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79594.989562                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79594.989562                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79594.989562                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     19                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2070                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2070                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          586                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           586                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     45782000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     45782000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2656                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2656                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.220633                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.220633                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 78126.279863                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78126.279863                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          107                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          107                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          479                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          479                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     38126000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     38126000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.180346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.180346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79594.989562                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79594.989562                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           230.071039                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 2548                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                478                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               5.330544                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   230.071039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.224679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.224679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          459                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          339                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.448242                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses               5790                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses              5790                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       581                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       1699                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                       91                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  28926                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   76                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     3040                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2595                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        15                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       71                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             48                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          624                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  672                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    24731                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   24338                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     16621                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     25853                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.600894                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.642904                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                         117                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1543                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    971                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               1497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.093520                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            29.440719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   1382     92.32%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    2      0.13%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    3      0.20%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    1      0.07%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.07%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.13%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.33%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    6      0.40%     93.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   19      1.27%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 25      1.67%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 17      1.14%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 23      1.54%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.27%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  1      0.07%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  2      0.13%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.20%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 1497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    2580                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    2167                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        70                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        18                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    2765                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       153                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    581                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    13187                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1917                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            389                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4653                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  1857                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  31973                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    119                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                   1610                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               50667                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      101277                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    38266                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1552                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 26030                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    24628                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      23                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1814                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            48603                       # The number of ROB reads (Count)
system.cpu.rob.writes                           59262                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                     8282                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      16026                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    139                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     23                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher           63                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       225                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   139                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    23                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher           63                       # number of overall hits (Count)
system.l2.overallHits::total                      225                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  340                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  135                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher           74                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     549                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 340                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 135                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher           74                       # number of overall misses (Count)
system.l2.overallMisses::total                    549                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        33741000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        14745000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher      6883945                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           55369945                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       33741000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       14745000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher      6883945                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          55369945                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                479                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                158                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher          137                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   774                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               479                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               158                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher          137                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  774                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.709812                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.854430                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.540146                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.709302                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.709812                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.854430                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.540146                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.709302                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 99238.235294                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 109222.222222                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 93026.283784                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    100856.001821                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 99238.235294                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 109222.222222                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 93026.283784                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   100856.001821                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrHits::cpu.inst                  5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.dcache.prefetcher            7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    15                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.dcache.prefetcher            7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   15                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              335                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              132                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher           67                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 534                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             335                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             132                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher           67                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::l2.prefetcher          416                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                950                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     26787000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     11881000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher      5165955                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       43833955                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     26787000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     11881000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher      5165955                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::l2.prefetcher     25680675                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      69514630                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.699374                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.835443                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.489051                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.689922                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.699374                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.835443                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.489051                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         1.227390                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 79961.194030                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 90007.575758                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 77103.805970                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82086.058052                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 79961.194030                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 90007.575758                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 77103.805970                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::l2.prefetcher 61732.391827                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73173.294737                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.HardPFReq.mshrMisses::l2.prefetcher          416                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMisses::total             416                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMissLatency::l2.prefetcher     25680675                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissLatency::total     25680675                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissRate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.avgMshrMissLatency::l2.prefetcher 61732.391827                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.HardPFReq.avgMshrMissLatency::total 61732.391827                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             139                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                139                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           340                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              340                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     33741000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     33741000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          479                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            479                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.709812                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.709812                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 99238.235294                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 99238.235294                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            5                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              5                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          335                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          335                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     26787000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     26787000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.699374                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.699374                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 79961.194030                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 79961.194030                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 15                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    15                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               39                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  39                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      4135000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        4135000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             54                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                54                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.722222                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.722222                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 106025.641026                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 106025.641026                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           39                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              39                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      3355000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      3355000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.722222                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.722222                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86025.641026                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86025.641026                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              8                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher           63                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                71                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data           96                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher           74                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             170                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     10610000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher      6883945                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     17493945                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          104                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher          137                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           241                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.923077                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.540146                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.705394                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 110520.833333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 93026.283784                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 102905.558824                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.dcache.prefetcher            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data           93                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher           67                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          160                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      8526000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher      5165955                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     13691955                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.894231                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.489051                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.663900                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 91677.419355                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 77103.805970                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 85574.718750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           19                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               19                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           19                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           19                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.prefetcher.demandMshrMisses             534                       # demands not covered by prefetchs (Count)
system.l2.prefetcher.pfIssued                     703                       # number of hwpf issued (Count)
system.l2.prefetcher.pfUseful                     225                       # number of useful prefetch (Count)
system.l2.prefetcher.pfUsefulButMiss                0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2.prefetcher.accuracy                0.320057                       # accuracy of the prefetcher (Count)
system.l2.prefetcher.coverage                0.296443                       # coverage brought by this prefetcher (Count)
system.l2.prefetcher.pfHitInCache                 243                       # number of prefetches hitting in cache (Count)
system.l2.prefetcher.pfHitInMSHR                   44                       # number of prefetches hitting in a MSHR (Count)
system.l2.prefetcher.pfHitInWB                      0                       # number of prefetches hit in the Write Buffer (Count)
system.l2.prefetcher.pfLate                       287                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2.prefetcher.pfIdentified                 705                       # number of prefetch candidates identified (Count)
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue (Count)
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2.prefetcher.pfRemovedDemand                1                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2.prefetcher.pfSpanPage                    48                       # number of prefetches that crossed the page (Count)
system.l2.prefetcher.pfUsefulSpanPage               0                       # number of prefetches that is useful and crossed the page (Count)
system.l2.prefetcher.ampm.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                   498.614154                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         1193                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        948                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.258439                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst       170.682662                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data        79.509087                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher    36.261469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::l2.prefetcher   212.160935                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.005209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.002426                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.001107                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::l2.prefetcher        0.006475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.015216                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            482                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024            466                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                   99                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  383                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  108                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  358                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.014709                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.014221                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       7300                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      7300                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.inst::samples       334.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       132.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples        67.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l2.prefetcher::samples       416.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1856                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         949                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       949                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   949                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     431                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   60736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1499580267.64110422                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      40473000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      42648.05                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        21376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data         8448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher         4288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l2.prefetcher        26624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 527776406.103402316570                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 208582292.232482343912                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 105871314.996790289879                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l2.prefetcher 657350254.308429241180                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          334                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher           67                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l2.prefetcher          416                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9620515                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      5069762                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher      1643033                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l2.prefetcher     12812533                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28803.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38407.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     24522.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l2.prefetcher     30799.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        21376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data         8448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher         4288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l2.prefetcher        26560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          60672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        21376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        21376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          334                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          132                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher           67                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l2.prefetcher          415                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      527776406                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      208582292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher    105871315                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l2.prefetcher    655770085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1498000099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    527776406                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     527776406                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     527776406                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     208582292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher    105871315                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l2.prefetcher    655770085                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1498000099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  949                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                11352093                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               4745000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           29145843                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11962.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30712.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 779                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          167                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   361.005988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   242.689975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   320.864110                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           34     20.36%     20.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           50     29.94%     50.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           24     14.37%     64.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19     11.38%     76.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            6      3.59%     79.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            2      1.20%     80.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            8      4.79%     85.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      1.80%     87.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           21     12.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          167                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 60736                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1499.580268                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.72                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          721140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          379500                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3819900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     16832670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy      1378080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      26204490                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   646.992494                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      3427001                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     35774999                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          492660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          254265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2948820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     16971750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy      1260960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      25001655                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   617.294331                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      3145500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     36056500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 909                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 39                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                39                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            910                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1897                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         1897                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1897                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        60672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total        60672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    60672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                949                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      949    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  949                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             1036912                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4976755                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            949                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                719                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           19                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict                1                       # Transaction distribution (Count)
system.tol2bus.transDist::HardPFReq               552                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                54                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               54                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            479                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           241                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          976                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          591                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1567                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        18880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   50688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             552                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1326                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1326    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1326                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     40502000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             935865                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1435998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            885000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests           794                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests           20                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
