library IEEE;
use IEEE.std_logic_1164.all;

-- This is an empty entity so we don't need to declare ports
entity mux2t1_N_tb is
generic(N : integer := 32);

end mux2t1_N_tb;

architecture behavior of mux2t1_N_tb is

-- Declare the component we are going to instantiate

component mux2_n is
  generic(N : integer := 32);
  port(i_A  : in std_logic_vector(N-1 downto 0);
       i_B  : in std_logic_vector(N-1 downto 0);
       i_S  : in std_logic;
       o_F  : out std_logic_vector(N-1 downto 0));

end component;


signal  s_A, s_B ,s_F : std_logic_vector;
signal s_S : std_logic;


begin

DUT:  mux2_n
generic map(N=>N)
  port map(i_A  => s_A,
            i_B=> s_B,
            i_S=>s_S,
  	    o_F  => s_F);
       


  process
  begin
for i in 0 to N-1 loop

    s_A(i) <='0';
	s_B(i) <='0';
    s_S <='0';
	
	

    wait for 100 ns;


    S_A(i) <='1';
	S_B(i) <='0';
    s_S <='0';

    wait for 100 ns;
	
	S_A(i) <='0';
	S_B(i) <='1';
    s_S <='0';

    wait for 100 ns;
	
	S_A(i) <='1';
	S_B(i) <='1';
    s_S <='0';

    wait for 100 ns;
	
	S_A(i) <='0';
	S_B(i) <='0';
    s_S <='1';

    wait for 100 ns;
	
	S_A(i) <='1';
	S_B(i) <='0';
    s_S <='1';

    wait for 100 ns;
	
	S_A(i) <='0';
	S_B(i) <='1';
    s_S <='1';

    wait for 100 ns;
	
	S_A(i) <='1';
	S_B(i) <='1';
    s_S <='1';

    wait for 100 ns;

  end loop;
	
  end process;

  


  
end behavior;
