# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do fileIO_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/[FYP]/Blocks/Vhdl_File_IO/fileinput.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:44:44 on Aug 09,2019
# vcom -reportprogress 300 -93 -work work E:/[FYP]/Blocks/Vhdl_File_IO/fileinput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity fileinput
# -- Compiling architecture behave of fileinput
# End time: 21:44:44 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/[FYP]/Blocks/Vhdl_File_IO/fileoutput.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:44:44 on Aug 09,2019
# vcom -reportprogress 300 -93 -work work E:/[FYP]/Blocks/Vhdl_File_IO/fileoutput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity fileoutput
# -- Compiling architecture behave of fileoutput
# End time: 21:44:45 on Aug 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/[FYP]/Blocks/Vhdl_File_IO/top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:44:45 on Aug 09,2019
# vcom -reportprogress 300 -93 -work work E:/[FYP]/Blocks/Vhdl_File_IO/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture arch of top_level
# End time: 21:44:45 on Aug 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top_level
# vsim -gui "+altera" -l msim_transcript -do "fileIO_run_msim_rtl_vhdl.do" 
# Start time: 21:45:47 on Aug 09,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_level(arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fileoutput(behave)
# Loading work.fileinput(behave)
add wave -position end  sim:/top_level/ready
add wave -position end  sim:/top_level/output
add wave -position end  sim:/top_level/input
add wave -position end  sim:/top_level/iclk
add wave -position end  sim:/top_level/enable
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;

force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;
force iclk '1';run 100;force iclk '0';run 100;

force iclk '1';run 100;force iclk '0';run 100;
# End time: 21:56:57 on Aug 09,2019, Elapsed time: 0:11:10
# Errors: 0, Warnings: 0
