# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ELEC374Phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:58 on Jan 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v 
# -- Compiling module shl32
# 
# Top level modules:
# 	shl32
# End time: 18:38:58 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:58 on Jan 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/add.v 
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 18:38:58 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:58 on Jan 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v 
# -- Compiling module mul
# 
# Top level modules:
# 	mul
# End time: 18:38:58 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374 {C:/Users/jpbru/Documents/GitHub/ELEC_374/mul_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:58 on Jan 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jpbru/Documents/GitHub/ELEC_374" C:/Users/jpbru/Documents/GitHub/ELEC_374/mul_tb.v 
# -- Compiling module mul_tb
# 
# Top level modules:
# 	mul_tb
# End time: 18:38:58 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mul_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mul_tb 
# Start time: 18:38:58 on Jan 30,2025
# Loading work.mul_tb
# Loading work.mul
# Loading work.shl32
# Loading work.add
# ** Warning: (vsim-3015) C:/Users/jpbru/Documents/GitHub/ELEC_374/mul.v(11): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift_amt'. The port definition is at: C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /mul_tb/uut/shift File: C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/jpbru/Documents/GitHub/ELEC_374/mul_tb.v(34)
#    Time: 60 ns  Iteration: 0  Instance: /mul_tb
# 1
# Break in Module mul_tb at C:/Users/jpbru/Documents/GitHub/ELEC_374/mul_tb.v line 34
# End time: 18:39:07 on Jan 30,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
