#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Oct 21 11:02:46 2016
# Process ID: 14261
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1
# Command line: vivado test_pound_fironly_v1.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_fironly_v1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5929.492 ; gain = 175.789 ; free physical = 2154 ; free virtual = 3973
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_125M
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- user.org:user:red_pitaya_pid:1.0 - red_pitaya_pid_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_0
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_0
Adding cell -- ggm:cogen:expanderReal:1.0 - expanderReal_0
Adding cell -- ggm:cogen:expanderReal:1.0 - expanderReal_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <test_pound_fironly_v1> from BD file </home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd>
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 11:55:30 2016...
