// Seed: 3442779724
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    input supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    output wor id_8,
    output uwire module_0
);
  wire id_11;
  initial assume (id_4);
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    output supply1 id_4
);
  logic [7:0] id_6, id_7;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_4,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_8 = 0;
  tri0 id_8;
  assign id_2 = id_6[1 : 1==?1] >> 1;
  assign id_8 = 1;
endmodule
