#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000207444164e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000002074440ecf0 .enum2/s (32)
   "READ" 0,
   "WRITE" 1
 ;
S_00000207444190b0 .scope module, "cache_controller" "cache_controller" 3 90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o0000020744428ff8 .functor BUFZ 1, C4<z>; HiZ drive
v000002074441fda0_0 .net "clk", 0 0, o0000020744428ff8;  0 drivers
S_00000207440a6ab0 .scope module, "tb" "tb" 3 4;
 .timescale 0 0;
v0000020744483260_0 .var "activate", 0 0;
v00000207444846b0_0 .var "address", 15 0;
v0000020744485650_0 .net "address_f_cache", 15 0, v0000020744407c80_0;  1 drivers
v0000020744485790_0 .net "block_f_cache", 31 0, v00000207444831c0_0;  1 drivers
v00000207444856f0_0 .var "clk", 0 0;
v0000020744484070_0 .var "data", 15 0;
v0000020744483cb0_0 .net "data_f_dut", 15 0, v0000020744408040_0;  1 drivers
v0000020744483c10_0 .var/2s "instr_type", 31 0;
v0000020744485470 .array "instructions", 31 0, 15 0;
v0000020744484110_0 .net "mem_data", 31 0, v0000020744482680_0;  1 drivers
v00000207444841b0_0 .net "mem_load_req_f_cache", 0 0, v0000020744482d60_0;  1 drivers
v0000020744483df0_0 .net "mem_load_req_rdy", 0 0, v0000020744482c20_0;  1 drivers
v0000020744485510_0 .net "mem_load_toggle", 0 0, v0000020744483300_0;  1 drivers
v0000020744483e90_0 .net "mem_store_ack", 0 0, v0000020744482a40_0;  1 drivers
v0000020744484570_0 .net "mem_store_completed", 0 0, v0000020744482fe0_0;  1 drivers
v0000020744483fd0_0 .net "mem_store_req_f_cache", 0 0, v00000207444824a0_0;  1 drivers
S_00000207440a6c40 .scope module, "dut" "cache" 3 39, 3 96 0, S_00000207440a6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address_in";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /OUTPUT 16 "data_out";
    .port_info 3 /INPUT 1 "activate";
    .port_info 4 /INPUT 32 "instr_type";
    .port_info 5 /OUTPUT 32 "data_to_mem";
    .port_info 6 /INPUT 32 "data_f_mem";
    .port_info 7 /OUTPUT 1 "mem_load_req";
    .port_info 8 /OUTPUT 1 "mem_store_req";
    .port_info 9 /OUTPUT 1 "mem_store_ack";
    .port_info 10 /INPUT 1 "mem_store_completed";
    .port_info 11 /INPUT 1 "mem_load_req_rdy";
    .port_info 12 /INPUT 1 "mem_load_toggle";
    .port_info 13 /OUTPUT 16 "address_to_mem";
P_00000207443ef450 .param/l "BL_NUM_BYTES" 0 3 125, +C4<00000000000000000000000000000100>;
P_00000207443ef488 .param/l "CACHE_NUM_ROW" 0 3 96, +C4<00000000000000000000000000001000>;
v00000207443ed670_0 .net "activate", 0 0, v0000020744483260_0;  1 drivers
v00000207443ed710_0 .net "address_in", 15 0, v00000207444846b0_0;  1 drivers
v0000020744407c80_0 .var "address_to_mem", 15 0;
v0000020744407d20_0 .var "block_address", 15 0;
v0000020744407dc0_0 .var "block_num", 15 0;
v0000020744407e60 .array "cache_data", 7 0, 31 0;
v0000020744407f00_0 .net "data_f_mem", 31 0, v0000020744482680_0;  alias, 1 drivers
v0000020744407fa0_0 .net "data_in", 15 0, v0000020744484070_0;  1 drivers
v0000020744408040_0 .var "data_out", 15 0;
v00000207444831c0_0 .var "data_to_mem", 31 0;
v00000207444833a0_0 .net/2s "instr_type", 31 0, v0000020744483c10_0;  1 drivers
v0000020744482d60_0 .var "mem_load_req", 0 0;
v00000207444829a0_0 .net "mem_load_req_rdy", 0 0, v0000020744482c20_0;  alias, 1 drivers
v0000020744482540_0 .net "mem_load_toggle", 0 0, v0000020744483300_0;  alias, 1 drivers
v0000020744482a40_0 .var "mem_store_ack", 0 0;
v0000020744482ae0_0 .net "mem_store_completed", 0 0, v0000020744482fe0_0;  alias, 1 drivers
v00000207444824a0_0 .var "mem_store_req", 0 0;
v0000020744482720_0 .var "read_success", 0 0;
v0000020744483080 .array "tag_number", 7 0, 10 0;
v0000020744482ea0_0 .var "to_evict", 7 0;
v0000020744482f40 .array "vld", 7 0, 0 0;
E_000002074441c8c0/0 .event anyedge, v00000207443ed670_0, v00000207444833a0_0, v00000207443ed710_0, v0000020744407d20_0;
v0000020744482f40_0 .array/port v0000020744482f40, 0;
v0000020744482f40_1 .array/port v0000020744482f40, 1;
v0000020744482f40_2 .array/port v0000020744482f40, 2;
E_000002074441c8c0/1 .event anyedge, v0000020744407dc0_0, v0000020744482f40_0, v0000020744482f40_1, v0000020744482f40_2;
v0000020744482f40_3 .array/port v0000020744482f40, 3;
v0000020744482f40_4 .array/port v0000020744482f40, 4;
v0000020744482f40_5 .array/port v0000020744482f40, 5;
v0000020744482f40_6 .array/port v0000020744482f40, 6;
E_000002074441c8c0/2 .event anyedge, v0000020744482f40_3, v0000020744482f40_4, v0000020744482f40_5, v0000020744482f40_6;
v0000020744482f40_7 .array/port v0000020744482f40, 7;
v0000020744483080_0 .array/port v0000020744483080, 0;
v0000020744483080_1 .array/port v0000020744483080, 1;
v0000020744483080_2 .array/port v0000020744483080, 2;
E_000002074441c8c0/3 .event anyedge, v0000020744482f40_7, v0000020744483080_0, v0000020744483080_1, v0000020744483080_2;
v0000020744483080_3 .array/port v0000020744483080, 3;
v0000020744483080_4 .array/port v0000020744483080, 4;
v0000020744483080_5 .array/port v0000020744483080, 5;
v0000020744483080_6 .array/port v0000020744483080, 6;
E_000002074441c8c0/4 .event anyedge, v0000020744483080_3, v0000020744483080_4, v0000020744483080_5, v0000020744483080_6;
v0000020744483080_7 .array/port v0000020744483080, 7;
v0000020744407e60_0 .array/port v0000020744407e60, 0;
v0000020744407e60_1 .array/port v0000020744407e60, 1;
v0000020744407e60_2 .array/port v0000020744407e60, 2;
E_000002074441c8c0/5 .event anyedge, v0000020744483080_7, v0000020744407e60_0, v0000020744407e60_1, v0000020744407e60_2;
v0000020744407e60_3 .array/port v0000020744407e60, 3;
v0000020744407e60_4 .array/port v0000020744407e60, 4;
v0000020744407e60_5 .array/port v0000020744407e60, 5;
v0000020744407e60_6 .array/port v0000020744407e60, 6;
E_000002074441c8c0/6 .event anyedge, v0000020744407e60_3, v0000020744407e60_4, v0000020744407e60_5, v0000020744407e60_6;
v0000020744407e60_7 .array/port v0000020744407e60, 7;
E_000002074441c8c0/7 .event anyedge, v0000020744407e60_7, v0000020744482720_0, v00000207444829a0_0, v0000020744407f00_0;
E_000002074441c8c0/8 .event anyedge, v0000020744408040_0, v0000020744407fa0_0, v0000020744482ea0_0;
E_000002074441c8c0 .event/or E_000002074441c8c0/0, E_000002074441c8c0/1, E_000002074441c8c0/2, E_000002074441c8c0/3, E_000002074441c8c0/4, E_000002074441c8c0/5, E_000002074441c8c0/6, E_000002074441c8c0/7, E_000002074441c8c0/8;
E_000002074441c9c0 .event anyedge, v00000207444829a0_0;
S_00000207440a6dd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 153, 3 153 0, S_00000207440a6c40;
 .timescale 0 0;
v00000207443ec270_0 .var/2s "i", 31 0;
S_00000207443ed350 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 238, 3 238 0, S_00000207440a6c40;
 .timescale 0 0;
v0000020744419240_0 .var/2s "i", 31 0;
S_00000207443ed4e0 .scope task, "send_to_mem" "send_to_mem" 3 128, 3 128 0, S_00000207440a6c40;
 .timescale 0 0;
v00000207444192e0_0 .var/2s "i", 31 0;
E_000002074441c5c0 .event anyedge, v0000020744482ae0_0;
TD_tb.dut.send_to_mem ;
    %ix/getv/s 4, v00000207444192e0_0;
    %load/vec4a v0000020744407e60, 4;
    %store/vec4 v00000207444831c0_0, 0, 32;
    %vpi_call/w 3 131 "$display", "Cache data[%d] is %h", v00000207444192e0_0, &A<v0000020744407e60, v00000207444192e0_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207444824a0_0, 0, 1;
    %load/vec4 v00000207443ed710_0;
    %store/vec4 v0000020744407c80_0, 0, 16;
    %vpi_call/w 3 134 "$display", "%0t", $time {0 0 0};
T_0.0 ;
    %load/vec4 v0000020744482ae0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000002074441c5c0;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 136 "$display", "Memory store has been processed - from cache" {0 0 0};
    %vpi_call/w 3 137 "$display", "%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207444824a0_0, 0, 1;
T_0.2 ;
    %load/vec4 v0000020744482ae0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_000002074441c5c0;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call/w 3 142 "$display", "Memory store has fully completed - from cache" {0 0 0};
    %vpi_call/w 3 143 "$display", "%0t", $time {0 0 0};
    %end;
S_0000020744483570 .scope module, "simple_ram" "RAM" 3 57, 3 254 0, S_00000207440a6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "address_in";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 1 "load_completed";
    .port_info 6 /OUTPUT 1 "store_completed";
    .port_info 7 /INPUT 1 "store_ack";
    .port_info 8 /INPUT 1 "mem_load_req";
    .port_info 9 /OUTPUT 1 "load_toggle";
P_0000020744418650 .param/l "D_WIDTH" 0 3 255, +C4<00000000000000000000000000100000>;
P_0000020744418688 .param/l "WIDTH_AD" 0 3 256, +C4<00000000000000000000000000010000>;
v0000020744482cc0_0 .net "address_in", 15 0, v0000020744407c80_0;  alias, 1 drivers
v0000020744482e00_0 .net "clk", 0 0, v00000207444856f0_0;  1 drivers
v00000207444825e0_0 .net "data_in", 31 0, v00000207444831c0_0;  alias, 1 drivers
v0000020744482680_0 .var "data_out", 31 0;
v0000020744482c20_0 .var "load_completed", 0 0;
v0000020744483300_0 .var "load_toggle", 0 0;
v00000207444827c0 .array "mem", 65535 0, 31 0;
v0000020744482860_0 .net "mem_load_req", 0 0, v0000020744482d60_0;  alias, 1 drivers
v0000020744482900_0 .net "store_ack", 0 0, v0000020744482a40_0;  alias, 1 drivers
v0000020744482fe0_0 .var "store_completed", 0 0;
v0000020744483120_0 .net "wren", 0 0, v00000207444824a0_0;  alias, 1 drivers
E_000002074441cb40 .event posedge, v0000020744482e00_0;
S_00000207444837b0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 275, 3 275 0, S_0000020744483570;
 .timescale 0 0;
v0000020744482b80_0 .var/2s "i", 31 0;
    .scope S_00000207440a6c40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020744482720_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_00000207440a6c40;
T_2 ;
    %wait E_000002074441c8c0;
    %load/vec4 v00000207443ed670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_00000207440a6dd0;
    %jmp t_0;
    .scope S_00000207440a6dd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207443ec270_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000207443ec270_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000207443ec270_0;
    %store/vec4a v0000020744482f40, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000207443ec270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000207443ec270_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_00000207440a6c40;
t_0 %join;
T_2.0 ;
    %load/vec4 v00000207443ed670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call/w 3 159 "$display", "instr type is %d", v00000207444833a0_0 {0 0 0};
    %load/vec4 v00000207443ed710_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %vpi_call/w 3 161 "$display", "Address needs to be word aligned (divisible by 2) for now" {0 0 0};
    %vpi_call/w 3 162 "$display", "This most likely means to load a byte. If address 0x03, we should actually load word at 0x02. Then only return the upper 8 bits" {0 0 0};
    %vpi_call/w 3 163 "$finish" {0 0 0};
T_2.6 ;
    %load/vec4 v00000207443ed710_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v0000020744407d20_0, 0, 16;
    %load/vec4 v0000020744407d20_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v0000020744407dc0_0, 0, 16;
    %vpi_call/w 3 168 "$display", "block_address is %d", v0000020744407d20_0 {0 0 0};
    %vpi_call/w 3 169 "$display", "block_num is %d", v0000020744407dc0_0 {0 0 0};
    %load/vec4 v00000207444833a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %vpi_call/w 3 173 "$display", "Got a read instruction" {0 0 0};
    %ix/getv 4, v0000020744407dc0_0;
    %load/vec4a v0000020744482f40, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 3 175 "$display", "vld[block_num] passed" {0 0 0};
    %ix/getv 4, v0000020744407dc0_0;
    %load/vec4a v0000020744483080, 4;
    %load/vec4 v00000207443ed710_0;
    %parti/s 11, 5, 4;
    %cmp/e;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020744482720_0, 0, 1;
    %load/vec4 v00000207443ed710_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %ix/getv 4, v0000020744407dc0_0;
    %load/vec4a v0000020744407e60, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020744408040_0, 0, 16;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000207443ed710_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %ix/getv 4, v0000020744407dc0_0;
    %load/vec4a v0000020744407e60, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0000020744408040_0, 0, 16;
T_2.16 ;
T_2.15 ;
T_2.12 ;
T_2.10 ;
    %load/vec4 v0000020744482720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %vpi_call/w 3 188 "$display", "The tag did not match the address, going to memory" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020744482d60_0, 0, 1;
    %load/vec4 v00000207443ed710_0;
    %store/vec4 v0000020744407c80_0, 0, 16;
T_2.20 ;
    %load/vec4 v00000207444829a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.21, 6;
    %wait E_000002074441c9c0;
    %jmp T_2.20;
T_2.21 ;
    %load/vec4 v0000020744407f00_0;
    %ix/getv 4, v0000020744407dc0_0;
    %store/vec4a v0000020744407e60, 4, 0;
    %vpi_call/w 3 194 "$display", "inside read, data_f_mem is %h", v0000020744407f00_0 {0 0 0};
    %load/vec4 v00000207443ed710_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %ix/getv 4, v0000020744407dc0_0;
    %load/vec4a v0000020744407e60, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020744408040_0, 0, 16;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v00000207443ed710_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %ix/getv 4, v0000020744407dc0_0;
    %load/vec4a v0000020744407e60, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0000020744408040_0, 0, 16;
T_2.24 ;
T_2.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000020744407dc0_0;
    %store/vec4a v0000020744482f40, 4, 0;
    %load/vec4 v00000207443ed710_0;
    %parti/s 11, 5, 4;
    %ix/getv 4, v0000020744407dc0_0;
    %store/vec4a v0000020744483080, 4, 0;
T_2.18 ;
    %vpi_call/w 3 207 "$display", "Read data from ram, data_out from cache is %h", v0000020744408040_0 {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v00000207444833a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %vpi_call/w 3 212 "$display", "Got a write instruction" {0 0 0};
    %ix/getv 4, v0000020744407dc0_0;
    %load/vec4a v0000020744482f40, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000020744407dc0_0;
    %store/vec4a v0000020744482f40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v0000020744407dc0_0;
    %store/vec4a v0000020744407e60, 4, 0;
    %load/vec4 v00000207443ed710_0;
    %parti/s 11, 5, 4;
    %ix/getv 4, v0000020744407dc0_0;
    %store/vec4a v0000020744483080, 4, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0000020744407dc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000020744482f40, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %vpi_call/w 3 222 "$display", "block is already valid, sending old cache line to memory" {0 0 0};
    %load/vec4 v0000020744407dc0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v00000207444192e0_0, 0, 32;
    %fork TD_tb.dut.send_to_mem, S_00000207443ed4e0;
    %join;
T_2.30 ;
T_2.29 ;
    %load/vec4 v00000207443ed710_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.32, 4;
    %load/vec4 v0000020744407fa0_0;
    %ix/getv 4, v0000020744407dc0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000020744407e60, 4, 5;
    %jmp T_2.33;
T_2.32 ;
    %load/vec4 v00000207443ed710_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v0000020744407fa0_0;
    %ix/getv 4, v0000020744407dc0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000020744407e60, 4, 5;
T_2.34 ;
T_2.33 ;
T_2.26 ;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0000020744407dc0_0;
    %store/vec4 v0000020744482ea0_0, 4, 1;
    %fork t_3, S_00000207443ed350;
    %jmp t_2;
    .scope S_00000207443ed350;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020744419240_0, 0, 32;
T_2.36 ;
    %load/vec4 v0000020744419240_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.37, 5;
    %load/vec4 v0000020744482ea0_0;
    %load/vec4 v0000020744419240_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.38, 4;
    %load/vec4 v0000020744419240_0;
    %store/vec4 v00000207444192e0_0, 0, 32;
    %fork TD_tb.dut.send_to_mem, S_00000207443ed4e0;
    %join;
T_2.38 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020744419240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000020744419240_0, 0, 32;
    %jmp T_2.36;
T_2.37 ;
    %end;
    .scope S_00000207440a6c40;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0000020744407dc0_0;
    %store/vec4 v0000020744482ea0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020744482720_0, 0, 1;
    %vpi_call/w 3 247 "$display", "Block number is %d", v0000020744407dc0_0 {0 0 0};
    %vpi_call/w 3 248 "$display", "Data at cache_data[block_num] is %h", &A<v0000020744407e60, v0000020744407dc0_0 > {0 0 0};
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020744483570;
T_3 ;
    %fork t_5, S_00000207444837b0;
    %jmp t_4;
    .scope S_00000207444837b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020744482b80_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000020744482b80_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000020744482b80_0;
    %ix/getv/s 4, v0000020744482b80_0;
    %store/vec4a v00000207444827c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020744482b80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000020744482b80_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0000020744483570;
t_4 %join;
    %end;
    .thread T_3;
    .scope S_0000020744483570;
T_4 ;
    %wait E_000002074441cb40;
    %load/vec4 v0000020744483120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000207444825e0_0;
    %load/vec4 v0000020744482cc0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207444827c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020744482fe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020744482fe0_0, 0;
T_4.1 ;
    %load/vec4 v0000020744482860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020744482c20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020744482c20_0, 0;
T_4.3 ;
    %load/vec4 v0000020744483120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
T_4.4 ;
    %load/vec4 v0000020744482cc0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000207444827c0, 4;
    %assign/vec4 v0000020744482680_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000207440a6ab0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207444856f0_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000207444846b0_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000020744484070_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020744483260_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_00000207440a6ab0;
T_6 ;
    %vpi_call/w 3 7 "$readmemb", "instructions3.mem", v0000020744485470 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000207440a6ab0;
T_7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020744483c10_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_00000207440a6ab0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v00000207444856f0_0;
    %inv;
    %store/vec4 v00000207444856f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00000207440a6ab0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020744483260_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020744483260_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v00000207444846b0_0, 0, 16;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v0000020744484070_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020744483c10_0, 0, 32;
    %pushi/vec4 40, 0, 16;
    %store/vec4 v00000207444846b0_0, 0, 16;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v0000020744484070_0, 0, 16;
    %delay 300, 0;
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cache_test.sv";
