# ad7606
AD7606 Verilog Driver

This module does not guarantee the timing constraints needed by the ADC for CS and SCLK. The work-around is to use a slower clock.
