;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 26/08/2022 10:11:00 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x27FC2000  	536881148
0x0004	0x07950000  	1941
0x0008	0x078D0000  	1933
0x000C	0x078D0000  	1933
0x0010	0x078D0000  	1933
0x0014	0x078D0000  	1933
0x0018	0x078D0000  	1933
0x001C	0x078D0000  	1933
0x0020	0x078D0000  	1933
0x0024	0x078D0000  	1933
0x0028	0x078D0000  	1933
0x002C	0x078D0000  	1933
0x0030	0x078D0000  	1933
0x0034	0x078D0000  	1933
0x0038	0x078D0000  	1933
0x003C	0x078D0000  	1933
0x0040	0x078D0000  	1933
0x0044	0x078D0000  	1933
0x0048	0x078D0000  	1933
0x004C	0x078D0000  	1933
0x0050	0x078D0000  	1933
0x0054	0x078D0000  	1933
0x0058	0x078D0000  	1933
0x005C	0x078D0000  	1933
0x0060	0x078D0000  	1933
0x0064	0x078D0000  	1933
0x0068	0x078D0000  	1933
0x006C	0x078D0000  	1933
0x0070	0x078D0000  	1933
0x0074	0x078D0000  	1933
0x0078	0x078D0000  	1933
0x007C	0x078D0000  	1933
0x0080	0x078D0000  	1933
0x0084	0x078D0000  	1933
0x0088	0x078D0000  	1933
0x008C	0x078D0000  	1933
0x0090	0x078D0000  	1933
0x0094	0x078D0000  	1933
0x0098	0x078D0000  	1933
0x009C	0x078D0000  	1933
0x00A0	0x078D0000  	1933
0x00A4	0x078D0000  	1933
0x00A8	0x078D0000  	1933
0x00AC	0x078D0000  	1933
0x00B0	0x078D0000  	1933
0x00B4	0x078D0000  	1933
0x00B8	0x078D0000  	1933
0x00BC	0x078D0000  	1933
0x00C0	0x078D0000  	1933
0x00C4	0x078D0000  	1933
0x00C8	0x078D0000  	1933
0x00CC	0x078D0000  	1933
0x00D0	0x078D0000  	1933
0x00D4	0x078D0000  	1933
0x00D8	0x078D0000  	1933
0x00DC	0x078D0000  	1933
0x00E0	0x078D0000  	1933
0x00E4	0x078D0000  	1933
0x00E8	0x078D0000  	1933
0x00EC	0x078D0000  	1933
0x00F0	0x078D0000  	1933
0x00F4	0x078D0000  	1933
0x00F8	0x078D0000  	1933
0x00FC	0x078D0000  	1933
0x0100	0x078D0000  	1933
0x0104	0x078D0000  	1933
0x0108	0x078D0000  	1933
0x010C	0x078D0000  	1933
0x0110	0x078D0000  	1933
0x0114	0x078D0000  	1933
0x0118	0x078D0000  	1933
0x011C	0x078D0000  	1933
0x0120	0x078D0000  	1933
0x0124	0x078D0000  	1933
0x0128	0x078D0000  	1933
0x012C	0x078D0000  	1933
; end of ____SysVT
_main:
;DSP02_GPIO_Display.c, 77 :: 		void main() {
0x0794	0xF000F872  BL	2172
0x0798	0xF000F960  BL	2652
0x079C	0xF7FFFFEC  BL	1912
0x07A0	0xF000F91C  BL	2524
;DSP02_GPIO_Display.c, 78 :: 		init_program();
0x07A4	0xF7FFFEE4  BL	_init_program+0
;DSP02_GPIO_Display.c, 79 :: 		while(1){
L_main5:
;DSP02_GPIO_Display.c, 80 :: 		if(BOTON_1 == 0){
0x07A8	0x482D    LDR	R0, [PC, #180]
0x07AA	0x6800    LDR	R0, [R0, #0]
0x07AC	0xB9A0    CBNZ	R0, L_main7
;DSP02_GPIO_Display.c, 81 :: 		mover_letras(andres);
0x07AE	0x482D    LDR	R0, [PC, #180]
0x07B0	0xF7FFFEFE  BL	_mover_letras+0
;DSP02_GPIO_Display.c, 82 :: 		contador_letras++;
0x07B4	0x492C    LDR	R1, [PC, #176]
0x07B6	0xF9B10000  LDRSH	R0, [R1, #0]
0x07BA	0x1C40    ADDS	R0, R0, #1
0x07BC	0x8008    STRH	R0, [R1, #0]
;DSP02_GPIO_Display.c, 83 :: 		delay_ms(100);
0x07BE	0xF2423753  MOVW	R7, #9043
0x07C2	0xF2C00708  MOVT	R7, #8
0x07C6	0xBF00    NOP
0x07C8	0xBF00    NOP
L_main8:
0x07CA	0x1E7F    SUBS	R7, R7, #1
0x07CC	0xD1FD    BNE	L_main8
0x07CE	0xBF00    NOP
0x07D0	0xBF00    NOP
0x07D2	0xBF00    NOP
0x07D4	0xBF00    NOP
;DSP02_GPIO_Display.c, 85 :: 		continue;
0x07D6	0xE7E7    B	L_main5
;DSP02_GPIO_Display.c, 86 :: 		}
L_main7:
;DSP02_GPIO_Display.c, 87 :: 		if(BOTON_2 == 0){
0x07D8	0x4824    LDR	R0, [PC, #144]
0x07DA	0x6800    LDR	R0, [R0, #0]
0x07DC	0xB9A0    CBNZ	R0, L_main10
;DSP02_GPIO_Display.c, 88 :: 		mover_letras_1(luis);
0x07DE	0x4824    LDR	R0, [PC, #144]
0x07E0	0xF7FFFF7E  BL	_mover_letras_1+0
;DSP02_GPIO_Display.c, 89 :: 		contador_letras++;
0x07E4	0x4920    LDR	R1, [PC, #128]
0x07E6	0xF9B10000  LDRSH	R0, [R1, #0]
0x07EA	0x1C40    ADDS	R0, R0, #1
0x07EC	0x8008    STRH	R0, [R1, #0]
;DSP02_GPIO_Display.c, 90 :: 		delay_ms(100);
0x07EE	0xF2423753  MOVW	R7, #9043
0x07F2	0xF2C00708  MOVT	R7, #8
0x07F6	0xBF00    NOP
0x07F8	0xBF00    NOP
L_main11:
0x07FA	0x1E7F    SUBS	R7, R7, #1
0x07FC	0xD1FD    BNE	L_main11
0x07FE	0xBF00    NOP
0x0800	0xBF00    NOP
0x0802	0xBF00    NOP
0x0804	0xBF00    NOP
;DSP02_GPIO_Display.c, 91 :: 		continue;
0x0806	0xE7CF    B	L_main5
;DSP02_GPIO_Display.c, 92 :: 		}
L_main10:
;DSP02_GPIO_Display.c, 93 :: 		if(BOTON_3 == 0){
0x0808	0x481A    LDR	R0, [PC, #104]
0x080A	0x6800    LDR	R0, [R0, #0]
0x080C	0xB9A0    CBNZ	R0, L_main13
;DSP02_GPIO_Display.c, 94 :: 		mover_letras_2(jose);
0x080E	0x481A    LDR	R0, [PC, #104]
0x0810	0xF7FFFF1A  BL	_mover_letras_2+0
;DSP02_GPIO_Display.c, 95 :: 		contador_letras++;
0x0814	0x4914    LDR	R1, [PC, #80]
0x0816	0xF9B10000  LDRSH	R0, [R1, #0]
0x081A	0x1C40    ADDS	R0, R0, #1
0x081C	0x8008    STRH	R0, [R1, #0]
;DSP02_GPIO_Display.c, 96 :: 		delay_ms(100);
0x081E	0xF2423753  MOVW	R7, #9043
0x0822	0xF2C00708  MOVT	R7, #8
0x0826	0xBF00    NOP
0x0828	0xBF00    NOP
L_main14:
0x082A	0x1E7F    SUBS	R7, R7, #1
0x082C	0xD1FD    BNE	L_main14
0x082E	0xBF00    NOP
0x0830	0xBF00    NOP
0x0832	0xBF00    NOP
0x0834	0xBF00    NOP
;DSP02_GPIO_Display.c, 97 :: 		continue;
0x0836	0xE7B7    B	L_main5
;DSP02_GPIO_Display.c, 98 :: 		}
L_main13:
;DSP02_GPIO_Display.c, 99 :: 		contador_letras = 0;
0x0838	0x2100    MOVS	R1, #0
0x083A	0xB209    SXTH	R1, R1
0x083C	0x480A    LDR	R0, [PC, #40]
0x083E	0x8001    STRH	R1, [R0, #0]
;DSP02_GPIO_Display.c, 100 :: 		proceso_numeros();
0x0840	0xF7FFFE4A  BL	_proceso_numeros+0
;DSP02_GPIO_Display.c, 101 :: 		delay_ms(100);
0x0844	0xF2423753  MOVW	R7, #9043
0x0848	0xF2C00708  MOVT	R7, #8
0x084C	0xBF00    NOP
0x084E	0xBF00    NOP
L_main16:
0x0850	0x1E7F    SUBS	R7, R7, #1
0x0852	0xD1FD    BNE	L_main16
0x0854	0xBF00    NOP
0x0856	0xBF00    NOP
0x0858	0xBF00    NOP
0x085A	0xBF00    NOP
;DSP02_GPIO_Display.c, 102 :: 		}
0x085C	0xE7A4    B	L_main5
;DSP02_GPIO_Display.c, 103 :: 		}
L_end_main:
L__main_end_loop:
0x085E	0xE7FE    B	L__main_end_loop
0x0860	0x01004222  	GPIOC_IDR+0
0x0864	0x096C0000  	_andres+0
0x0868	0x00002000  	_contador_letras+0
0x086C	0x01044222  	GPIOC_IDR+0
0x0870	0x09860000  	_luis+0
0x0874	0x01084222  	GPIOC_IDR+0
0x0878	0x09A00000  	_jose+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x055C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x055E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0562	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0566	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x056A	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x056C	0xB001    ADD	SP, SP, #4
0x056E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x049C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x049E	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x04A2	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x04A6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x04AA	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x04AC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x04B0	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x04B2	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x04B4	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x04B6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x04BA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x04BE	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x04C0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x04C4	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x04C6	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x04C8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x04CC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x04D0	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x04D2	0xB001    ADD	SP, SP, #4
0x04D4	0x4770    BX	LR
; end of ___FillZeros
_init_program:
;config.h, 7 :: 		void init_program() {
0x0570	0xB081    SUB	SP, SP, #4
0x0572	0xF8CDE000  STR	LR, [SP, #0]
;config.h, 8 :: 		GPIO_Digital_Input(&GPIOC_BASE,_GPIO_PINMASK_0 | _GPIO_PINMASK_1 | _GPIO_PINMASK_2);
0x0576	0xF2400107  MOVW	R1, #7
0x057A	0x480A    LDR	R0, [PC, #40]
0x057C	0xF7FFFF82  BL	_GPIO_Digital_Input+0
;config.h, 9 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_0 | _GPIO_PINMASK_1 | _GPIO_PINMASK_2 | _GPIO_PINMASK_3 | _GPIO_PINMASK_4 | _GPIO_PINMASK_5 | _GPIO_PINMASK_6 | _GPIO_PINMASK_7 | _GPIO_PINMASK_8 | _GPIO_PINMASK_9 | _GPIO_PINMASK_10 | _GPIO_PINMASK_11 | _GPIO_PINMASK_12 | _GPIO_PINMASK_13 | _GPIO_PINMASK_14 | _GPIO_PINMASK_15, _GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_2MHZ | _GPIO_CFG_OTYPE_PP);
0x0580	0xF44F7205  MOV	R2, #532
0x0584	0xF64F71FF  MOVW	R1, #65535
0x0588	0x4807    LDR	R0, [PC, #28]
0x058A	0xF7FFFE1F  BL	_GPIO_Config+0
;config.h, 10 :: 		GPIO_Config(&GPIOB_BASE, _GPIO_PINMASK_0 | _GPIO_PINMASK_1 | _GPIO_PINMASK_2 | _GPIO_PINMASK_3 | _GPIO_PINMASK_4 | _GPIO_PINMASK_5 | _GPIO_PINMASK_6 | _GPIO_PINMASK_7 | _GPIO_PINMASK_8 | _GPIO_PINMASK_9 | _GPIO_PINMASK_10 | _GPIO_PINMASK_11 | _GPIO_PINMASK_12 | _GPIO_PINMASK_13 | _GPIO_PINMASK_14 | _GPIO_PINMASK_15, _GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_2MHZ | _GPIO_CFG_OTYPE_PP);
0x058E	0xF44F7205  MOV	R2, #532
0x0592	0xF64F71FF  MOVW	R1, #65535
0x0596	0x4805    LDR	R0, [PC, #20]
0x0598	0xF7FFFE18  BL	_GPIO_Config+0
;config.h, 11 :: 		}
L_end_init_program:
0x059C	0xF8DDE000  LDR	LR, [SP, #0]
0x05A0	0xB001    ADD	SP, SP, #4
0x05A2	0x4770    BX	LR
0x05A4	0x10004001  	GPIOC_BASE+0
0x05A8	0x08004001  	GPIOA_BASE+0
0x05AC	0x0C004001  	GPIOB_BASE+0
; end of _init_program
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0484	0xB081    SUB	SP, SP, #4
0x0486	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x048A	0xF04F0242  MOV	R2, #66
0x048E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0490	0xF7FFFE9C  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x0494	0xF8DDE000  LDR	LR, [SP, #0]
0x0498	0xB001    ADD	SP, SP, #4
0x049A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01CC	0xB081    SUB	SP, SP, #4
0x01CE	0xF8CDE000  STR	LR, [SP, #0]
0x01D2	0xB28C    UXTH	R4, R1
0x01D4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01D6	0x4B77    LDR	R3, [PC, #476]
0x01D8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01DC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01DE	0x4618    MOV	R0, R3
0x01E0	0xF7FFFFA6  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01E4	0xF1B40FFF  CMP	R4, #255
0x01E8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01EA	0x4B73    LDR	R3, [PC, #460]
0x01EC	0x429D    CMP	R5, R3
0x01EE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01F0	0xF04F3333  MOV	R3, #858993459
0x01F4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01F6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01F8	0x2D42    CMP	R5, #66
0x01FA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01FC	0xF04F3344  MOV	R3, #1145324612
0x0200	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0202	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0204	0xF64F73FF  MOVW	R3, #65535
0x0208	0x429C    CMP	R4, R3
0x020A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x020C	0x4B6A    LDR	R3, [PC, #424]
0x020E	0x429D    CMP	R5, R3
0x0210	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0212	0xF04F3333  MOV	R3, #858993459
0x0216	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0218	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021A	0xF04F3333  MOV	R3, #858993459
0x021E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0220	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0222	0x2D42    CMP	R5, #66
0x0224	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0226	0xF04F3344  MOV	R3, #1145324612
0x022A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x022C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x022E	0xF04F3344  MOV	R3, #1145324612
0x0232	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0234	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0236	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0238	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x023A	0xF0050301  AND	R3, R5, #1
0x023E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0240	0x2100    MOVS	R1, #0
0x0242	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0244	0xF0050302  AND	R3, R5, #2
0x0248	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x024A	0xF40573C0  AND	R3, R5, #384
0x024E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0250	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0252	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0256	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0258	0xF0050304  AND	R3, R5, #4
0x025C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x025E	0xF0050320  AND	R3, R5, #32
0x0262	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0264	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0266	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x026A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x026C	0xF0050308  AND	R3, R5, #8
0x0270	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0272	0xF0050320  AND	R3, R5, #32
0x0276	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x027A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x027C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x027E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0280	0x4B4E    LDR	R3, [PC, #312]
0x0282	0xEA050303  AND	R3, R5, R3, LSL #0
0x0286	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0288	0x2003    MOVS	R0, #3
0x028A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x028C	0xF4057300  AND	R3, R5, #512
0x0290	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0292	0x2002    MOVS	R0, #2
0x0294	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0296	0xF4056380  AND	R3, R5, #1024
0x029A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x029C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x029E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02A0	0xF005030C  AND	R3, R5, #12
0x02A4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02A6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02A8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02AA	0xF00403FF  AND	R3, R4, #255
0x02AE	0xB29B    UXTH	R3, R3
0x02B0	0x2B00    CMP	R3, #0
0x02B2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02B4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02B6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02B8	0xFA1FF884  UXTH	R8, R4
0x02BC	0x4632    MOV	R2, R6
0x02BE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02C0	0x2808    CMP	R0, #8
0x02C2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02C4	0xF04F0301  MOV	R3, #1
0x02C8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02CC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02D0	0x42A3    CMP	R3, R4
0x02D2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02D4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02D6	0xF04F030F  MOV	R3, #15
0x02DA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02DC	0x43DB    MVN	R3, R3
0x02DE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02E2	0xFA01F305  LSL	R3, R1, R5
0x02E6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02EA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02EC	0xF4067381  AND	R3, R6, #258
0x02F0	0xF5B37F81  CMP	R3, #258
0x02F4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02F6	0xF2020414  ADDW	R4, R2, #20
0x02FA	0xF04F0301  MOV	R3, #1
0x02FE	0x4083    LSLS	R3, R0
0x0300	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0302	0xF0060382  AND	R3, R6, #130
0x0306	0x2B82    CMP	R3, #130
0x0308	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x030A	0xF2020410  ADDW	R4, R2, #16
0x030E	0xF04F0301  MOV	R3, #1
0x0312	0x4083    LSLS	R3, R0
0x0314	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0316	0x462F    MOV	R7, R5
0x0318	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x031A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x031C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x031E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0320	0xFA1FF088  UXTH	R0, R8
0x0324	0x460F    MOV	R7, R1
0x0326	0x4631    MOV	R1, R6
0x0328	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x032A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x032C	0x460F    MOV	R7, R1
0x032E	0x4629    MOV	R1, R5
0x0330	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0332	0xF1B00FFF  CMP	R0, #255
0x0336	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0338	0x1D33    ADDS	R3, R6, #4
0x033A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x033E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0340	0x2A08    CMP	R2, #8
0x0342	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0344	0xF2020408  ADDW	R4, R2, #8
0x0348	0xF04F0301  MOV	R3, #1
0x034C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0350	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0354	0x42A3    CMP	R3, R4
0x0356	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0358	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x035A	0xF04F030F  MOV	R3, #15
0x035E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0360	0x43DB    MVN	R3, R3
0x0362	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0366	0xFA07F305  LSL	R3, R7, R5
0x036A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x036E	0xF4017381  AND	R3, R1, #258
0x0372	0xF5B37F81  CMP	R3, #258
0x0376	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0378	0xF2060514  ADDW	R5, R6, #20
0x037C	0xF2020408  ADDW	R4, R2, #8
0x0380	0xF04F0301  MOV	R3, #1
0x0384	0x40A3    LSLS	R3, R4
0x0386	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0388	0xF0010382  AND	R3, R1, #130
0x038C	0x2B82    CMP	R3, #130
0x038E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0390	0xF2060510  ADDW	R5, R6, #16
0x0394	0xF2020408  ADDW	R4, R2, #8
0x0398	0xF04F0301  MOV	R3, #1
0x039C	0x40A3    LSLS	R3, R4
0x039E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03A0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03A2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03A4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03A6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03A8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03AC	0xF8DDE000  LDR	LR, [SP, #0]
0x03B0	0xB001    ADD	SP, SP, #4
0x03B2	0x4770    BX	LR
0x03B4	0xFC00FFFF  	#-1024
0x03B8	0x00140008  	#524308
0x03BC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_mover_letras:
;DSP02_GPIO_Display.c, 41 :: 		void mover_letras(char nombre[]){
0x05B0	0xB081    SUB	SP, SP, #4
0x05B2	0xF8CDE000  STR	LR, [SP, #0]
;DSP02_GPIO_Display.c, 42 :: 		int maximo = strlen(andres);
0x05B6	0x481C    LDR	R0, [PC, #112]
0x05B8	0xF7FFFF16  BL	_strlen+0
;DSP02_GPIO_Display.c, 43 :: 		if(contador_letras == maximo){
0x05BC	0x491B    LDR	R1, [PC, #108]
0x05BE	0xF9B11000  LDRSH	R1, [R1, #0]
0x05C2	0x4281    CMP	R1, R0
0x05C4	0xD1FF    BNE	L_mover_letras2
;DSP02_GPIO_Display.c, 45 :: 		}
L_mover_letras2:
;DSP02_GPIO_Display.c, 46 :: 		display_4 = display_3;
0x05C6	0x4D1A    LDR	R5, [PC, #104]
0x05C8	0xF9B51000  LDRSH	R1, [R5, #0]
0x05CC	0x4C19    LDR	R4, [PC, #100]
0x05CE	0x8021    STRH	R1, [R4, #0]
;DSP02_GPIO_Display.c, 47 :: 		display_3 = display_2;
0x05D0	0x4A19    LDR	R2, [PC, #100]
0x05D2	0xF9B21000  LDRSH	R1, [R2, #0]
0x05D6	0x8029    STRH	R1, [R5, #0]
;DSP02_GPIO_Display.c, 48 :: 		display_2 = display_1;
0x05D8	0x4B18    LDR	R3, [PC, #96]
0x05DA	0xF9B31000  LDRSH	R1, [R3, #0]
0x05DE	0x8011    STRH	R1, [R2, #0]
;DSP02_GPIO_Display.c, 49 :: 		display_1 = andres[contador_letras];
0x05E0	0x4912    LDR	R1, [PC, #72]
0x05E2	0xF9B11000  LDRSH	R1, [R1, #0]
0x05E6	0x004A    LSLS	R2, R1, #1
0x05E8	0x490F    LDR	R1, [PC, #60]
0x05EA	0x1889    ADDS	R1, R1, R2
0x05EC	0x8809    LDRH	R1, [R1, #0]
0x05EE	0x8019    STRH	R1, [R3, #0]
;DSP02_GPIO_Display.c, 50 :: 		DISPLAY_A = pintar_letra(display_4, display_3);
0x05F0	0x4629    MOV	R1, R5
0x05F2	0xF9B12000  LDRSH	R2, [R1, #0]
0x05F6	0x4621    MOV	R1, R4
0x05F8	0xF9B11000  LDRSH	R1, [R1, #0]
0x05FC	0xB288    UXTH	R0, R1
0x05FE	0xB291    UXTH	R1, R2
0x0600	0xF7FFFF3A  BL	_pintar_letra+0
0x0604	0x490E    LDR	R1, [PC, #56]
0x0606	0x6008    STR	R0, [R1, #0]
;DSP02_GPIO_Display.c, 51 :: 		DISPLAY_B = pintar_letra(display_2, display_1);
0x0608	0x490C    LDR	R1, [PC, #48]
0x060A	0xF9B12000  LDRSH	R2, [R1, #0]
0x060E	0x490A    LDR	R1, [PC, #40]
0x0610	0xF9B11000  LDRSH	R1, [R1, #0]
0x0614	0xB288    UXTH	R0, R1
0x0616	0xB291    UXTH	R1, R2
0x0618	0xF7FFFF2E  BL	_pintar_letra+0
0x061C	0x4909    LDR	R1, [PC, #36]
0x061E	0x6008    STR	R0, [R1, #0]
;DSP02_GPIO_Display.c, 52 :: 		}
L_end_mover_letras:
0x0620	0xF8DDE000  LDR	LR, [SP, #0]
0x0624	0xB001    ADD	SP, SP, #4
0x0626	0x4770    BX	LR
0x0628	0x096C0000  	_andres+0
0x062C	0x00002000  	_contador_letras+0
0x0630	0x00042000  	_display_3+0
0x0634	0x00022000  	_display_4+0
0x0638	0x00062000  	_display_2+0
0x063C	0x00082000  	_display_1+0
0x0640	0x080C4001  	GPIOA_ODR+0
0x0644	0x0C0C4001  	GPIOB_ODR+0
; end of _mover_letras
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x03E8	0xB081    SUB	SP, SP, #4
0x03EA	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x03EC	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x03EE	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x03F0	0x4602    MOV	R2, R0
0x03F2	0x1C40    ADDS	R0, R0, #1
0x03F4	0x7811    LDRB	R1, [R2, #0]
0x03F6	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x03F8	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x03FA	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x03FC	0x1E49    SUBS	R1, R1, #1
0x03FE	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x0400	0xB001    ADD	SP, SP, #4
0x0402	0x4770    BX	LR
; end of _strlen
_pintar_letra:
;DSP02_GPIO_Display.c, 38 :: 		int pintar_letra( unsigned int a, unsigned int b){
; b start address is: 4 (R1)
; a start address is: 0 (R0)
; b end address is: 4 (R1)
; a end address is: 0 (R0)
; a start address is: 0 (R0)
; b start address is: 4 (R1)
;DSP02_GPIO_Display.c, 39 :: 		return a |(b << 8);
0x0478	0x020A    LSLS	R2, R1, #8
0x047A	0xB292    UXTH	R2, R2
; b end address is: 4 (R1)
0x047C	0xEA400202  ORR	R2, R0, R2, LSL #0
; a end address is: 0 (R0)
0x0480	0xB210    SXTH	R0, R2
;DSP02_GPIO_Display.c, 40 :: 		}
L_end_pintar_letra:
0x0482	0x4770    BX	LR
; end of _pintar_letra
_mover_letras_1:
;DSP02_GPIO_Display.c, 53 :: 		void mover_letras_1(char nombre[]){
0x06E0	0xB081    SUB	SP, SP, #4
0x06E2	0xF8CDE000  STR	LR, [SP, #0]
;DSP02_GPIO_Display.c, 54 :: 		int maximo = strlen(luis);
0x06E6	0x481C    LDR	R0, [PC, #112]
0x06E8	0xF7FFFE7E  BL	_strlen+0
;DSP02_GPIO_Display.c, 55 :: 		if(contador_letras == maximo){
0x06EC	0x491B    LDR	R1, [PC, #108]
0x06EE	0xF9B11000  LDRSH	R1, [R1, #0]
0x06F2	0x4281    CMP	R1, R0
0x06F4	0xD1FF    BNE	L_mover_letras_13
;DSP02_GPIO_Display.c, 57 :: 		}
L_mover_letras_13:
;DSP02_GPIO_Display.c, 58 :: 		display_4 = display_3;
0x06F6	0x4D1A    LDR	R5, [PC, #104]
0x06F8	0xF9B51000  LDRSH	R1, [R5, #0]
0x06FC	0x4C19    LDR	R4, [PC, #100]
0x06FE	0x8021    STRH	R1, [R4, #0]
;DSP02_GPIO_Display.c, 59 :: 		display_3 = display_2;
0x0700	0x4A19    LDR	R2, [PC, #100]
0x0702	0xF9B21000  LDRSH	R1, [R2, #0]
0x0706	0x8029    STRH	R1, [R5, #0]
;DSP02_GPIO_Display.c, 60 :: 		display_2 = display_1;
0x0708	0x4B18    LDR	R3, [PC, #96]
0x070A	0xF9B31000  LDRSH	R1, [R3, #0]
0x070E	0x8011    STRH	R1, [R2, #0]
;DSP02_GPIO_Display.c, 61 :: 		display_1 = luis[contador_letras];
0x0710	0x4912    LDR	R1, [PC, #72]
0x0712	0xF9B11000  LDRSH	R1, [R1, #0]
0x0716	0x004A    LSLS	R2, R1, #1
0x0718	0x490F    LDR	R1, [PC, #60]
0x071A	0x1889    ADDS	R1, R1, R2
0x071C	0x8809    LDRH	R1, [R1, #0]
0x071E	0x8019    STRH	R1, [R3, #0]
;DSP02_GPIO_Display.c, 62 :: 		DISPLAY_A = pintar_letra(display_4, display_3);
0x0720	0x4629    MOV	R1, R5
0x0722	0xF9B12000  LDRSH	R2, [R1, #0]
0x0726	0x4621    MOV	R1, R4
0x0728	0xF9B11000  LDRSH	R1, [R1, #0]
0x072C	0xB288    UXTH	R0, R1
0x072E	0xB291    UXTH	R1, R2
0x0730	0xF7FFFEA2  BL	_pintar_letra+0
0x0734	0x490E    LDR	R1, [PC, #56]
0x0736	0x6008    STR	R0, [R1, #0]
;DSP02_GPIO_Display.c, 63 :: 		DISPLAY_B = pintar_letra(display_2, display_1);
0x0738	0x490C    LDR	R1, [PC, #48]
0x073A	0xF9B12000  LDRSH	R2, [R1, #0]
0x073E	0x490A    LDR	R1, [PC, #40]
0x0740	0xF9B11000  LDRSH	R1, [R1, #0]
0x0744	0xB288    UXTH	R0, R1
0x0746	0xB291    UXTH	R1, R2
0x0748	0xF7FFFE96  BL	_pintar_letra+0
0x074C	0x4909    LDR	R1, [PC, #36]
0x074E	0x6008    STR	R0, [R1, #0]
;DSP02_GPIO_Display.c, 64 :: 		}
L_end_mover_letras_1:
0x0750	0xF8DDE000  LDR	LR, [SP, #0]
0x0754	0xB001    ADD	SP, SP, #4
0x0756	0x4770    BX	LR
0x0758	0x09860000  	_luis+0
0x075C	0x00002000  	_contador_letras+0
0x0760	0x00042000  	_display_3+0
0x0764	0x00022000  	_display_4+0
0x0768	0x00062000  	_display_2+0
0x076C	0x00082000  	_display_1+0
0x0770	0x080C4001  	GPIOA_ODR+0
0x0774	0x0C0C4001  	GPIOB_ODR+0
; end of _mover_letras_1
_mover_letras_2:
;DSP02_GPIO_Display.c, 65 :: 		void mover_letras_2(char nombre[]){
0x0648	0xB081    SUB	SP, SP, #4
0x064A	0xF8CDE000  STR	LR, [SP, #0]
;DSP02_GPIO_Display.c, 66 :: 		int maximo = strlen(jose);
0x064E	0x481C    LDR	R0, [PC, #112]
0x0650	0xF7FFFECA  BL	_strlen+0
;DSP02_GPIO_Display.c, 67 :: 		if(contador_letras == maximo){
0x0654	0x491B    LDR	R1, [PC, #108]
0x0656	0xF9B11000  LDRSH	R1, [R1, #0]
0x065A	0x4281    CMP	R1, R0
0x065C	0xD1FF    BNE	L_mover_letras_24
;DSP02_GPIO_Display.c, 69 :: 		}
L_mover_letras_24:
;DSP02_GPIO_Display.c, 70 :: 		display_4 = display_3;
0x065E	0x4D1A    LDR	R5, [PC, #104]
0x0660	0xF9B51000  LDRSH	R1, [R5, #0]
0x0664	0x4C19    LDR	R4, [PC, #100]
0x0666	0x8021    STRH	R1, [R4, #0]
;DSP02_GPIO_Display.c, 71 :: 		display_3 = display_2;
0x0668	0x4A19    LDR	R2, [PC, #100]
0x066A	0xF9B21000  LDRSH	R1, [R2, #0]
0x066E	0x8029    STRH	R1, [R5, #0]
;DSP02_GPIO_Display.c, 72 :: 		display_2 = display_1;
0x0670	0x4B18    LDR	R3, [PC, #96]
0x0672	0xF9B31000  LDRSH	R1, [R3, #0]
0x0676	0x8011    STRH	R1, [R2, #0]
;DSP02_GPIO_Display.c, 73 :: 		display_1 = jose[contador_letras];
0x0678	0x4912    LDR	R1, [PC, #72]
0x067A	0xF9B11000  LDRSH	R1, [R1, #0]
0x067E	0x004A    LSLS	R2, R1, #1
0x0680	0x490F    LDR	R1, [PC, #60]
0x0682	0x1889    ADDS	R1, R1, R2
0x0684	0x8809    LDRH	R1, [R1, #0]
0x0686	0x8019    STRH	R1, [R3, #0]
;DSP02_GPIO_Display.c, 74 :: 		DISPLAY_A = pintar_letra(display_4, display_3);
0x0688	0x4629    MOV	R1, R5
0x068A	0xF9B12000  LDRSH	R2, [R1, #0]
0x068E	0x4621    MOV	R1, R4
0x0690	0xF9B11000  LDRSH	R1, [R1, #0]
0x0694	0xB288    UXTH	R0, R1
0x0696	0xB291    UXTH	R1, R2
0x0698	0xF7FFFEEE  BL	_pintar_letra+0
0x069C	0x490E    LDR	R1, [PC, #56]
0x069E	0x6008    STR	R0, [R1, #0]
;DSP02_GPIO_Display.c, 75 :: 		DISPLAY_B = pintar_letra(display_2, display_1);
0x06A0	0x490C    LDR	R1, [PC, #48]
0x06A2	0xF9B12000  LDRSH	R2, [R1, #0]
0x06A6	0x490A    LDR	R1, [PC, #40]
0x06A8	0xF9B11000  LDRSH	R1, [R1, #0]
0x06AC	0xB288    UXTH	R0, R1
0x06AE	0xB291    UXTH	R1, R2
0x06B0	0xF7FFFEE2  BL	_pintar_letra+0
0x06B4	0x4909    LDR	R1, [PC, #36]
0x06B6	0x6008    STR	R0, [R1, #0]
;DSP02_GPIO_Display.c, 76 :: 		}
L_end_mover_letras_2:
0x06B8	0xF8DDE000  LDR	LR, [SP, #0]
0x06BC	0xB001    ADD	SP, SP, #4
0x06BE	0x4770    BX	LR
0x06C0	0x09A00000  	_jose+0
0x06C4	0x00002000  	_contador_letras+0
0x06C8	0x00042000  	_display_3+0
0x06CC	0x00022000  	_display_4+0
0x06D0	0x00062000  	_display_2+0
0x06D4	0x00082000  	_display_1+0
0x06D8	0x080C4001  	GPIOA_ODR+0
0x06DC	0x0C0C4001  	GPIOB_ODR+0
; end of _mover_letras_2
_proceso_numeros:
;DSP02_GPIO_Display.c, 29 :: 		void proceso_numeros(){
0x04D8	0xB081    SUB	SP, SP, #4
0x04DA	0xF8CDE000  STR	LR, [SP, #0]
;DSP02_GPIO_Display.c, 30 :: 		mover_datos();
0x04DE	0xF7FFFF91  BL	_mover_datos+0
;DSP02_GPIO_Display.c, 31 :: 		if(contador == MAX){
0x04E2	0x4809    LDR	R0, [PC, #36]
0x04E4	0xF9B00000  LDRSH	R0, [R0, #0]
0x04E8	0x2809    CMP	R0, #9
0x04EA	0xD104    BNE	L_proceso_numeros0
;DSP02_GPIO_Display.c, 32 :: 		contador = 0;
0x04EC	0x2100    MOVS	R1, #0
0x04EE	0xB209    SXTH	R1, R1
0x04F0	0x4805    LDR	R0, [PC, #20]
0x04F2	0x8001    STRH	R1, [R0, #0]
;DSP02_GPIO_Display.c, 33 :: 		}else{
0x04F4	0xE004    B	L_proceso_numeros1
L_proceso_numeros0:
;DSP02_GPIO_Display.c, 34 :: 		contador++;
0x04F6	0x4904    LDR	R1, [PC, #16]
0x04F8	0xF9B10000  LDRSH	R0, [R1, #0]
0x04FC	0x1C40    ADDS	R0, R0, #1
0x04FE	0x8008    STRH	R0, [R1, #0]
;DSP02_GPIO_Display.c, 35 :: 		}
L_proceso_numeros1:
;DSP02_GPIO_Display.c, 36 :: 		}
L_end_proceso_numeros:
0x0500	0xF8DDE000  LDR	LR, [SP, #0]
0x0504	0xB001    ADD	SP, SP, #4
0x0506	0x4770    BX	LR
0x0508	0x000A2000  	_contador+0
; end of _proceso_numeros
_mover_datos:
;DSP02_GPIO_Display.c, 21 :: 		void mover_datos(){
0x0404	0xB081    SUB	SP, SP, #4
0x0406	0xF8CDE000  STR	LR, [SP, #0]
;DSP02_GPIO_Display.c, 22 :: 		display_4 = display_3;
0x040A	0x4C14    LDR	R4, [PC, #80]
0x040C	0xF9B40000  LDRSH	R0, [R4, #0]
0x0410	0x4B13    LDR	R3, [PC, #76]
0x0412	0x8018    STRH	R0, [R3, #0]
;DSP02_GPIO_Display.c, 23 :: 		display_3 = display_2;
0x0414	0x4A13    LDR	R2, [PC, #76]
0x0416	0xF9B20000  LDRSH	R0, [R2, #0]
0x041A	0x8020    STRH	R0, [R4, #0]
;DSP02_GPIO_Display.c, 24 :: 		display_2 = display_1;
0x041C	0x4912    LDR	R1, [PC, #72]
0x041E	0xF9B10000  LDRSH	R0, [R1, #0]
0x0422	0x8010    STRH	R0, [R2, #0]
;DSP02_GPIO_Display.c, 25 :: 		display_1 = contador;
0x0424	0x4811    LDR	R0, [PC, #68]
0x0426	0xF9B00000  LDRSH	R0, [R0, #0]
0x042A	0x8008    STRH	R0, [R1, #0]
;DSP02_GPIO_Display.c, 26 :: 		DISPLAY_A = pintar_led(display_4, display_3);
0x042C	0x4620    MOV	R0, R4
0x042E	0xF9B01000  LDRSH	R1, [R0, #0]
0x0432	0x4618    MOV	R0, R3
0x0434	0xF9B00000  LDRSH	R0, [R0, #0]
0x0438	0xF7FFFFC2  BL	_pintar_led+0
0x043C	0x490C    LDR	R1, [PC, #48]
0x043E	0x6008    STR	R0, [R1, #0]
;DSP02_GPIO_Display.c, 27 :: 		DISPLAY_B = pintar_led(display_2, display_1);
0x0440	0x4809    LDR	R0, [PC, #36]
0x0442	0xF9B01000  LDRSH	R1, [R0, #0]
0x0446	0x4807    LDR	R0, [PC, #28]
0x0448	0xF9B00000  LDRSH	R0, [R0, #0]
0x044C	0xF7FFFFB8  BL	_pintar_led+0
0x0450	0x4908    LDR	R1, [PC, #32]
0x0452	0x6008    STR	R0, [R1, #0]
;DSP02_GPIO_Display.c, 28 :: 		}
L_end_mover_datos:
0x0454	0xF8DDE000  LDR	LR, [SP, #0]
0x0458	0xB001    ADD	SP, SP, #4
0x045A	0x4770    BX	LR
0x045C	0x00042000  	_display_3+0
0x0460	0x00022000  	_display_4+0
0x0464	0x00062000  	_display_2+0
0x0468	0x00082000  	_display_1+0
0x046C	0x000A2000  	_contador+0
0x0470	0x080C4001  	GPIOA_ODR+0
0x0474	0x0C0C4001  	GPIOB_ODR+0
; end of _mover_datos
_pintar_led:
;DSP02_GPIO_Display.c, 16 :: 		int pintar_led(int a, int b){
; b start address is: 4 (R1)
; a start address is: 0 (R0)
0x03C0	0xB081    SUB	SP, SP, #4
0x03C2	0xF8CDE000  STR	LR, [SP, #0]
0x03C6	0xB20B    SXTH	R3, R1
; b end address is: 4 (R1)
; a end address is: 0 (R0)
; a start address is: 0 (R0)
; b start address is: 12 (R3)
;DSP02_GPIO_Display.c, 17 :: 		int num_1 = obtener_numero(a);
; a end address is: 0 (R0)
0x03C8	0xF7FFFEF8  BL	_obtener_numero+0
; num_1 start address is: 16 (R4)
0x03CC	0xB204    SXTH	R4, R0
;DSP02_GPIO_Display.c, 18 :: 		int num_2 = obtener_numero(b);
0x03CE	0xB218    SXTH	R0, R3
; b end address is: 12 (R3)
0x03D0	0xF7FFFEF4  BL	_obtener_numero+0
;DSP02_GPIO_Display.c, 19 :: 		return num_1 |(num_2 << 8);
0x03D4	0x0202    LSLS	R2, R0, #8
0x03D6	0xB212    SXTH	R2, R2
0x03D8	0xEA440202  ORR	R2, R4, R2, LSL #0
; num_1 end address is: 16 (R4)
0x03DC	0xB210    SXTH	R0, R2
;DSP02_GPIO_Display.c, 20 :: 		}
L_end_pintar_led:
0x03DE	0xF8DDE000  LDR	LR, [SP, #0]
0x03E2	0xB001    ADD	SP, SP, #4
0x03E4	0x4770    BX	LR
; end of _pintar_led
_obtener_numero:
;DSP02_GPIO_Display.c, 12 :: 		int obtener_numero(int numero){
; numero start address is: 0 (R0)
; numero end address is: 0 (R0)
; numero start address is: 0 (R0)
;DSP02_GPIO_Display.c, 13 :: 		return segmentos[numero];
0x01BC	0x0042    LSLS	R2, R0, #1
; numero end address is: 0 (R0)
0x01BE	0x4902    LDR	R1, [PC, #8]
0x01C0	0x1889    ADDS	R1, R1, R2
0x01C2	0x8809    LDRH	R1, [R1, #0]
0x01C4	0xB208    SXTH	R0, R1
;DSP02_GPIO_Display.c, 14 :: 		}
L_end_obtener_numero:
0x01C6	0x4770    BX	LR
0x01C8	0x09BA0000  	_segmentos+0
; end of _obtener_numero
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x087C	0xB082    SUB	SP, SP, #8
0x087E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0882	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0884	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0886	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x0888	0xF64B3080  MOVW	R0, #48000
0x088C	0x4281    CMP	R1, R0
0x088E	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x0890	0x4832    LDR	R0, [PC, #200]
0x0892	0x6800    LDR	R0, [R0, #0]
0x0894	0xF0400102  ORR	R1, R0, #2
0x0898	0x4830    LDR	R0, [PC, #192]
0x089A	0x6001    STR	R1, [R0, #0]
0x089C	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x089E	0xF64550C0  MOVW	R0, #24000
0x08A2	0x4281    CMP	R1, R0
0x08A4	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x08A6	0x482D    LDR	R0, [PC, #180]
0x08A8	0x6800    LDR	R0, [R0, #0]
0x08AA	0xF0400101  ORR	R1, R0, #1
0x08AE	0x482B    LDR	R0, [PC, #172]
0x08B0	0x6001    STR	R1, [R0, #0]
0x08B2	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x08B4	0x4829    LDR	R0, [PC, #164]
0x08B6	0x6801    LDR	R1, [R0, #0]
0x08B8	0xF06F0007  MVN	R0, #7
0x08BC	0x4001    ANDS	R1, R0
0x08BE	0x4827    LDR	R0, [PC, #156]
0x08C0	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x08C2	0xF7FFFE23  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x08C6	0x4826    LDR	R0, [PC, #152]
0x08C8	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x08CA	0x4826    LDR	R0, [PC, #152]
0x08CC	0xEA020100  AND	R1, R2, R0, LSL #0
0x08D0	0x4825    LDR	R0, [PC, #148]
0x08D2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x08D4	0xF0020001  AND	R0, R2, #1
0x08D8	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x08DA	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x08DC	0x4822    LDR	R0, [PC, #136]
0x08DE	0x6800    LDR	R0, [R0, #0]
0x08E0	0xF0000002  AND	R0, R0, #2
0x08E4	0x2800    CMP	R0, #0
0x08E6	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x08E8	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x08EA	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x08EC	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x08EE	0xF4023080  AND	R0, R2, #65536
0x08F2	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x08F4	0x481C    LDR	R0, [PC, #112]
0x08F6	0x6800    LDR	R0, [R0, #0]
0x08F8	0xF4003000  AND	R0, R0, #131072
0x08FC	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x08FE	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x0900	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0902	0x460A    MOV	R2, R1
0x0904	0x9901    LDR	R1, [SP, #4]
0x0906	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x0908	0x9101    STR	R1, [SP, #4]
0x090A	0x4611    MOV	R1, R2
0x090C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x090E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0912	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x0914	0x4814    LDR	R0, [PC, #80]
0x0916	0x6800    LDR	R0, [R0, #0]
0x0918	0xF0407180  ORR	R1, R0, #16777216
0x091C	0x4812    LDR	R0, [PC, #72]
0x091E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0920	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x0922	0x4811    LDR	R0, [PC, #68]
0x0924	0x6800    LDR	R0, [R0, #0]
0x0926	0xF0007000  AND	R0, R0, #33554432
0x092A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x092C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x092E	0x460A    MOV	R2, R1
0x0930	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x0932	0x480B    LDR	R0, [PC, #44]
0x0934	0x6800    LDR	R0, [R0, #0]
0x0936	0xF000010C  AND	R1, R0, #12
0x093A	0x0090    LSLS	R0, R2, #2
0x093C	0xF000000C  AND	R0, R0, #12
0x0940	0x4281    CMP	R1, R0
0x0942	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0944	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x0946	0xF8DDE000  LDR	LR, [SP, #0]
0x094A	0xB002    ADD	SP, SP, #8
0x094C	0x4770    BX	LR
0x094E	0xBF00    NOP
0x0950	0x00810000  	#129
0x0954	0x00000000  	#0
0x0958	0x3E800000  	#16000
0x095C	0x20004002  	FLASH_ACR+0
0x0960	0x10044002  	RCC_CFGR+0
0x0964	0xFFFF000F  	#1048575
0x0968	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x050C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x050E	0x480F    LDR	R0, [PC, #60]
0x0510	0x6800    LDR	R0, [R0, #0]
0x0512	0xF0400101  ORR	R1, R0, #1
0x0516	0x480D    LDR	R0, [PC, #52]
0x0518	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x051A	0x490D    LDR	R1, [PC, #52]
0x051C	0x480D    LDR	R0, [PC, #52]
0x051E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x0520	0x480A    LDR	R0, [PC, #40]
0x0522	0x6801    LDR	R1, [R0, #0]
0x0524	0x480C    LDR	R0, [PC, #48]
0x0526	0x4001    ANDS	R1, R0
0x0528	0x4808    LDR	R0, [PC, #32]
0x052A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x052C	0x4807    LDR	R0, [PC, #28]
0x052E	0x6801    LDR	R1, [R0, #0]
0x0530	0xF46F2080  MVN	R0, #262144
0x0534	0x4001    ANDS	R1, R0
0x0536	0x4805    LDR	R0, [PC, #20]
0x0538	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x053A	0x4806    LDR	R0, [PC, #24]
0x053C	0x6801    LDR	R1, [R0, #0]
0x053E	0xF46F00FE  MVN	R0, #8323072
0x0542	0x4001    ANDS	R1, R0
0x0544	0x4803    LDR	R0, [PC, #12]
0x0546	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x0548	0xB001    ADD	SP, SP, #4
0x054A	0x4770    BX	LR
0x054C	0x10004002  	RCC_CR+0
0x0550	0x0000F8FF  	#-117506048
0x0554	0x10044002  	RCC_CFGR+0
0x0558	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x0778	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x077A	0x4902    LDR	R1, [PC, #8]
0x077C	0x4802    LDR	R0, [PC, #8]
0x077E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x0780	0xB001    ADD	SP, SP, #4
0x0782	0x4770    BX	LR
0x0784	0x3E800000  	#16000
0x0788	0x000C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x078C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x078E	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x0790	0xB001    ADD	SP, SP, #4
0x0792	0x4770    BX	LR
; end of ___GenExcept
0x09DC	0xB500    PUSH	(R14)
0x09DE	0xF8DFB014  LDR	R11, [PC, #20]
0x09E2	0xF8DFA014  LDR	R10, [PC, #20]
0x09E6	0xF8DFC014  LDR	R12, [PC, #20]
0x09EA	0xF7FFFDB7  BL	1372
0x09EE	0xBD00    POP	(R15)
0x09F0	0x4770    BX	LR
0x09F2	0xBF00    NOP
0x09F4	0x00002000  	#536870912
0x09F8	0x000C2000  	#536870924
0x09FC	0x09CE0000  	#2510
0x0A5C	0xB500    PUSH	(R14)
0x0A5E	0xF8DFB010  LDR	R11, [PC, #16]
0x0A62	0xF8DFA010  LDR	R10, [PC, #16]
0x0A66	0xF7FFFD19  BL	1180
0x0A6A	0xBD00    POP	(R15)
0x0A6C	0x4770    BX	LR
0x0A6E	0xBF00    NOP
0x0A70	0x00002000  	#536870912
0x0A74	0x00102000  	#536870928
;DSP02_GPIO_Display.c,22 :: _andres [26]
0x096C	0x00AB0088 ;_andres+0
0x0970	0x00AF00A1 ;_andres+4
0x0974	0x00920084 ;_andres+8
0x0978	0x008600FF ;_andres+12
0x097C	0x00A70092 ;_andres+16
0x0980	0x00F900A0 ;_andres+20
0x0984	0x00A0 ;_andres+24
; end of _andres
;DSP02_GPIO_Display.c,23 :: _luis [26]
0x0986	0x00E300C7 ;_luis+0
0x098A	0x009200CF ;_luis+4
0x098E	0x00C800FF ;_luis+8
0x0992	0x00AF00A0 ;_luis+12
0x0996	0x00CF0087 ;_luis+16
0x099A	0x008400AB ;_luis+20
0x099E	0x00A4 ;_luis+24
; end of _luis
;DSP02_GPIO_Display.c,24 :: _jose [26]
0x09A0	0x00A300F1 ;_jose+0
0x09A4	0x00840092 ;_jose+4
0x09A8	0x008800FF ;_jose+8
0x09AC	0x00A000AF ;_jose+12
0x09B0	0x008300C8 ;_jose+16
0x09B4	0x00F900E3 ;_jose+20
0x09B8	0x00A3 ;_jose+24
; end of _jose
;DSP02_GPIO_Display.c,12 :: _segmentos [20]
0x09BA	0x00F900C0 ;_segmentos+0
0x09BE	0x00B000A4 ;_segmentos+4
0x09C2	0x00920099 ;_segmentos+8
0x09C6	0x00F80082 ;_segmentos+12
0x09CA	0x00900080 ;_segmentos+16
; end of _segmentos
;DSP02_GPIO_Display.c,0 :: ?ICS_contador_letras [2]
0x09CE	0x0000 ;?ICS_contador_letras+0
; end of ?ICS_contador_letras
;DSP02_GPIO_Display.c,0 :: ?ICS_display_4 [2]
0x09D0	0x0000 ;?ICS_display_4+0
; end of ?ICS_display_4
;DSP02_GPIO_Display.c,0 :: ?ICS_display_3 [2]
0x09D2	0x0000 ;?ICS_display_3+0
; end of ?ICS_display_3
;DSP02_GPIO_Display.c,0 :: ?ICS_display_2 [2]
0x09D4	0x0000 ;?ICS_display_2+0
; end of ?ICS_display_2
;DSP02_GPIO_Display.c,0 :: ?ICS_display_1 [2]
0x09D6	0x0000 ;?ICS_display_1+0
; end of ?ICS_display_1
;DSP02_GPIO_Display.c,0 :: ?ICS_contador [2]
0x09D8	0x0000 ;?ICS_contador+0
; end of ?ICS_contador
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC      [16]    _obtener_numero
0x01CC     [500]    _GPIO_Config
0x03C0      [38]    _pintar_led
0x03E8      [28]    _strlen
0x0404     [116]    _mover_datos
0x0478      [12]    _pintar_letra
0x0484      [24]    _GPIO_Digital_Input
0x049C      [58]    ___FillZeros
0x04D8      [52]    _proceso_numeros
0x050C      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x055C      [20]    ___CC2DW
0x0570      [64]    _init_program
0x05B0     [152]    _mover_letras
0x0648     [152]    _mover_letras_2
0x06E0     [152]    _mover_letras_1
0x0778      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x078C       [8]    ___GenExcept
0x0794     [232]    _main
0x087C     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _contador_letras
0x20000002       [2]    _display_4
0x20000004       [2]    _display_3
0x20000006       [2]    _display_2
0x20000008       [2]    _display_1
0x2000000A       [2]    _contador
0x2000000C       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x096C      [26]    _andres
0x0986      [26]    _luis
0x09A0      [26]    _jose
0x09BA      [20]    _segmentos
0x09CE       [2]    ?ICS_contador_letras
0x09D0       [2]    ?ICS_display_4
0x09D2       [2]    ?ICS_display_3
0x09D4       [2]    ?ICS_display_2
0x09D6       [2]    ?ICS_display_1
0x09D8       [2]    ?ICS_contador
