<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="loopback2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="loopback.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="loopback.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="loopback.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="loopback.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="loopback.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="loopback.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="loopback.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="loopback.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="loopback.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="loopback.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="loopback.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="loopback.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="loopback.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="loopback.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="loopback.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="loopback.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="loopback.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="loopback.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="loopback.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="loopback.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="loopback.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="loopback.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="loopback.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="loopback_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="loopback_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="loopback_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="loopback_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="loopback_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="loopback_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="loopback_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="loopback_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="loopback_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loopback_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loopback_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="loopback_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="loopback_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loopback_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="loopback_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="loopback_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="loopback_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loopback_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461086286" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461086285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461095660" xil_pn:in_ck="5633866269263597179" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461095660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="loopback.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461006404" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6805122619257292430" xil_pn:start_ts="1461006404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461006404" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1412201832323533044" xil_pn:start_ts="1461006404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461006404" xil_pn:in_ck="5210468050057678862" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1477898548351239100" xil_pn:start_ts="1461006404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/mydcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/myram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/myram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461095660" xil_pn:in_ck="5633866269263597179" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461095660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="loopback.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461095688" xil_pn:in_ck="6403357893686106041" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7224989019064226415" xil_pn:start_ts="1461095660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="loopback_beh.prj"/>
      <outfile xil_pn:name="loopback_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461095689" xil_pn:in_ck="-6117744634263269958" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7682004133008559108" xil_pn:start_ts="1461095688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="loopback_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1461005565" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1461005565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461005565" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3881280506623641868" xil_pn:start_ts="1461005565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461005566" xil_pn:in_ck="5210468050057678862" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1477898548351239100" xil_pn:start_ts="1461005565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/mydcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/myram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/myram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461005566" xil_pn:in_ck="2912006196188461612" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461005566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461005566" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6805122619257292430" xil_pn:start_ts="1461005566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461005566" xil_pn:in_ck="2912006196188461612" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1461005566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461005566" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2736565672986935034" xil_pn:start_ts="1461005566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461095844" xil_pn:in_ck="6403357893686106041" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3936999071199354488" xil_pn:start_ts="1461095817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="loopback.lso"/>
      <outfile xil_pn:name="loopback.ngc"/>
      <outfile xil_pn:name="loopback.ngr"/>
      <outfile xil_pn:name="loopback.prj"/>
      <outfile xil_pn:name="loopback.stx"/>
      <outfile xil_pn:name="loopback.syr"/>
      <outfile xil_pn:name="loopback.xst"/>
      <outfile xil_pn:name="loopback_beh.prj"/>
      <outfile xil_pn:name="loopback_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1461005583" xil_pn:in_ck="-2915810083091979555" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9066939445848222973" xil_pn:start_ts="1461005583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461095855" xil_pn:in_ck="-5216726176127311948" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1769104295345507783" xil_pn:start_ts="1461095844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="loopback.bld"/>
      <outfile xil_pn:name="loopback.ngd"/>
      <outfile xil_pn:name="loopback_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1461095876" xil_pn:in_ck="-5495682809042890278" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5480944168962342593" xil_pn:start_ts="1461095855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="loopback.pcf"/>
      <outfile xil_pn:name="loopback_map.map"/>
      <outfile xil_pn:name="loopback_map.mrp"/>
      <outfile xil_pn:name="loopback_map.ncd"/>
      <outfile xil_pn:name="loopback_map.ngm"/>
      <outfile xil_pn:name="loopback_map.xrpt"/>
      <outfile xil_pn:name="loopback_summary.xml"/>
      <outfile xil_pn:name="loopback_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461095911" xil_pn:in_ck="-8057154471296942605" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1885771668075636388" xil_pn:start_ts="1461095876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="loopback.ncd"/>
      <outfile xil_pn:name="loopback.pad"/>
      <outfile xil_pn:name="loopback.par"/>
      <outfile xil_pn:name="loopback.ptwx"/>
      <outfile xil_pn:name="loopback.unroutes"/>
      <outfile xil_pn:name="loopback.xpi"/>
      <outfile xil_pn:name="loopback_pad.csv"/>
      <outfile xil_pn:name="loopback_pad.txt"/>
      <outfile xil_pn:name="loopback_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1461095937" xil_pn:in_ck="5633866269263588302" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1461095911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="loopback.bgn"/>
      <outfile xil_pn:name="loopback.bit"/>
      <outfile xil_pn:name="loopback.drc"/>
      <outfile xil_pn:name="loopback.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461095943" xil_pn:in_ck="5633866269263575448" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1461095941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461095911" xil_pn:in_ck="-5495682809042890410" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1461095903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="loopback.twr"/>
      <outfile xil_pn:name="loopback.twx"/>
    </transform>
  </transforms>

</generated_project>
