#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  6 18:18:44 2020
# Process ID: 24580
# Current directory: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.runs/synth_1
# Command line: vivado.exe -log mips.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips.tcl
# Log file: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.runs/synth_1/mips.vds
# Journal file: F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mips.tcl -notrace
Command: synth_design -top mips -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33316 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 339.555 ; gain = 80.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:23]
	Parameter ADDRLEN bound to: 32 - type: integer 
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcounter' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register cur_pc_reg in module pcounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'pcounter' (1#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/pcounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'immextend' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/immextend.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'immextend' (3#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/immextend.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (6#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux4.sv:23]
	Parameter DATALEN bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (7#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux4.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (7#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mux4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'shifter' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/shifter.sv:23]
	Parameter DATALEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shifter' (8#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/shifter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:23]
WARNING: [Synth 8-87] always_comb on 'ALUOp_reg' did not result in combinational logic [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:42]
WARNING: [Synth 8-87] always_comb on 'Out_reg' did not result in combinational logic [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'control' (9#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (10#1) [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/mips.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 395.215 ; gain = 135.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 395.215 ; gain = 135.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 395.215 ; gain = 135.789
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "R_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Link" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Out_reg' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:38]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.srcs/sources_1/new/control.sv:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 406.805 ; gain = 147.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  33 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  12 Input      7 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      7 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "alu/zf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[16]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[17]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[18]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[19]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[20]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[21]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[22]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[23]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[24]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[25]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[26]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[27]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[28]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[29]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[30]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcounter/cur_pc_reg[31]_C )
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[31]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[30]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[29]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[28]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[27]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[26]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[25]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[24]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[23]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[22]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[21]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[20]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[19]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[18]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[17]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[16]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[15]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[14]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[13]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[12]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[11]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[10]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[9]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[8]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[7]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[6]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[5]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[4]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[3]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[2]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[1]_C) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (pcounter/cur_pc_reg[0]_C) is unused and will be removed from module mips.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     1|
|4     |LUT2   |   119|
|5     |LUT3   |    81|
|6     |LUT4   |    34|
|7     |LUT5   |   201|
|8     |LUT6   |   857|
|9     |MUXF7  |   256|
|10    |MUXF8  |    64|
|11    |FDCE   |   992|
|12    |FDPE   |    32|
|13    |LD     |    10|
|14    |LDC    |    32|
|15    |IBUF   |    66|
|16    |OBUF   |    97|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------+------+
|      |Instance         |Module   |Cells |
+------+-----------------+---------+------+
|1     |top              |         |  2867|
|2     |  adder_pcbranch |adder    |     8|
|3     |  adder_pcplus4  |adder_0  |   116|
|4     |  alu            |alu      |     8|
|5     |  control        |control  |   501|
|6     |  pcounter       |pcounter |   141|
|7     |  regfile        |regfile  |  1929|
+------+-----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 702.543 ; gain = 443.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 702.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  LD => LDCE: 10 instances
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 702.543 ; gain = 443.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 702.543 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Repos/MIPS-CPU-HDL/Single-Cycle-MIPS/Single-Cycle-MIPS.runs/synth_1/mips.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_utilization_synth.rpt -pb mips_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  6 18:20:37 2020...
