module mod_dp(
    input clk,
    input reset,
    input start,
    input [31:0] A,
    input [31:0] B,
    input subtract_enable,
    output reg [31:0] TEMP,
    output TEMP_lt_B
);

    wire [31:0] subtract_result;
    subtractor_32bit subtractor_inst(
        .a(TEMP), 
        .b(B), 
        .diff(subtract_result)
    );

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            TEMP <= 32'b0;
        end else if (start) begin
            TEMP <= A;
        end else if (subtract_enable) begin
            TEMP <= subtract_result;
        end
    end

    assign TEMP_lt_B = (TEMP < B) ? 1'b1 : 1'b0;

endmodule
