V1 91
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing3.vhd 2004/03/02.10:01:22
EN work/GENLOCK_TIMING3 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing3.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/GENLOCK_TIMING3/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing3.vhd \
      EN work/GENLOCK_TIMING3 CP PHASEDELAY_COUNT3 CP GENLOCK_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd 2004/03/02.12:34:50
EN work/TRI_LEVEL_SYNC_GENERATOR \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/TRI_LEVEL_SYNC_GENERATOR/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd \
      EN work/TRI_LEVEL_SYNC_GENERATOR CP SYNCGENERATOR1 CP SYNCGENERATOR2 \
      CP SYNCGENERATOR3
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator3.vhd 2004/07/08.10:58:54
EN work/SYNCGENERATOR3 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator3.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED \
      PH unisim/VCOMPONENTS
AR work/SYNCGENERATOR3/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator3.vhd \
      EN work/SYNCGENERATOR3 CP GENLOCK_TIMING3 CP SERIAL_INTERFACE3 \
      CP TRI_LEVEL_TIMER3 CP BUFGMUX      CP TSG_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine2.vhd 2004/03/02.09:23:52
EN work/SYNC_STATEMACHINE2 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine2.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SYNC_STATEMACHINE2/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine2.vhd \
      EN work/SYNC_STATEMACHINE2 CP DA_CONVERTER2
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing1.vhd 2004/02/25.17:18:34
EN work/GENLOCK_TIMING1 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing1.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/GENLOCK_TIMING1/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing1.vhd \
      EN work/GENLOCK_TIMING1 CP PHASEDELAY_COUNT1 CP GENLOCK_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator1.vhd 2004/07/08.10:46:21
EN work/SYNCGENERATOR1 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator1.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED \
      PH unisim/VCOMPONENTS
AR work/SYNCGENERATOR1/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator1.vhd \
      EN work/SYNCGENERATOR1 CP GENLOCK_TIMING1 CP SERIAL_INTERFACE1 \
      CP TRI_LEVEL_TIMER1 CP BUFGMUX      CP TSG_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count2.vhd 2004/03/02.09:17:58
EN work/PHASEDELAY_COUNT2 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count2.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/PHASEDELAY_COUNT2/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count2.vhd \
      EN work/PHASEDELAY_COUNT2
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter2.vhd 2004/03/02.12:30:32
EN work/DA_CONVERTER2 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter2.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/DA_CONVERTER2/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter2.vhd \
      EN work/DA_CONVERTER2
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface2.vhd 2004/03/02.10:27:28
EN work/SERIAL_INTERFACE2 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface2.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SERIAL_INTERFACE2/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface2.vhd \
      EN work/SERIAL_INTERFACE2 CP FREERUN_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer2.vhd 2004/03/02.09:45:52
EN work/TRI_LEVEL_TIMER2 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer2.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/TRI_LEVEL_TIMER2/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer2.vhd \
      EN work/TRI_LEVEL_TIMER2 CP SYNC_STATEMACHINE2
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine3.vhd 2004/03/02.09:23:28
EN work/SYNC_STATEMACHINE3 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine3.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SYNC_STATEMACHINE3/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine3.vhd \
      EN work/SYNC_STATEMACHINE3 CP DA_CONVERTER3
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing2.vhd 2004/03/02.10:00:54
EN work/GENLOCK_TIMING2 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing2.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/GENLOCK_TIMING2/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../genlock_timing2.vhd \
      EN work/GENLOCK_TIMING2 CP PHASEDELAY_COUNT2 CP GENLOCK_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator2.vhd 2004/07/08.10:58:53
EN work/SYNCGENERATOR2 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator2.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED \
      PH unisim/VCOMPONENTS
AR work/SYNCGENERATOR2/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../syncgenerator2.vhd \
      EN work/SYNCGENERATOR2 CP GENLOCK_TIMING2 CP SERIAL_INTERFACE2 \
      CP TRI_LEVEL_TIMER2 CP BUFGMUX      CP TSG_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine1.vhd 2004/02/25.17:30:32
EN work/SYNC_STATEMACHINE1 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine1.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SYNC_STATEMACHINE1/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../sync_statemachine1.vhd \
      EN work/SYNC_STATEMACHINE1 CP DA_CONVERTER1
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count3.vhd 2004/03/02.09:18:40
EN work/PHASEDELAY_COUNT3 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count3.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/PHASEDELAY_COUNT3/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count3.vhd \
      EN work/PHASEDELAY_COUNT3
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count1.vhd 2004/02/23.09:57:40
EN work/PHASEDELAY_COUNT1 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count1.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/PHASEDELAY_COUNT1/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../phasedelay_count1.vhd \
      EN work/PHASEDELAY_COUNT1
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter3.vhd 2004/03/02.12:30:40
EN work/DA_CONVERTER3 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter3.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/DA_CONVERTER3/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter3.vhd \
      EN work/DA_CONVERTER3
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface3.vhd 2004/03/02.10:27:34
EN work/SERIAL_INTERFACE3 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface3.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SERIAL_INTERFACE3/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface3.vhd \
      EN work/SERIAL_INTERFACE3 CP FREERUN_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer3.vhd 2004/03/02.09:47:08
EN work/TRI_LEVEL_TIMER3 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer3.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/TRI_LEVEL_TIMER3/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer3.vhd \
      EN work/TRI_LEVEL_TIMER3 CP SYNC_STATEMACHINE3
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter1.vhd 2004/03/02.12:30:26
EN work/DA_CONVERTER1 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter1.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/DA_CONVERTER1/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../da_converter1.vhd \
      EN work/DA_CONVERTER1
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface1.vhd 2004/03/02.10:27:20
EN work/SERIAL_INTERFACE1 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface1.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SERIAL_INTERFACE1/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../serial_interface1.vhd \
      EN work/SERIAL_INTERFACE1 CP FREERUN_RESET
FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer1.vhd 2004/02/25.13:52:14
EN work/TRI_LEVEL_TIMER1 \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer1.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/TRI_LEVEL_TIMER1/BEHAVIORAL \
      FL F:/PT-Trilevel/Xilinx/fpga_version/v5/v5_3chs_bufgmux/Tri_level_sync_generator/../Tri_level_timer1.vhd \
      EN work/TRI_LEVEL_TIMER1 CP SYNC_STATEMACHINE1
