.include "macros.inc"


.section .text, "ax"  # 0x800055E0 - 0x802C0EE0

.global BattleAcGaugeSeDelete
BattleAcGaugeSeDelete:
/* 800F4144 000F1144  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F4148 000F1148  7C 08 02 A6 */	mflr r0
/* 800F414C 000F114C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F4150 000F1150  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800F4154 000F1154  83 ED 17 10 */	lwz r31, lbl_80418970@sda21(r13)
/* 800F4158 000F1158  80 7F 1F 18 */	lwz r3, 0x1f18(r31)
/* 800F415C 000F115C  3C 03 00 01 */	addis r0, r3, 1
/* 800F4160 000F1160  28 00 FF FF */	cmplwi r0, 0xffff
/* 800F4164 000F1164  41 82 00 10 */	beq .L_800F4174
/* 800F4168 000F1168  4B FE 10 95 */	bl psndSFXOff
/* 800F416C 000F116C  38 00 FF FF */	li r0, -1
/* 800F4170 000F1170  90 1F 1F 18 */	stw r0, 0x1f18(r31)
.L_800F4174:
/* 800F4174 000F1174  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F4178 000F1178  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800F417C 000F117C  7C 08 03 A6 */	mtlr r0
/* 800F4180 000F1180  38 21 00 10 */	addi r1, r1, 0x10
/* 800F4184 000F1184  4E 80 00 20 */	blr 

.global BattleAcGaugeSeUpdate
BattleAcGaugeSeUpdate:
/* 800F4188 000F1188  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F418C 000F118C  7C 08 02 A6 */	mflr r0
/* 800F4190 000F1190  C0 02 AB 20 */	lfs f0, lbl_8041BEA0@sda21(r2)
/* 800F4194 000F1194  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F4198 000F1198  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800F419C 000F119C  80 8D 17 10 */	lwz r4, lbl_80418970@sda21(r13)
/* 800F41A0 000F11A0  40 80 00 08 */	bge .L_800F41A8
/* 800F41A4 000F11A4  FC 20 00 90 */	fmr f1, f0
.L_800F41A8:
/* 800F41A8 000F11A8  C0 02 AB 24 */	lfs f0, lbl_8041BEA4@sda21(r2)
/* 800F41AC 000F11AC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800F41B0 000F11B0  40 81 00 08 */	ble .L_800F41B8
/* 800F41B4 000F11B4  FC 20 00 90 */	fmr f1, f0
.L_800F41B8:
/* 800F41B8 000F11B8  D0 24 1F 1C */	stfs f1, 0x1f1c(r4)
/* 800F41BC 000F11BC  80 64 1F 18 */	lwz r3, 0x1f18(r4)
/* 800F41C0 000F11C0  3C 03 00 01 */	addis r0, r3, 1
/* 800F41C4 000F11C4  28 00 FF FF */	cmplwi r0, 0xffff
/* 800F41C8 000F11C8  41 82 00 28 */	beq .L_800F41F0
/* 800F41CC 000F11CC  C0 22 AB 2C */	lfs f1, lbl_8041BEAC@sda21(r2)
/* 800F41D0 000F11D0  C0 04 1F 1C */	lfs f0, 0x1f1c(r4)
/* 800F41D4 000F11D4  C0 42 AB 28 */	lfs f2, lbl_8041BEA8@sda21(r2)
/* 800F41D8 000F11D8  EC 01 00 32 */	fmuls f0, f1, f0
/* 800F41DC 000F11DC  EC 02 00 32 */	fmuls f0, f2, f0
/* 800F41E0 000F11E0  FC 00 00 1E */	fctiwz f0, f0
/* 800F41E4 000F11E4  D8 01 00 08 */	stfd f0, 8(r1)
/* 800F41E8 000F11E8  80 81 00 0C */	lwz r4, 0xc(r1)
/* 800F41EC 000F11EC  4B FE 11 5D */	bl psndSFX_pit
.L_800F41F0:
/* 800F41F0 000F11F0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F41F4 000F11F4  7C 08 03 A6 */	mtlr r0
/* 800F41F8 000F11F8  38 21 00 10 */	addi r1, r1, 0x10
/* 800F41FC 000F11FC  4E 80 00 20 */	blr 

.global BattleAcGaugeSeInit
BattleAcGaugeSeInit:
/* 800F4200 000F1200  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F4204 000F1204  7C 08 02 A6 */	mflr r0
/* 800F4208 000F1208  3C 60 80 2F */	lis r3, lbl_802EDA64@ha
/* 800F420C 000F120C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F4210 000F1210  38 63 DA 64 */	addi r3, r3, lbl_802EDA64@l
/* 800F4214 000F1214  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800F4218 000F1218  83 ED 17 10 */	lwz r31, lbl_80418970@sda21(r13)
/* 800F421C 000F121C  4B FE 12 A5 */	bl psndSFXOn
/* 800F4220 000F1220  90 7F 1F 18 */	stw r3, 0x1f18(r31)
/* 800F4224 000F1224  C0 02 AB 20 */	lfs f0, lbl_8041BEA0@sda21(r2)
/* 800F4228 000F1228  D0 1F 1F 1C */	stfs f0, 0x1f1c(r31)
/* 800F422C 000F122C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800F4230 000F1230  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F4234 000F1234  7C 08 03 A6 */	mtlr r0
/* 800F4238 000F1238  38 21 00 10 */	addi r1, r1, 0x10
/* 800F423C 000F123C  4E 80 00 20 */	blr 

.global BattleAcDrawGauge
BattleAcDrawGauge:
/* 800F4240 000F1240  94 21 FF 40 */	stwu r1, -0xc0(r1)
/* 800F4244 000F1244  7C 08 02 A6 */	mflr r0
/* 800F4248 000F1248  90 01 00 C4 */	stw r0, 0xc4(r1)
/* 800F424C 000F124C  DB E1 00 B0 */	stfd f31, 0xb0(r1)
/* 800F4250 000F1250  F3 E1 00 B8 */	psq_st f31, 184(r1), 0, qr0
/* 800F4254 000F1254  DB C1 00 A0 */	stfd f30, 0xa0(r1)
/* 800F4258 000F1258  F3 C1 00 A8 */	psq_st f30, 168(r1), 0, qr0
/* 800F425C 000F125C  DB A1 00 90 */	stfd f29, 0x90(r1)
/* 800F4260 000F1260  F3 A1 00 98 */	psq_st f29, 152(r1), 0, qr0
/* 800F4264 000F1264  DB 81 00 80 */	stfd f28, 0x80(r1)
/* 800F4268 000F1268  F3 81 00 88 */	psq_st f28, 136(r1), 0, qr0
/* 800F426C 000F126C  DB 61 00 70 */	stfd f27, 0x70(r1)
/* 800F4270 000F1270  F3 61 00 78 */	psq_st f27, 120(r1), 0, qr0
/* 800F4274 000F1274  BE A1 00 44 */	stmw r21, 0x44(r1)
/* 800F4278 000F1278  80 02 AB 18 */	lwz r0, lbl_8041BE98@sda21(r2)
/* 800F427C 000F127C  7C 75 1B 78 */	mr r21, r3
/* 800F4280 000F1280  FF E0 08 90 */	fmr f31, f1
/* 800F4284 000F1284  83 CD 17 10 */	lwz r30, lbl_80418970@sda21(r13)
/* 800F4288 000F1288  90 01 00 08 */	stw r0, 8(r1)
/* 800F428C 000F128C  7C 96 23 78 */	mr r22, r4
/* 800F4290 000F1290  7C B7 2B 78 */	mr r23, r5
/* 800F4294 000F1294  7C D8 33 78 */	mr r24, r6
/* 800F4298 000F1298  7C F9 3B 78 */	mr r25, r7
/* 800F429C 000F129C  7D 1A 43 78 */	mr r26, r8
/* 800F42A0 000F12A0  7D 3B 4B 78 */	mr r27, r9
/* 800F42A4 000F12A4  7D 5C 53 78 */	mr r28, r10
/* 800F42A8 000F12A8  38 60 00 08 */	li r3, 8
/* 800F42AC 000F12AC  4B F1 AE A5 */	bl camGetPtr
/* 800F42B0 000F12B0  38 95 FF 38 */	addi r4, r21, -200
/* 800F42B4 000F12B4  38 16 00 19 */	addi r0, r22, 0x19
/* 800F42B8 000F12B8  3C C0 43 30 */	lis r6, 0x4330
/* 800F42BC 000F12BC  3C A0 80 2F */	lis r5, lbl_802EDA78@ha
/* 800F42C0 000F12C0  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F42C4 000F12C4  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F42C8 000F12C8  38 E5 DA 78 */	addi r7, r5, lbl_802EDA78@l
/* 800F42CC 000F12CC  90 81 00 1C */	stw r4, 0x1c(r1)
/* 800F42D0 000F12D0  3C A0 80 2F */	lis r5, lbl_802F0004@ha
/* 800F42D4 000F12D4  85 45 DA 58 */	lwzu r10, -0x25a8(r5)
/* 800F42D8 000F12D8  90 C1 00 18 */	stw r6, 0x18(r1)
/* 800F42DC 000F12DC  7C 7F 1B 78 */	mr r31, r3
/* 800F42E0 000F12E0  81 25 00 04 */	lwz r9, lbl_802F0004@l(r5)
/* 800F42E4 000F12E4  38 61 00 0C */	addi r3, r1, 0xc
/* 800F42E8 000F12E8  81 05 00 08 */	lwz r8, 8(r5)
/* 800F42EC 000F12EC  38 80 00 10 */	li r4, 0x10
/* 800F42F0 000F12F0  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F42F4 000F12F4  38 A0 00 8C */	li r5, 0x8c
/* 800F42F8 000F12F8  C8 67 00 00 */	lfd f3, 0(r7)
/* 800F42FC 000F12FC  90 C1 00 20 */	stw r6, 0x20(r1)
/* 800F4300 000F1300  C8 21 00 18 */	lfd f1, 0x18(r1)
/* 800F4304 000F1304  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F4308 000F1308  EC 41 18 28 */	fsubs f2, f1, f3
/* 800F430C 000F130C  91 41 00 0C */	stw r10, 0xc(r1)
/* 800F4310 000F1310  EC 00 18 28 */	fsubs f0, f0, f3
/* 800F4314 000F1314  C0 22 AB 30 */	lfs f1, lbl_8041BEB0@sda21(r2)
/* 800F4318 000F1318  91 21 00 10 */	stw r9, 0x10(r1)
/* 800F431C 000F131C  91 01 00 14 */	stw r8, 0x14(r1)
/* 800F4320 000F1320  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 800F4324 000F1324  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800F4328 000F1328  4B F2 62 0D */	bl iconDispGx
/* 800F432C 000F132C  2C 18 00 02 */	cmpwi r24, 2
/* 800F4330 000F1330  41 80 03 2C */	blt .L_800F465C
/* 800F4334 000F1334  7C 77 C9 D6 */	mullw r3, r23, r25
/* 800F4338 000F1338  3C A0 43 30 */	lis r5, 0x4330
/* 800F433C 000F133C  38 00 00 64 */	li r0, 0x64
/* 800F4340 000F1340  90 A1 00 20 */	stw r5, 0x20(r1)
/* 800F4344 000F1344  38 D5 FE DF */	addi r6, r21, -289
/* 800F4348 000F1348  3C 80 80 2F */	lis r4, lbl_802EDA78@ha
/* 800F434C 000F134C  7C 03 03 D6 */	divw r0, r3, r0
/* 800F4350 000F1350  6C C3 80 00 */	xoris r3, r6, 0x8000
/* 800F4354 000F1354  90 61 00 24 */	stw r3, 0x24(r1)
/* 800F4358 000F1358  38 64 DA 78 */	addi r3, r4, lbl_802EDA78@l
/* 800F435C 000F135C  C8 23 00 00 */	lfd f1, 0(r3)
/* 800F4360 000F1360  38 96 00 32 */	addi r4, r22, 0x32
/* 800F4364 000F1364  7F B5 02 14 */	add r29, r21, r0
/* 800F4368 000F1368  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F436C 000F136C  3B BD FE DF */	addi r29, r29, -289
/* 800F4370 000F1370  90 A1 00 28 */	stw r5, 0x28(r1)
/* 800F4374 000F1374  6F A3 80 00 */	xoris r3, r29, 0x8000
/* 800F4378 000F1378  38 16 00 20 */	addi r0, r22, 0x20
/* 800F437C 000F137C  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F4380 000F1380  6C 83 80 00 */	xoris r3, r4, 0x8000
/* 800F4384 000F1384  EF C0 08 28 */	fsubs f30, f0, f1
/* 800F4388 000F1388  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F438C 000F138C  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F4390 000F1390  90 61 00 1C */	stw r3, 0x1c(r1)
/* 800F4394 000F1394  EF 80 08 28 */	fsubs f28, f0, f1
/* 800F4398 000F1398  90 A1 00 18 */	stw r5, 0x18(r1)
/* 800F439C 000F139C  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F43A0 000F13A0  FC 1C F0 40 */	fcmpo cr0, f28, f30
/* 800F43A4 000F13A4  90 01 00 34 */	stw r0, 0x34(r1)
/* 800F43A8 000F13A8  EF A0 08 28 */	fsubs f29, f0, f1
/* 800F43AC 000F13AC  90 A1 00 30 */	stw r5, 0x30(r1)
/* 800F43B0 000F13B0  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 800F43B4 000F13B4  EF 60 08 28 */	fsubs f27, f0, f1
/* 800F43B8 000F13B8  4C 41 13 82 */	cror 2, 1, 2
/* 800F43BC 000F13BC  40 82 00 38 */	bne .L_800F43F4
/* 800F43C0 000F13C0  48 00 A8 09 */	bl btlDispGXInit2DRasta
/* 800F43C4 000F13C4  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F43C8 000F13C8  38 80 00 00 */	li r4, 0
/* 800F43CC 000F13CC  48 1C 01 2D */	bl GXLoadPosMtxImm
/* 800F43D0 000F13D0  FC 20 F0 90 */	fmr f1, f30
/* 800F43D4 000F13D4  38 60 00 21 */	li r3, 0x21
/* 800F43D8 000F13D8  FC 40 E8 90 */	fmr f2, f29
/* 800F43DC 000F13DC  38 80 00 21 */	li r4, 0x21
/* 800F43E0 000F13E0  FC 60 E0 90 */	fmr f3, f28
/* 800F43E4 000F13E4  38 A0 00 75 */	li r5, 0x75
/* 800F43E8 000F13E8  FC 80 D8 90 */	fmr f4, f27
/* 800F43EC 000F13EC  38 C0 00 FF */	li r6, 0xff
/* 800F43F0 000F13F0  48 00 A5 A9 */	bl btlDispGXQuads2DRasta
.L_800F43F4:
/* 800F43F4 000F13F4  7C 19 D0 51 */	subf. r0, r25, r26
/* 800F43F8 000F13F8  40 81 00 C0 */	ble .L_800F44B8
/* 800F43FC 000F13FC  7C 77 D1 D6 */	mullw r3, r23, r26
/* 800F4400 000F1400  3C A0 43 30 */	lis r5, 0x4330
/* 800F4404 000F1404  38 00 00 64 */	li r0, 0x64
/* 800F4408 000F1408  90 A1 00 30 */	stw r5, 0x30(r1)
/* 800F440C 000F140C  6F A4 80 00 */	xoris r4, r29, 0x8000
/* 800F4410 000F1410  90 81 00 34 */	stw r4, 0x34(r1)
/* 800F4414 000F1414  7C 03 03 D6 */	divw r0, r3, r0
/* 800F4418 000F1418  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F441C 000F141C  38 96 00 32 */	addi r4, r22, 0x32
/* 800F4420 000F1420  90 A1 00 20 */	stw r5, 0x20(r1)
/* 800F4424 000F1424  38 C3 DA 78 */	addi r6, r3, lbl_802EDA78@l
/* 800F4428 000F1428  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 800F442C 000F142C  7C 75 02 14 */	add r3, r21, r0
/* 800F4430 000F1430  38 16 00 20 */	addi r0, r22, 0x20
/* 800F4434 000F1434  38 63 FE DF */	addi r3, r3, -289
/* 800F4438 000F1438  C8 26 00 00 */	lfd f1, 0(r6)
/* 800F443C 000F143C  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 800F4440 000F1440  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F4444 000F1444  90 61 00 24 */	stw r3, 0x24(r1)
/* 800F4448 000F1448  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F444C 000F144C  EF 60 08 28 */	fsubs f27, f0, f1
/* 800F4450 000F1450  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F4454 000F1454  90 81 00 2C */	stw r4, 0x2c(r1)
/* 800F4458 000F1458  EF A0 08 28 */	fsubs f29, f0, f1
/* 800F445C 000F145C  90 A1 00 28 */	stw r5, 0x28(r1)
/* 800F4460 000F1460  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F4464 000F1464  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4468 000F1468  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F446C 000F146C  EF 80 08 28 */	fsubs f28, f0, f1
/* 800F4470 000F1470  90 A1 00 18 */	stw r5, 0x18(r1)
/* 800F4474 000F1474  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F4478 000F1478  EF C0 08 28 */	fsubs f30, f0, f1
/* 800F447C 000F147C  4C 41 13 82 */	cror 2, 1, 2
/* 800F4480 000F1480  40 82 00 38 */	bne .L_800F44B8
/* 800F4484 000F1484  48 00 A7 45 */	bl btlDispGXInit2DRasta
/* 800F4488 000F1488  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F448C 000F148C  38 80 00 00 */	li r4, 0
/* 800F4490 000F1490  48 1C 00 69 */	bl GXLoadPosMtxImm
/* 800F4494 000F1494  FC 20 D8 90 */	fmr f1, f27
/* 800F4498 000F1498  38 60 00 1D */	li r3, 0x1d
/* 800F449C 000F149C  FC 40 E0 90 */	fmr f2, f28
/* 800F44A0 000F14A0  38 80 00 23 */	li r4, 0x23
/* 800F44A4 000F14A4  FC 60 E8 90 */	fmr f3, f29
/* 800F44A8 000F14A8  38 A0 00 A3 */	li r5, 0xa3
/* 800F44AC 000F14AC  FC 80 F0 90 */	fmr f4, f30
/* 800F44B0 000F14B0  38 C0 00 FF */	li r6, 0xff
/* 800F44B4 000F14B4  48 00 A4 E5 */	bl btlDispGXQuads2DRasta
.L_800F44B8:
/* 800F44B8 000F14B8  7C 1A D8 51 */	subf. r0, r26, r27
/* 800F44BC 000F14BC  40 81 00 CC */	ble .L_800F4588
/* 800F44C0 000F14C0  7D 17 D1 D6 */	mullw r8, r23, r26
/* 800F44C4 000F14C4  3C A0 43 30 */	lis r5, 0x4330
/* 800F44C8 000F14C8  3C C0 80 2F */	lis r6, lbl_802EDA78@ha
/* 800F44CC 000F14CC  90 A1 00 28 */	stw r5, 0x28(r1)
/* 800F44D0 000F14D0  38 16 00 20 */	addi r0, r22, 0x20
/* 800F44D4 000F14D4  C8 46 DA 78 */	lfd f2, lbl_802EDA78@l(r6)
/* 800F44D8 000F14D8  38 E0 00 64 */	li r7, 0x64
/* 800F44DC 000F14DC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F44E0 000F14E0  7C 77 D9 D6 */	mullw r3, r23, r27
/* 800F44E4 000F14E4  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F44E8 000F14E8  38 96 00 32 */	addi r4, r22, 0x32
/* 800F44EC 000F14EC  90 A1 00 18 */	stw r5, 0x18(r1)
/* 800F44F0 000F14F0  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F44F4 000F14F4  90 81 00 2C */	stw r4, 0x2c(r1)
/* 800F44F8 000F14F8  7C C8 3B D6 */	divw r6, r8, r7
/* 800F44FC 000F14FC  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F4500 000F1500  90 A1 00 30 */	stw r5, 0x30(r1)
/* 800F4504 000F1504  EF 80 10 28 */	fsubs f28, f0, f2
/* 800F4508 000F1508  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F450C 000F150C  90 A1 00 20 */	stw r5, 0x20(r1)
/* 800F4510 000F1510  7C 03 3B D6 */	divw r0, r3, r7
/* 800F4514 000F1514  7C 75 32 14 */	add r3, r21, r6
/* 800F4518 000F1518  EF C0 10 28 */	fsubs f30, f0, f2
/* 800F451C 000F151C  38 83 FE DF */	addi r4, r3, -289
/* 800F4520 000F1520  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F4524 000F1524  90 81 00 34 */	stw r4, 0x34(r1)
/* 800F4528 000F1528  7C 75 02 14 */	add r3, r21, r0
/* 800F452C 000F152C  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 800F4530 000F1530  38 03 FE DF */	addi r0, r3, -289
/* 800F4534 000F1534  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4538 000F1538  EF 61 10 28 */	fsubs f27, f1, f2
/* 800F453C 000F153C  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F4540 000F1540  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F4544 000F1544  EF A0 10 28 */	fsubs f29, f0, f2
/* 800F4548 000F1548  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F454C 000F154C  4C 41 13 82 */	cror 2, 1, 2
/* 800F4550 000F1550  40 82 00 38 */	bne .L_800F4588
/* 800F4554 000F1554  48 00 A6 75 */	bl btlDispGXInit2DRasta
/* 800F4558 000F1558  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F455C 000F155C  38 80 00 00 */	li r4, 0
/* 800F4560 000F1560  48 1B FF 99 */	bl GXLoadPosMtxImm
/* 800F4564 000F1564  FC 20 D8 90 */	fmr f1, f27
/* 800F4568 000F1568  38 60 00 46 */	li r3, 0x46
/* 800F456C 000F156C  FC 40 E0 90 */	fmr f2, f28
/* 800F4570 000F1570  38 80 00 0C */	li r4, 0xc
/* 800F4574 000F1574  FC 60 E8 90 */	fmr f3, f29
/* 800F4578 000F1578  38 A0 00 B4 */	li r5, 0xb4
/* 800F457C 000F157C  FC 80 F0 90 */	fmr f4, f30
/* 800F4580 000F1580  38 C0 00 FF */	li r6, 0xff
/* 800F4584 000F1584  48 00 A4 15 */	bl btlDispGXQuads2DRasta
.L_800F4588:
/* 800F4588 000F1588  20 1B 00 64 */	subfic r0, r27, 0x64
/* 800F458C 000F158C  2C 00 00 00 */	cmpwi r0, 0
/* 800F4590 000F1590  40 81 00 CC */	ble .L_800F465C
/* 800F4594 000F1594  7D 17 D9 D6 */	mullw r8, r23, r27
/* 800F4598 000F1598  3C A0 43 30 */	lis r5, 0x4330
/* 800F459C 000F159C  3C C0 80 2F */	lis r6, lbl_802EDA78@ha
/* 800F45A0 000F15A0  90 A1 00 28 */	stw r5, 0x28(r1)
/* 800F45A4 000F15A4  38 16 00 20 */	addi r0, r22, 0x20
/* 800F45A8 000F15A8  C8 46 DA 78 */	lfd f2, lbl_802EDA78@l(r6)
/* 800F45AC 000F15AC  38 E0 00 64 */	li r7, 0x64
/* 800F45B0 000F15B0  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F45B4 000F15B4  1C 77 00 64 */	mulli r3, r23, 0x64
/* 800F45B8 000F15B8  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F45BC 000F15BC  38 96 00 32 */	addi r4, r22, 0x32
/* 800F45C0 000F15C0  90 A1 00 18 */	stw r5, 0x18(r1)
/* 800F45C4 000F15C4  7C C8 3B D6 */	divw r6, r8, r7
/* 800F45C8 000F15C8  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F45CC 000F15CC  90 81 00 2C */	stw r4, 0x2c(r1)
/* 800F45D0 000F15D0  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F45D4 000F15D4  90 A1 00 30 */	stw r5, 0x30(r1)
/* 800F45D8 000F15D8  EF 80 10 28 */	fsubs f28, f0, f2
/* 800F45DC 000F15DC  7C 03 3B D6 */	divw r0, r3, r7
/* 800F45E0 000F15E0  7C 75 32 14 */	add r3, r21, r6
/* 800F45E4 000F15E4  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F45E8 000F15E8  38 83 FE DF */	addi r4, r3, -289
/* 800F45EC 000F15EC  90 A1 00 20 */	stw r5, 0x20(r1)
/* 800F45F0 000F15F0  EF C0 10 28 */	fsubs f30, f0, f2
/* 800F45F4 000F15F4  7C 75 02 14 */	add r3, r21, r0
/* 800F45F8 000F15F8  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F45FC 000F15FC  38 03 FE DF */	addi r0, r3, -289
/* 800F4600 000F1600  90 81 00 34 */	stw r4, 0x34(r1)
/* 800F4604 000F1604  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4608 000F1608  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F460C 000F160C  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 800F4610 000F1610  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F4614 000F1614  EF 61 10 28 */	fsubs f27, f1, f2
/* 800F4618 000F1618  EF A0 10 28 */	fsubs f29, f0, f2
/* 800F461C 000F161C  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4620 000F1620  4C 41 13 82 */	cror 2, 1, 2
/* 800F4624 000F1624  40 82 00 38 */	bne .L_800F465C
/* 800F4628 000F1628  48 00 A5 A1 */	bl btlDispGXInit2DRasta
/* 800F462C 000F162C  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F4630 000F1630  38 80 00 00 */	li r4, 0
/* 800F4634 000F1634  48 1B FE C5 */	bl GXLoadPosMtxImm
/* 800F4638 000F1638  FC 20 D8 90 */	fmr f1, f27
/* 800F463C 000F163C  38 60 00 73 */	li r3, 0x73
/* 800F4640 000F1640  FC 40 E0 90 */	fmr f2, f28
/* 800F4644 000F1644  38 80 00 0D */	li r4, 0xd
/* 800F4648 000F1648  FC 60 E8 90 */	fmr f3, f29
/* 800F464C 000F164C  38 A0 00 13 */	li r5, 0x13
/* 800F4650 000F1650  FC 80 F0 90 */	fmr f4, f30
/* 800F4654 000F1654  38 C0 00 FF */	li r6, 0xff
/* 800F4658 000F1658  48 00 A3 41 */	bl btlDispGXQuads2DRasta
.L_800F465C:
/* 800F465C 000F165C  2C 18 00 02 */	cmpwi r24, 2
/* 800F4660 000F1660  41 80 02 B4 */	blt .L_800F4914
/* 800F4664 000F1664  48 00 A5 65 */	bl btlDispGXInit2DRasta
/* 800F4668 000F1668  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F466C 000F166C  38 80 00 00 */	li r4, 0
/* 800F4670 000F1670  48 1B FE 89 */	bl GXLoadPosMtxImm
/* 800F4674 000F1674  38 95 FE DF */	addi r4, r21, -289
/* 800F4678 000F1678  3D 00 43 30 */	lis r8, 0x4330
/* 800F467C 000F167C  6C 89 80 00 */	xoris r9, r4, 0x8000
/* 800F4680 000F1680  38 76 00 32 */	addi r3, r22, 0x32
/* 800F4684 000F1684  91 21 00 34 */	stw r9, 0x34(r1)
/* 800F4688 000F1688  6C 67 80 00 */	xoris r7, r3, 0x8000
/* 800F468C 000F168C  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F4690 000F1690  38 16 00 20 */	addi r0, r22, 0x20
/* 800F4694 000F1694  91 01 00 30 */	stw r8, 0x30(r1)
/* 800F4698 000F1698  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F469C 000F169C  C8 83 DA 78 */	lfd f4, lbl_802EDA78@l(r3)
/* 800F46A0 000F16A0  38 60 00 2D */	li r3, 0x2d
/* 800F46A4 000F16A4  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 800F46A8 000F16A8  38 80 00 38 */	li r4, 0x38
/* 800F46AC 000F16AC  90 E1 00 2C */	stw r7, 0x2c(r1)
/* 800F46B0 000F16B0  38 A0 00 D2 */	li r5, 0xd2
/* 800F46B4 000F16B4  EC 20 20 28 */	fsubs f1, f0, f4
/* 800F46B8 000F16B8  38 C0 00 FF */	li r6, 0xff
/* 800F46BC 000F16BC  91 01 00 28 */	stw r8, 0x28(r1)
/* 800F46C0 000F16C0  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F46C4 000F16C4  91 21 00 24 */	stw r9, 0x24(r1)
/* 800F46C8 000F16C8  EC 40 20 28 */	fsubs f2, f0, f4
/* 800F46CC 000F16CC  91 01 00 20 */	stw r8, 0x20(r1)
/* 800F46D0 000F16D0  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F46D4 000F16D4  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F46D8 000F16D8  EC 60 20 28 */	fsubs f3, f0, f4
/* 800F46DC 000F16DC  91 01 00 18 */	stw r8, 0x18(r1)
/* 800F46E0 000F16E0  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F46E4 000F16E4  EC 80 20 28 */	fsubs f4, f0, f4
/* 800F46E8 000F16E8  48 00 A2 B1 */	bl btlDispGXQuads2DRasta
/* 800F46EC 000F16EC  2C 19 00 00 */	cmpwi r25, 0
/* 800F46F0 000F16F0  40 81 00 B4 */	ble .L_800F47A4
/* 800F46F4 000F16F4  7C B7 C9 D6 */	mullw r5, r23, r25
/* 800F46F8 000F16F8  3C 80 43 30 */	lis r4, 0x4330
/* 800F46FC 000F16FC  38 00 00 64 */	li r0, 0x64
/* 800F4700 000F1700  90 81 00 30 */	stw r4, 0x30(r1)
/* 800F4704 000F1704  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F4708 000F1708  C0 02 AB 34 */	lfs f0, lbl_8041BEB4@sda21(r2)
/* 800F470C 000F170C  7C C5 03 D6 */	divw r6, r5, r0
/* 800F4710 000F1710  38 A3 DA 78 */	addi r5, r3, lbl_802EDA78@l
/* 800F4714 000F1714  38 76 00 20 */	addi r3, r22, 0x20
/* 800F4718 000F1718  C8 65 00 00 */	lfd f3, 0(r5)
/* 800F471C 000F171C  38 16 00 32 */	addi r0, r22, 0x32
/* 800F4720 000F1720  90 81 00 28 */	stw r4, 0x28(r1)
/* 800F4724 000F1724  7C B5 32 14 */	add r5, r21, r6
/* 800F4728 000F1728  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 800F472C 000F172C  38 A5 FE DF */	addi r5, r5, -289
/* 800F4730 000F1730  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4734 000F1734  6C A5 80 00 */	xoris r5, r5, 0x8000
/* 800F4738 000F1738  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F473C 000F173C  90 A1 00 34 */	stw r5, 0x34(r1)
/* 800F4740 000F1740  C8 21 00 28 */	lfd f1, 0x28(r1)
/* 800F4744 000F1744  C8 41 00 30 */	lfd f2, 0x30(r1)
/* 800F4748 000F1748  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F474C 000F174C  EF C1 18 28 */	fsubs f30, f1, f3
/* 800F4750 000F1750  EF A2 18 28 */	fsubs f29, f2, f3
/* 800F4754 000F1754  90 81 00 20 */	stw r4, 0x20(r1)
/* 800F4758 000F1758  EF 7D 00 28 */	fsubs f27, f29, f0
/* 800F475C 000F175C  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F4760 000F1760  EF 80 18 28 */	fsubs f28, f0, f3
/* 800F4764 000F1764  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4768 000F1768  4C 41 13 82 */	cror 2, 1, 2
/* 800F476C 000F176C  40 82 00 38 */	bne .L_800F47A4
/* 800F4770 000F1770  48 00 A4 59 */	bl btlDispGXInit2DRasta
/* 800F4774 000F1774  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F4778 000F1778  38 80 00 00 */	li r4, 0
/* 800F477C 000F177C  48 1B FD 7D */	bl GXLoadPosMtxImm
/* 800F4780 000F1780  FC 20 D8 90 */	fmr f1, f27
/* 800F4784 000F1784  38 60 00 54 */	li r3, 0x54
/* 800F4788 000F1788  FC 40 E0 90 */	fmr f2, f28
/* 800F478C 000F178C  38 80 00 28 */	li r4, 0x28
/* 800F4790 000F1790  FC 60 E8 90 */	fmr f3, f29
/* 800F4794 000F1794  38 A0 00 D1 */	li r5, 0xd1
/* 800F4798 000F1798  FC 80 F0 90 */	fmr f4, f30
/* 800F479C 000F179C  38 C0 00 FF */	li r6, 0xff
/* 800F47A0 000F17A0  48 00 A1 F9 */	bl btlDispGXQuads2DRasta
.L_800F47A4:
/* 800F47A4 000F17A4  7C 19 D0 51 */	subf. r0, r25, r26
/* 800F47A8 000F17A8  40 81 00 B4 */	ble .L_800F485C
/* 800F47AC 000F17AC  7C B7 D1 D6 */	mullw r5, r23, r26
/* 800F47B0 000F17B0  3C 80 43 30 */	lis r4, 0x4330
/* 800F47B4 000F17B4  38 00 00 64 */	li r0, 0x64
/* 800F47B8 000F17B8  90 81 00 30 */	stw r4, 0x30(r1)
/* 800F47BC 000F17BC  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F47C0 000F17C0  C0 02 AB 34 */	lfs f0, lbl_8041BEB4@sda21(r2)
/* 800F47C4 000F17C4  7C C5 03 D6 */	divw r6, r5, r0
/* 800F47C8 000F17C8  38 A3 DA 78 */	addi r5, r3, lbl_802EDA78@l
/* 800F47CC 000F17CC  38 76 00 20 */	addi r3, r22, 0x20
/* 800F47D0 000F17D0  C8 65 00 00 */	lfd f3, 0(r5)
/* 800F47D4 000F17D4  38 16 00 32 */	addi r0, r22, 0x32
/* 800F47D8 000F17D8  90 81 00 28 */	stw r4, 0x28(r1)
/* 800F47DC 000F17DC  7C B5 32 14 */	add r5, r21, r6
/* 800F47E0 000F17E0  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 800F47E4 000F17E4  38 A5 FE DF */	addi r5, r5, -289
/* 800F47E8 000F17E8  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F47EC 000F17EC  6C A5 80 00 */	xoris r5, r5, 0x8000
/* 800F47F0 000F17F0  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F47F4 000F17F4  90 A1 00 34 */	stw r5, 0x34(r1)
/* 800F47F8 000F17F8  C8 21 00 28 */	lfd f1, 0x28(r1)
/* 800F47FC 000F17FC  C8 41 00 30 */	lfd f2, 0x30(r1)
/* 800F4800 000F1800  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F4804 000F1804  EF C1 18 28 */	fsubs f30, f1, f3
/* 800F4808 000F1808  EF A2 18 28 */	fsubs f29, f2, f3
/* 800F480C 000F180C  90 81 00 20 */	stw r4, 0x20(r1)
/* 800F4810 000F1810  EF 7D 00 28 */	fsubs f27, f29, f0
/* 800F4814 000F1814  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F4818 000F1818  EF 80 18 28 */	fsubs f28, f0, f3
/* 800F481C 000F181C  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4820 000F1820  4C 41 13 82 */	cror 2, 1, 2
/* 800F4824 000F1824  40 82 00 38 */	bne .L_800F485C
/* 800F4828 000F1828  48 00 A3 A1 */	bl btlDispGXInit2DRasta
/* 800F482C 000F182C  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F4830 000F1830  38 80 00 00 */	li r4, 0
/* 800F4834 000F1834  48 1B FC C5 */	bl GXLoadPosMtxImm
/* 800F4838 000F1838  FC 20 D8 90 */	fmr f1, f27
/* 800F483C 000F183C  38 60 00 7D */	li r3, 0x7d
/* 800F4840 000F1840  FC 40 E0 90 */	fmr f2, f28
/* 800F4844 000F1844  38 80 00 2C */	li r4, 0x2c
/* 800F4848 000F1848  FC 60 E8 90 */	fmr f3, f29
/* 800F484C 000F184C  38 A0 00 B5 */	li r5, 0xb5
/* 800F4850 000F1850  FC 80 F0 90 */	fmr f4, f30
/* 800F4854 000F1854  38 C0 00 FF */	li r6, 0xff
/* 800F4858 000F1858  48 00 A1 41 */	bl btlDispGXQuads2DRasta
.L_800F485C:
/* 800F485C 000F185C  7C 1A D8 51 */	subf. r0, r26, r27
/* 800F4860 000F1860  40 81 00 B4 */	ble .L_800F4914
/* 800F4864 000F1864  7C B7 D9 D6 */	mullw r5, r23, r27
/* 800F4868 000F1868  3C 80 43 30 */	lis r4, 0x4330
/* 800F486C 000F186C  38 00 00 64 */	li r0, 0x64
/* 800F4870 000F1870  90 81 00 30 */	stw r4, 0x30(r1)
/* 800F4874 000F1874  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F4878 000F1878  C0 02 AB 34 */	lfs f0, lbl_8041BEB4@sda21(r2)
/* 800F487C 000F187C  7C C5 03 D6 */	divw r6, r5, r0
/* 800F4880 000F1880  38 A3 DA 78 */	addi r5, r3, lbl_802EDA78@l
/* 800F4884 000F1884  38 76 00 20 */	addi r3, r22, 0x20
/* 800F4888 000F1888  C8 65 00 00 */	lfd f3, 0(r5)
/* 800F488C 000F188C  38 16 00 32 */	addi r0, r22, 0x32
/* 800F4890 000F1890  90 81 00 28 */	stw r4, 0x28(r1)
/* 800F4894 000F1894  7C B5 32 14 */	add r5, r21, r6
/* 800F4898 000F1898  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 800F489C 000F189C  38 A5 FE DF */	addi r5, r5, -289
/* 800F48A0 000F18A0  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F48A4 000F18A4  6C A5 80 00 */	xoris r5, r5, 0x8000
/* 800F48A8 000F18A8  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F48AC 000F18AC  90 A1 00 34 */	stw r5, 0x34(r1)
/* 800F48B0 000F18B0  C8 21 00 28 */	lfd f1, 0x28(r1)
/* 800F48B4 000F18B4  C8 41 00 30 */	lfd f2, 0x30(r1)
/* 800F48B8 000F18B8  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F48BC 000F18BC  EF C1 18 28 */	fsubs f30, f1, f3
/* 800F48C0 000F18C0  EF A2 18 28 */	fsubs f29, f2, f3
/* 800F48C4 000F18C4  90 81 00 20 */	stw r4, 0x20(r1)
/* 800F48C8 000F18C8  EF 7D 00 28 */	fsubs f27, f29, f0
/* 800F48CC 000F18CC  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F48D0 000F18D0  EF 80 18 28 */	fsubs f28, f0, f3
/* 800F48D4 000F18D4  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F48D8 000F18D8  4C 41 13 82 */	cror 2, 1, 2
/* 800F48DC 000F18DC  40 82 00 38 */	bne .L_800F4914
/* 800F48E0 000F18E0  48 00 A2 E9 */	bl btlDispGXInit2DRasta
/* 800F48E4 000F18E4  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F48E8 000F18E8  38 80 00 00 */	li r4, 0
/* 800F48EC 000F18EC  48 1B FC 0D */	bl GXLoadPosMtxImm
/* 800F48F0 000F18F0  FC 20 D8 90 */	fmr f1, f27
/* 800F48F4 000F18F4  38 60 00 A1 */	li r3, 0xa1
/* 800F48F8 000F18F8  FC 40 E0 90 */	fmr f2, f28
/* 800F48FC 000F18FC  38 80 00 1B */	li r4, 0x1b
/* 800F4900 000F1900  FC 60 E8 90 */	fmr f3, f29
/* 800F4904 000F1904  38 A0 00 55 */	li r5, 0x55
/* 800F4908 000F1908  FC 80 F0 90 */	fmr f4, f30
/* 800F490C 000F190C  38 C0 00 FF */	li r6, 0xff
/* 800F4910 000F1910  48 00 A0 89 */	bl btlDispGXQuads2DRasta
.L_800F4914:
/* 800F4914 000F1914  C0 02 AB 20 */	lfs f0, lbl_8041BEA0@sda21(r2)
/* 800F4918 000F1918  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F491C 000F191C  41 80 05 FC */	blt .L_800F4F18
/* 800F4920 000F1920  57 80 07 BF */	clrlwi. r0, r28, 0x1e
/* 800F4924 000F1924  41 82 01 3C */	beq .L_800F4A60
/* 800F4928 000F1928  57 80 07 FF */	clrlwi. r0, r28, 0x1f
/* 800F492C 000F192C  41 82 00 5C */	beq .L_800F4988
/* 800F4930 000F1930  88 61 00 08 */	lbz r3, 8(r1)
/* 800F4934 000F1934  39 20 00 FF */	li r9, 0xff
/* 800F4938 000F1938  88 1E 1F 2C */	lbz r0, 0x1f2c(r30)
/* 800F493C 000F193C  88 E1 00 09 */	lbz r7, 9(r1)
/* 800F4940 000F1940  7D 03 01 D6 */	mullw r8, r3, r0
/* 800F4944 000F1944  88 DE 1F 2D */	lbz r6, 0x1f2d(r30)
/* 800F4948 000F1948  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 800F494C 000F194C  88 9E 1F 2E */	lbz r4, 0x1f2e(r30)
/* 800F4950 000F1950  88 61 00 0B */	lbz r3, 0xb(r1)
/* 800F4954 000F1954  88 1E 1F 2F */	lbz r0, 0x1f2f(r30)
/* 800F4958 000F1958  7C C7 31 D6 */	mullw r6, r7, r6
/* 800F495C 000F195C  7C 85 21 D6 */	mullw r4, r5, r4
/* 800F4960 000F1960  7C 03 01 D6 */	mullw r0, r3, r0
/* 800F4964 000F1964  7D 08 4B D6 */	divw r8, r8, r9
/* 800F4968 000F1968  7C C6 4B D6 */	divw r6, r6, r9
/* 800F496C 000F196C  99 01 00 08 */	stb r8, 8(r1)
/* 800F4970 000F1970  7C 84 4B D6 */	divw r4, r4, r9
/* 800F4974 000F1974  98 C1 00 09 */	stb r6, 9(r1)
/* 800F4978 000F1978  7C 00 4B D6 */	divw r0, r0, r9
/* 800F497C 000F197C  98 81 00 0A */	stb r4, 0xa(r1)
/* 800F4980 000F1980  98 01 00 0B */	stb r0, 0xb(r1)
/* 800F4984 000F1984  48 00 00 0C */	b .L_800F4990
.L_800F4988:
/* 800F4988 000F1988  80 02 AB 1C */	lwz r0, lbl_8041BE9C@sda21(r2)
/* 800F498C 000F198C  90 01 00 08 */	stw r0, 8(r1)
.L_800F4990:
/* 800F4990 000F1990  C0 02 AB 20 */	lfs f0, lbl_8041BEA0@sda21(r2)
/* 800F4994 000F1994  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F4998 000F1998  40 81 05 80 */	ble .L_800F4F18
/* 800F499C 000F199C  38 15 FE DF */	addi r0, r21, -289
/* 800F49A0 000F19A0  3C 80 43 30 */	lis r4, 0x4330
/* 800F49A4 000F19A4  6C 05 80 00 */	xoris r5, r0, 0x8000
/* 800F49A8 000F19A8  6E E0 80 00 */	xoris r0, r23, 0x8000
/* 800F49AC 000F19AC  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F49B0 000F19B0  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F49B4 000F19B4  38 C3 DA 78 */	addi r6, r3, lbl_802EDA78@l
/* 800F49B8 000F19B8  38 76 00 32 */	addi r3, r22, 0x32
/* 800F49BC 000F19BC  90 81 00 20 */	stw r4, 0x20(r1)
/* 800F49C0 000F19C0  38 16 00 20 */	addi r0, r22, 0x20
/* 800F49C4 000F19C4  C8 66 00 00 */	lfd f3, 0(r6)
/* 800F49C8 000F19C8  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 800F49CC 000F19CC  C8 01 00 20 */	lfd f0, 0x20(r1)
/* 800F49D0 000F19D0  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F49D4 000F19D4  90 A1 00 1C */	stw r5, 0x1c(r1)
/* 800F49D8 000F19D8  EC 20 18 28 */	fsubs f1, f0, f3
/* 800F49DC 000F19DC  90 81 00 18 */	stw r4, 0x18(r1)
/* 800F49E0 000F19E0  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F49E4 000F19E4  90 A1 00 34 */	stw r5, 0x34(r1)
/* 800F49E8 000F19E8  EC 00 18 28 */	fsubs f0, f0, f3
/* 800F49EC 000F19EC  90 81 00 30 */	stw r4, 0x30(r1)
/* 800F49F0 000F19F0  C8 41 00 30 */	lfd f2, 0x30(r1)
/* 800F49F4 000F19F4  EF A1 07 FA */	fmadds f29, f1, f31, f0
/* 800F49F8 000F19F8  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F49FC 000F19FC  EF 62 18 28 */	fsubs f27, f2, f3
/* 800F4A00 000F1A00  90 81 00 28 */	stw r4, 0x28(r1)
/* 800F4A04 000F1A04  C8 01 00 28 */	lfd f0, 0x28(r1)
/* 800F4A08 000F1A08  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4A0C 000F1A0C  90 01 00 3C */	stw r0, 0x3c(r1)
/* 800F4A10 000F1A10  EF 80 18 28 */	fsubs f28, f0, f3
/* 800F4A14 000F1A14  90 81 00 38 */	stw r4, 0x38(r1)
/* 800F4A18 000F1A18  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 800F4A1C 000F1A1C  EF C0 18 28 */	fsubs f30, f0, f3
/* 800F4A20 000F1A20  4C 41 13 82 */	cror 2, 1, 2
/* 800F4A24 000F1A24  40 82 04 F4 */	bne .L_800F4F18
/* 800F4A28 000F1A28  48 00 A1 A1 */	bl btlDispGXInit2DRasta
/* 800F4A2C 000F1A2C  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F4A30 000F1A30  38 80 00 00 */	li r4, 0
/* 800F4A34 000F1A34  48 1B FA C5 */	bl GXLoadPosMtxImm
/* 800F4A38 000F1A38  FC 20 D8 90 */	fmr f1, f27
/* 800F4A3C 000F1A3C  88 61 00 08 */	lbz r3, 8(r1)
/* 800F4A40 000F1A40  FC 40 E0 90 */	fmr f2, f28
/* 800F4A44 000F1A44  88 81 00 09 */	lbz r4, 9(r1)
/* 800F4A48 000F1A48  FC 60 E8 90 */	fmr f3, f29
/* 800F4A4C 000F1A4C  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 800F4A50 000F1A50  FC 80 F0 90 */	fmr f4, f30
/* 800F4A54 000F1A54  88 C1 00 0B */	lbz r6, 0xb(r1)
/* 800F4A58 000F1A58  48 00 9F 41 */	bl btlDispGXQuads2DRasta
/* 800F4A5C 000F1A5C  48 00 04 BC */	b .L_800F4F18
.L_800F4A60:
/* 800F4A60 000F1A60  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F4A64 000F1A64  4C 40 13 82 */	cror 2, 0, 2
/* 800F4A68 000F1A68  41 82 04 B0 */	beq .L_800F4F18
/* 800F4A6C 000F1A6C  6F 23 80 00 */	xoris r3, r25, 0x8000
/* 800F4A70 000F1A70  3C 00 43 30 */	lis r0, 0x4330
/* 800F4A74 000F1A74  C0 02 AB 24 */	lfs f0, lbl_8041BEA4@sda21(r2)
/* 800F4A78 000F1A78  3C 80 80 2F */	lis r4, lbl_802EDA78@ha
/* 800F4A7C 000F1A7C  90 61 00 3C */	stw r3, 0x3c(r1)
/* 800F4A80 000F1A80  EF E0 07 F2 */	fmuls f31, f0, f31
/* 800F4A84 000F1A84  C8 24 DA 78 */	lfd f1, lbl_802EDA78@l(r4)
/* 800F4A88 000F1A88  90 01 00 38 */	stw r0, 0x38(r1)
/* 800F4A8C 000F1A8C  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 800F4A90 000F1A90  FC 40 F8 90 */	fmr f2, f31
/* 800F4A94 000F1A94  EC 00 08 28 */	fsubs f0, f0, f1
/* 800F4A98 000F1A98  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F4A9C 000F1A9C  40 81 00 14 */	ble .L_800F4AB0
/* 800F4AA0 000F1AA0  90 61 00 34 */	stw r3, 0x34(r1)
/* 800F4AA4 000F1AA4  90 01 00 30 */	stw r0, 0x30(r1)
/* 800F4AA8 000F1AA8  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 800F4AAC 000F1AAC  EC 40 08 28 */	fsubs f2, f0, f1
.L_800F4AB0:
/* 800F4AB0 000F1AB0  C0 02 AB 20 */	lfs f0, lbl_8041BEA0@sda21(r2)
/* 800F4AB4 000F1AB4  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800F4AB8 000F1AB8  40 81 00 CC */	ble .L_800F4B84
/* 800F4ABC 000F1ABC  3C 80 43 30 */	lis r4, 0x4330
/* 800F4AC0 000F1AC0  6E E0 80 00 */	xoris r0, r23, 0x8000
/* 800F4AC4 000F1AC4  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F4AC8 000F1AC8  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F4ACC 000F1ACC  C8 83 DA 78 */	lfd f4, lbl_802EDA78@l(r3)
/* 800F4AD0 000F1AD0  38 15 FE DF */	addi r0, r21, -289
/* 800F4AD4 000F1AD4  90 81 00 20 */	stw r4, 0x20(r1)
/* 800F4AD8 000F1AD8  6C 05 80 00 */	xoris r5, r0, 0x8000
/* 800F4ADC 000F1ADC  38 76 00 32 */	addi r3, r22, 0x32
/* 800F4AE0 000F1AE0  38 16 00 20 */	addi r0, r22, 0x20
/* 800F4AE4 000F1AE4  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 800F4AE8 000F1AE8  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 800F4AEC 000F1AEC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4AF0 000F1AF0  C0 02 AB 24 */	lfs f0, lbl_8041BEA4@sda21(r2)
/* 800F4AF4 000F1AF4  EC 21 20 28 */	fsubs f1, f1, f4
/* 800F4AF8 000F1AF8  90 A1 00 2C */	stw r5, 0x2c(r1)
/* 800F4AFC 000F1AFC  90 81 00 28 */	stw r4, 0x28(r1)
/* 800F4B00 000F1B00  EC 21 00 B2 */	fmuls f1, f1, f2
/* 800F4B04 000F1B04  C8 41 00 28 */	lfd f2, 0x28(r1)
/* 800F4B08 000F1B08  90 A1 00 3C */	stw r5, 0x3c(r1)
/* 800F4B0C 000F1B0C  EC 01 00 24 */	fdivs f0, f1, f0
/* 800F4B10 000F1B10  90 81 00 38 */	stw r4, 0x38(r1)
/* 800F4B14 000F1B14  C8 61 00 38 */	lfd f3, 0x38(r1)
/* 800F4B18 000F1B18  90 61 00 34 */	stw r3, 0x34(r1)
/* 800F4B1C 000F1B1C  90 81 00 30 */	stw r4, 0x30(r1)
/* 800F4B20 000F1B20  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F4B24 000F1B24  EC 22 20 28 */	fsubs f1, f2, f4
/* 800F4B28 000F1B28  C8 41 00 30 */	lfd f2, 0x30(r1)
/* 800F4B2C 000F1B2C  EF 63 20 28 */	fsubs f27, f3, f4
/* 800F4B30 000F1B30  90 81 00 18 */	stw r4, 0x18(r1)
/* 800F4B34 000F1B34  EF 82 20 28 */	fsubs f28, f2, f4
/* 800F4B38 000F1B38  EF A1 00 2A */	fadds f29, f1, f0
/* 800F4B3C 000F1B3C  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F4B40 000F1B40  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4B44 000F1B44  EF C0 20 28 */	fsubs f30, f0, f4
/* 800F4B48 000F1B48  4C 41 13 82 */	cror 2, 1, 2
/* 800F4B4C 000F1B4C  40 82 00 38 */	bne .L_800F4B84
/* 800F4B50 000F1B50  48 00 A0 79 */	bl btlDispGXInit2DRasta
/* 800F4B54 000F1B54  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F4B58 000F1B58  38 80 00 00 */	li r4, 0
/* 800F4B5C 000F1B5C  48 1B F9 9D */	bl GXLoadPosMtxImm
/* 800F4B60 000F1B60  FC 20 D8 90 */	fmr f1, f27
/* 800F4B64 000F1B64  38 60 00 00 */	li r3, 0
/* 800F4B68 000F1B68  FC 40 E0 90 */	fmr f2, f28
/* 800F4B6C 000F1B6C  38 80 00 E4 */	li r4, 0xe4
/* 800F4B70 000F1B70  FC 60 E8 90 */	fmr f3, f29
/* 800F4B74 000F1B74  38 A0 00 86 */	li r5, 0x86
/* 800F4B78 000F1B78  FC 80 F0 90 */	fmr f4, f30
/* 800F4B7C 000F1B7C  38 C0 00 FF */	li r6, 0xff
/* 800F4B80 000F1B80  48 00 9E 19 */	bl btlDispGXQuads2DRasta
.L_800F4B84:
/* 800F4B84 000F1B84  6F 43 80 00 */	xoris r3, r26, 0x8000
/* 800F4B88 000F1B88  3C 00 43 30 */	lis r0, 0x4330
/* 800F4B8C 000F1B8C  90 61 00 3C */	stw r3, 0x3c(r1)
/* 800F4B90 000F1B90  3C 80 80 2F */	lis r4, lbl_802EDA78@ha
/* 800F4B94 000F1B94  C8 24 DA 78 */	lfd f1, lbl_802EDA78@l(r4)
/* 800F4B98 000F1B98  FC 60 F8 90 */	fmr f3, f31
/* 800F4B9C 000F1B9C  90 01 00 38 */	stw r0, 0x38(r1)
/* 800F4BA0 000F1BA0  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 800F4BA4 000F1BA4  EC 00 08 28 */	fsubs f0, f0, f1
/* 800F4BA8 000F1BA8  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F4BAC 000F1BAC  40 81 00 14 */	ble .L_800F4BC0
/* 800F4BB0 000F1BB0  90 61 00 34 */	stw r3, 0x34(r1)
/* 800F4BB4 000F1BB4  90 01 00 30 */	stw r0, 0x30(r1)
/* 800F4BB8 000F1BB8  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 800F4BBC 000F1BBC  EC 60 08 28 */	fsubs f3, f0, f1
.L_800F4BC0:
/* 800F4BC0 000F1BC0  6F 20 80 00 */	xoris r0, r25, 0x8000
/* 800F4BC4 000F1BC4  3C C0 43 30 */	lis r6, 0x4330
/* 800F4BC8 000F1BC8  90 01 00 2C */	stw r0, 0x2c(r1)
/* 800F4BCC 000F1BCC  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F4BD0 000F1BD0  C8 83 DA 78 */	lfd f4, lbl_802EDA78@l(r3)
/* 800F4BD4 000F1BD4  90 C1 00 28 */	stw r6, 0x28(r1)
/* 800F4BD8 000F1BD8  C0 02 AB 20 */	lfs f0, lbl_8041BEA0@sda21(r2)
/* 800F4BDC 000F1BDC  C8 21 00 28 */	lfd f1, 0x28(r1)
/* 800F4BE0 000F1BE0  EC 21 20 28 */	fsubs f1, f1, f4
/* 800F4BE4 000F1BE4  EC 23 08 28 */	fsubs f1, f3, f1
/* 800F4BE8 000F1BE8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800F4BEC 000F1BEC  40 81 00 D8 */	ble .L_800F4CC4
/* 800F4BF0 000F1BF0  7C 97 C9 D6 */	mullw r4, r23, r25
/* 800F4BF4 000F1BF4  6E E0 80 00 */	xoris r0, r23, 0x8000
/* 800F4BF8 000F1BF8  38 60 00 64 */	li r3, 0x64
/* 800F4BFC 000F1BFC  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F4C00 000F1C00  38 15 FE DF */	addi r0, r21, -289
/* 800F4C04 000F1C04  C0 02 AB 24 */	lfs f0, lbl_8041BEA4@sda21(r2)
/* 800F4C08 000F1C08  90 C1 00 20 */	stw r6, 0x20(r1)
/* 800F4C0C 000F1C0C  7C A4 1B D6 */	divw r5, r4, r3
/* 800F4C10 000F1C10  6C 03 80 00 */	xoris r3, r0, 0x8000
/* 800F4C14 000F1C14  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 800F4C18 000F1C18  38 96 00 32 */	addi r4, r22, 0x32
/* 800F4C1C 000F1C1C  38 16 00 20 */	addi r0, r22, 0x20
/* 800F4C20 000F1C20  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F4C24 000F1C24  EC 21 20 28 */	fsubs f1, f1, f4
/* 800F4C28 000F1C28  90 C1 00 28 */	stw r6, 0x28(r1)
/* 800F4C2C 000F1C2C  7C B5 2A 14 */	add r5, r21, r5
/* 800F4C30 000F1C30  6C 83 80 00 */	xoris r3, r4, 0x8000
/* 800F4C34 000F1C34  38 85 FE DF */	addi r4, r5, -289
/* 800F4C38 000F1C38  C8 41 00 28 */	lfd f2, 0x28(r1)
/* 800F4C3C 000F1C3C  EC 21 00 F2 */	fmuls f1, f1, f3
/* 800F4C40 000F1C40  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F4C44 000F1C44  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4C48 000F1C48  90 81 00 3C */	stw r4, 0x3c(r1)
/* 800F4C4C 000F1C4C  EC 42 20 28 */	fsubs f2, f2, f4
/* 800F4C50 000F1C50  EC 01 00 24 */	fdivs f0, f1, f0
/* 800F4C54 000F1C54  90 C1 00 38 */	stw r6, 0x38(r1)
/* 800F4C58 000F1C58  C8 61 00 38 */	lfd f3, 0x38(r1)
/* 800F4C5C 000F1C5C  90 61 00 34 */	stw r3, 0x34(r1)
/* 800F4C60 000F1C60  90 C1 00 30 */	stw r6, 0x30(r1)
/* 800F4C64 000F1C64  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 800F4C68 000F1C68  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F4C6C 000F1C6C  EF 63 20 28 */	fsubs f27, f3, f4
/* 800F4C70 000F1C70  EF A2 00 2A */	fadds f29, f2, f0
/* 800F4C74 000F1C74  90 C1 00 18 */	stw r6, 0x18(r1)
/* 800F4C78 000F1C78  EF 81 20 28 */	fsubs f28, f1, f4
/* 800F4C7C 000F1C7C  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F4C80 000F1C80  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4C84 000F1C84  EF C0 20 28 */	fsubs f30, f0, f4
/* 800F4C88 000F1C88  4C 41 13 82 */	cror 2, 1, 2
/* 800F4C8C 000F1C8C  40 82 00 38 */	bne .L_800F4CC4
/* 800F4C90 000F1C90  48 00 9F 39 */	bl btlDispGXInit2DRasta
/* 800F4C94 000F1C94  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F4C98 000F1C98  38 80 00 00 */	li r4, 0
/* 800F4C9C 000F1C9C  48 1B F8 5D */	bl GXLoadPosMtxImm
/* 800F4CA0 000F1CA0  FC 20 D8 90 */	fmr f1, f27
/* 800F4CA4 000F1CA4  38 60 00 2E */	li r3, 0x2e
/* 800F4CA8 000F1CA8  FC 40 E0 90 */	fmr f2, f28
/* 800F4CAC 000F1CAC  38 80 00 B4 */	li r4, 0xb4
/* 800F4CB0 000F1CB0  FC 60 E8 90 */	fmr f3, f29
/* 800F4CB4 000F1CB4  38 A0 00 F2 */	li r5, 0xf2
/* 800F4CB8 000F1CB8  FC 80 F0 90 */	fmr f4, f30
/* 800F4CBC 000F1CBC  38 C0 00 FF */	li r6, 0xff
/* 800F4CC0 000F1CC0  48 00 9C D9 */	bl btlDispGXQuads2DRasta
.L_800F4CC4:
/* 800F4CC4 000F1CC4  6F 63 80 00 */	xoris r3, r27, 0x8000
/* 800F4CC8 000F1CC8  3C 00 43 30 */	lis r0, 0x4330
/* 800F4CCC 000F1CCC  90 61 00 3C */	stw r3, 0x3c(r1)
/* 800F4CD0 000F1CD0  3C 80 80 2F */	lis r4, lbl_802EDA78@ha
/* 800F4CD4 000F1CD4  C8 24 DA 78 */	lfd f1, lbl_802EDA78@l(r4)
/* 800F4CD8 000F1CD8  FC 60 F8 90 */	fmr f3, f31
/* 800F4CDC 000F1CDC  90 01 00 38 */	stw r0, 0x38(r1)
/* 800F4CE0 000F1CE0  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 800F4CE4 000F1CE4  EC 00 08 28 */	fsubs f0, f0, f1
/* 800F4CE8 000F1CE8  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F4CEC 000F1CEC  40 81 00 14 */	ble .L_800F4D00
/* 800F4CF0 000F1CF0  90 61 00 34 */	stw r3, 0x34(r1)
/* 800F4CF4 000F1CF4  90 01 00 30 */	stw r0, 0x30(r1)
/* 800F4CF8 000F1CF8  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 800F4CFC 000F1CFC  EC 60 08 28 */	fsubs f3, f0, f1
.L_800F4D00:
/* 800F4D00 000F1D00  6F 40 80 00 */	xoris r0, r26, 0x8000
/* 800F4D04 000F1D04  3C C0 43 30 */	lis r6, 0x4330
/* 800F4D08 000F1D08  90 01 00 2C */	stw r0, 0x2c(r1)
/* 800F4D0C 000F1D0C  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F4D10 000F1D10  C8 83 DA 78 */	lfd f4, lbl_802EDA78@l(r3)
/* 800F4D14 000F1D14  90 C1 00 28 */	stw r6, 0x28(r1)
/* 800F4D18 000F1D18  C0 02 AB 20 */	lfs f0, lbl_8041BEA0@sda21(r2)
/* 800F4D1C 000F1D1C  C8 21 00 28 */	lfd f1, 0x28(r1)
/* 800F4D20 000F1D20  EC 21 20 28 */	fsubs f1, f1, f4
/* 800F4D24 000F1D24  EC 23 08 28 */	fsubs f1, f3, f1
/* 800F4D28 000F1D28  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800F4D2C 000F1D2C  40 81 00 D8 */	ble .L_800F4E04
/* 800F4D30 000F1D30  7C 97 D1 D6 */	mullw r4, r23, r26
/* 800F4D34 000F1D34  6E E0 80 00 */	xoris r0, r23, 0x8000
/* 800F4D38 000F1D38  38 60 00 64 */	li r3, 0x64
/* 800F4D3C 000F1D3C  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F4D40 000F1D40  38 15 FE DF */	addi r0, r21, -289
/* 800F4D44 000F1D44  C0 02 AB 24 */	lfs f0, lbl_8041BEA4@sda21(r2)
/* 800F4D48 000F1D48  90 C1 00 20 */	stw r6, 0x20(r1)
/* 800F4D4C 000F1D4C  7C A4 1B D6 */	divw r5, r4, r3
/* 800F4D50 000F1D50  6C 03 80 00 */	xoris r3, r0, 0x8000
/* 800F4D54 000F1D54  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 800F4D58 000F1D58  38 96 00 32 */	addi r4, r22, 0x32
/* 800F4D5C 000F1D5C  38 16 00 20 */	addi r0, r22, 0x20
/* 800F4D60 000F1D60  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F4D64 000F1D64  EC 21 20 28 */	fsubs f1, f1, f4
/* 800F4D68 000F1D68  90 C1 00 28 */	stw r6, 0x28(r1)
/* 800F4D6C 000F1D6C  7C B5 2A 14 */	add r5, r21, r5
/* 800F4D70 000F1D70  6C 83 80 00 */	xoris r3, r4, 0x8000
/* 800F4D74 000F1D74  38 85 FE DF */	addi r4, r5, -289
/* 800F4D78 000F1D78  C8 41 00 28 */	lfd f2, 0x28(r1)
/* 800F4D7C 000F1D7C  EC 21 00 F2 */	fmuls f1, f1, f3
/* 800F4D80 000F1D80  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F4D84 000F1D84  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4D88 000F1D88  90 81 00 3C */	stw r4, 0x3c(r1)
/* 800F4D8C 000F1D8C  EC 42 20 28 */	fsubs f2, f2, f4
/* 800F4D90 000F1D90  EC 01 00 24 */	fdivs f0, f1, f0
/* 800F4D94 000F1D94  90 C1 00 38 */	stw r6, 0x38(r1)
/* 800F4D98 000F1D98  C8 61 00 38 */	lfd f3, 0x38(r1)
/* 800F4D9C 000F1D9C  90 61 00 34 */	stw r3, 0x34(r1)
/* 800F4DA0 000F1DA0  90 C1 00 30 */	stw r6, 0x30(r1)
/* 800F4DA4 000F1DA4  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 800F4DA8 000F1DA8  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F4DAC 000F1DAC  EF 63 20 28 */	fsubs f27, f3, f4
/* 800F4DB0 000F1DB0  EF A2 00 2A */	fadds f29, f2, f0
/* 800F4DB4 000F1DB4  90 C1 00 18 */	stw r6, 0x18(r1)
/* 800F4DB8 000F1DB8  EF 81 20 28 */	fsubs f28, f1, f4
/* 800F4DBC 000F1DBC  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F4DC0 000F1DC0  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4DC4 000F1DC4  EF C0 20 28 */	fsubs f30, f0, f4
/* 800F4DC8 000F1DC8  4C 41 13 82 */	cror 2, 1, 2
/* 800F4DCC 000F1DCC  40 82 00 38 */	bne .L_800F4E04
/* 800F4DD0 000F1DD0  48 00 9D F9 */	bl btlDispGXInit2DRasta
/* 800F4DD4 000F1DD4  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F4DD8 000F1DD8  38 80 00 00 */	li r4, 0
/* 800F4DDC 000F1DDC  48 1B F7 1D */	bl GXLoadPosMtxImm
/* 800F4DE0 000F1DE0  FC 20 D8 90 */	fmr f1, f27
/* 800F4DE4 000F1DE4  38 60 00 75 */	li r3, 0x75
/* 800F4DE8 000F1DE8  FC 40 E0 90 */	fmr f2, f28
/* 800F4DEC 000F1DEC  38 80 00 70 */	li r4, 0x70
/* 800F4DF0 000F1DF0  FC 60 E8 90 */	fmr f3, f29
/* 800F4DF4 000F1DF4  38 A0 00 FF */	li r5, 0xff
/* 800F4DF8 000F1DF8  FC 80 F0 90 */	fmr f4, f30
/* 800F4DFC 000F1DFC  38 C0 00 FF */	li r6, 0xff
/* 800F4E00 000F1E00  48 00 9B 99 */	bl btlDispGXQuads2DRasta
.L_800F4E04:
/* 800F4E04 000F1E04  C0 02 AB 24 */	lfs f0, lbl_8041BEA4@sda21(r2)
/* 800F4E08 000F1E08  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800F4E0C 000F1E0C  40 81 00 08 */	ble .L_800F4E14
/* 800F4E10 000F1E10  FF E0 00 90 */	fmr f31, f0
.L_800F4E14:
/* 800F4E14 000F1E14  6F 60 80 00 */	xoris r0, r27, 0x8000
/* 800F4E18 000F1E18  3C C0 43 30 */	lis r6, 0x4330
/* 800F4E1C 000F1E1C  90 01 00 3C */	stw r0, 0x3c(r1)
/* 800F4E20 000F1E20  3C 60 80 2F */	lis r3, lbl_802EDA78@ha
/* 800F4E24 000F1E24  C8 83 DA 78 */	lfd f4, lbl_802EDA78@l(r3)
/* 800F4E28 000F1E28  90 C1 00 38 */	stw r6, 0x38(r1)
/* 800F4E2C 000F1E2C  C0 02 AB 20 */	lfs f0, lbl_8041BEA0@sda21(r2)
/* 800F4E30 000F1E30  C8 21 00 38 */	lfd f1, 0x38(r1)
/* 800F4E34 000F1E34  EC 21 20 28 */	fsubs f1, f1, f4
/* 800F4E38 000F1E38  EC 3F 08 28 */	fsubs f1, f31, f1
/* 800F4E3C 000F1E3C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800F4E40 000F1E40  40 81 00 D8 */	ble .L_800F4F18
/* 800F4E44 000F1E44  7C 97 D9 D6 */	mullw r4, r23, r27
/* 800F4E48 000F1E48  6E E0 80 00 */	xoris r0, r23, 0x8000
/* 800F4E4C 000F1E4C  38 60 00 64 */	li r3, 0x64
/* 800F4E50 000F1E50  90 01 00 24 */	stw r0, 0x24(r1)
/* 800F4E54 000F1E54  38 15 FE DF */	addi r0, r21, -289
/* 800F4E58 000F1E58  C0 02 AB 24 */	lfs f0, lbl_8041BEA4@sda21(r2)
/* 800F4E5C 000F1E5C  90 C1 00 20 */	stw r6, 0x20(r1)
/* 800F4E60 000F1E60  7C A4 1B D6 */	divw r5, r4, r3
/* 800F4E64 000F1E64  6C 03 80 00 */	xoris r3, r0, 0x8000
/* 800F4E68 000F1E68  C8 21 00 20 */	lfd f1, 0x20(r1)
/* 800F4E6C 000F1E6C  38 96 00 32 */	addi r4, r22, 0x32
/* 800F4E70 000F1E70  38 16 00 20 */	addi r0, r22, 0x20
/* 800F4E74 000F1E74  90 61 00 2C */	stw r3, 0x2c(r1)
/* 800F4E78 000F1E78  EC 21 20 28 */	fsubs f1, f1, f4
/* 800F4E7C 000F1E7C  90 C1 00 28 */	stw r6, 0x28(r1)
/* 800F4E80 000F1E80  7C B5 2A 14 */	add r5, r21, r5
/* 800F4E84 000F1E84  6C 83 80 00 */	xoris r3, r4, 0x8000
/* 800F4E88 000F1E88  38 85 FE DF */	addi r4, r5, -289
/* 800F4E8C 000F1E8C  C8 41 00 28 */	lfd f2, 0x28(r1)
/* 800F4E90 000F1E90  EC 21 07 F2 */	fmuls f1, f1, f31
/* 800F4E94 000F1E94  6C 84 80 00 */	xoris r4, r4, 0x8000
/* 800F4E98 000F1E98  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800F4E9C 000F1E9C  90 81 00 3C */	stw r4, 0x3c(r1)
/* 800F4EA0 000F1EA0  EC 42 20 28 */	fsubs f2, f2, f4
/* 800F4EA4 000F1EA4  EC 01 00 24 */	fdivs f0, f1, f0
/* 800F4EA8 000F1EA8  90 C1 00 38 */	stw r6, 0x38(r1)
/* 800F4EAC 000F1EAC  C8 61 00 38 */	lfd f3, 0x38(r1)
/* 800F4EB0 000F1EB0  90 61 00 34 */	stw r3, 0x34(r1)
/* 800F4EB4 000F1EB4  90 C1 00 30 */	stw r6, 0x30(r1)
/* 800F4EB8 000F1EB8  C8 21 00 30 */	lfd f1, 0x30(r1)
/* 800F4EBC 000F1EBC  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800F4EC0 000F1EC0  EF 63 20 28 */	fsubs f27, f3, f4
/* 800F4EC4 000F1EC4  EF A2 00 2A */	fadds f29, f2, f0
/* 800F4EC8 000F1EC8  90 C1 00 18 */	stw r6, 0x18(r1)
/* 800F4ECC 000F1ECC  EF 81 20 28 */	fsubs f28, f1, f4
/* 800F4ED0 000F1ED0  C8 01 00 18 */	lfd f0, 0x18(r1)
/* 800F4ED4 000F1ED4  FC 1D D8 40 */	fcmpo cr0, f29, f27
/* 800F4ED8 000F1ED8  EF C0 20 28 */	fsubs f30, f0, f4
/* 800F4EDC 000F1EDC  4C 41 13 82 */	cror 2, 1, 2
/* 800F4EE0 000F1EE0  40 82 00 38 */	bne .L_800F4F18
/* 800F4EE4 000F1EE4  48 00 9C E5 */	bl btlDispGXInit2DRasta
/* 800F4EE8 000F1EE8  38 7F 01 1C */	addi r3, r31, 0x11c
/* 800F4EEC 000F1EEC  38 80 00 00 */	li r4, 0
/* 800F4EF0 000F1EF0  48 1B F6 09 */	bl GXLoadPosMtxImm
/* 800F4EF4 000F1EF4  FC 20 D8 90 */	fmr f1, f27
/* 800F4EF8 000F1EF8  38 60 00 F3 */	li r3, 0xf3
/* 800F4EFC 000F1EFC  FC 40 E0 90 */	fmr f2, f28
/* 800F4F00 000F1F00  38 80 00 04 */	li r4, 4
/* 800F4F04 000F1F04  FC 60 E8 90 */	fmr f3, f29
/* 800F4F08 000F1F08  38 A0 00 BC */	li r5, 0xbc
/* 800F4F0C 000F1F0C  FC 80 F0 90 */	fmr f4, f30
/* 800F4F10 000F1F10  38 C0 00 FF */	li r6, 0xff
/* 800F4F14 000F1F14  48 00 9A 85 */	bl btlDispGXQuads2DRasta
.L_800F4F18:
/* 800F4F18 000F1F18  E3 E1 00 B8 */	psq_l f31, 184(r1), 0, qr0
/* 800F4F1C 000F1F1C  CB E1 00 B0 */	lfd f31, 0xb0(r1)
/* 800F4F20 000F1F20  E3 C1 00 A8 */	psq_l f30, 168(r1), 0, qr0
/* 800F4F24 000F1F24  CB C1 00 A0 */	lfd f30, 0xa0(r1)
/* 800F4F28 000F1F28  E3 A1 00 98 */	psq_l f29, 152(r1), 0, qr0
/* 800F4F2C 000F1F2C  CB A1 00 90 */	lfd f29, 0x90(r1)
/* 800F4F30 000F1F30  E3 81 00 88 */	psq_l f28, 136(r1), 0, qr0
/* 800F4F34 000F1F34  CB 81 00 80 */	lfd f28, 0x80(r1)
/* 800F4F38 000F1F38  E3 61 00 78 */	psq_l f27, 120(r1), 0, qr0
/* 800F4F3C 000F1F3C  CB 61 00 70 */	lfd f27, 0x70(r1)
/* 800F4F40 000F1F40  BA A1 00 44 */	lmw r21, 0x44(r1)
/* 800F4F44 000F1F44  80 01 00 C4 */	lwz r0, 0xc4(r1)
/* 800F4F48 000F1F48  7C 08 03 A6 */	mtlr r0
/* 800F4F4C 000F1F4C  38 21 00 C0 */	addi r1, r1, 0xc0
/* 800F4F50 000F1F50  4E 80 00 20 */	blr 

.global BattleACGetButtonIcon
BattleACGetButtonIcon:
/* 800F4F54 000F1F54  3C 00 00 01 */	lis r0, 1
/* 800F4F58 000F1F58  38 A0 00 00 */	li r5, 0
/* 800F4F5C 000F1F5C  7C 03 00 00 */	cmpw r3, r0
/* 800F4F60 000F1F60  41 82 01 74 */	beq .L_800F50D4
/* 800F4F64 000F1F64  40 80 00 58 */	bge .L_800F4FBC
/* 800F4F68 000F1F68  2C 03 01 00 */	cmpwi r3, 0x100
/* 800F4F6C 000F1F6C  41 82 00 C0 */	beq .L_800F502C
/* 800F4F70 000F1F70  40 80 00 28 */	bge .L_800F4F98
/* 800F4F74 000F1F74  2C 03 00 20 */	cmpwi r3, 0x20
/* 800F4F78 000F1F78  41 82 01 14 */	beq .L_800F508C
/* 800F4F7C 000F1F7C  40 80 00 10 */	bge .L_800F4F8C
/* 800F4F80 000F1F80  2C 03 00 10 */	cmpwi r3, 0x10
/* 800F4F84 000F1F84  41 82 01 38 */	beq .L_800F50BC
/* 800F4F88 000F1F88  48 00 02 08 */	b .L_800F5190
.L_800F4F8C:
/* 800F4F8C 000F1F8C  2C 03 00 40 */	cmpwi r3, 0x40
/* 800F4F90 000F1F90  41 82 01 14 */	beq .L_800F50A4
/* 800F4F94 000F1F94  48 00 01 FC */	b .L_800F5190
.L_800F4F98:
/* 800F4F98 000F1F98  2C 03 04 00 */	cmpwi r3, 0x400
/* 800F4F9C 000F1F9C  41 82 00 C0 */	beq .L_800F505C
/* 800F4FA0 000F1FA0  40 80 00 10 */	bge .L_800F4FB0
/* 800F4FA4 000F1FA4  2C 03 02 00 */	cmpwi r3, 0x200
/* 800F4FA8 000F1FA8  41 82 00 9C */	beq .L_800F5044
/* 800F4FAC 000F1FAC  48 00 01 E4 */	b .L_800F5190
.L_800F4FB0:
/* 800F4FB0 000F1FB0  2C 03 08 00 */	cmpwi r3, 0x800
/* 800F4FB4 000F1FB4  41 82 00 C0 */	beq .L_800F5074
/* 800F4FB8 000F1FB8  48 00 01 D8 */	b .L_800F5190
.L_800F4FBC:
/* 800F4FBC 000F1FBC  3C 00 00 06 */	lis r0, 6
/* 800F4FC0 000F1FC0  7C 03 00 00 */	cmpw r3, r0
/* 800F4FC4 000F1FC4  41 82 01 B8 */	beq .L_800F517C
/* 800F4FC8 000F1FC8  40 80 00 34 */	bge .L_800F4FFC
/* 800F4FCC 000F1FCC  3C 00 00 04 */	lis r0, 4
/* 800F4FD0 000F1FD0  7C 03 00 00 */	cmpw r3, r0
/* 800F4FD4 000F1FD4  41 82 01 30 */	beq .L_800F5104
/* 800F4FD8 000F1FD8  40 80 00 14 */	bge .L_800F4FEC
/* 800F4FDC 000F1FDC  3C 00 00 02 */	lis r0, 2
/* 800F4FE0 000F1FE0  7C 03 00 00 */	cmpw r3, r0
/* 800F4FE4 000F1FE4  41 82 01 08 */	beq .L_800F50EC
/* 800F4FE8 000F1FE8  48 00 01 A8 */	b .L_800F5190
.L_800F4FEC:
/* 800F4FEC 000F1FEC  3C 00 00 05 */	lis r0, 5
/* 800F4FF0 000F1FF0  7C 03 00 00 */	cmpw r3, r0
/* 800F4FF4 000F1FF4  41 82 01 70 */	beq .L_800F5164
/* 800F4FF8 000F1FF8  48 00 01 98 */	b .L_800F5190
.L_800F4FFC:
/* 800F4FFC 000F1FFC  3C 00 00 09 */	lis r0, 9
/* 800F5000 000F2000  7C 03 00 00 */	cmpw r3, r0
/* 800F5004 000F2004  41 82 01 30 */	beq .L_800F5134
/* 800F5008 000F2008  40 80 00 14 */	bge .L_800F501C
/* 800F500C 000F200C  3C 00 00 08 */	lis r0, 8
/* 800F5010 000F2010  7C 03 00 00 */	cmpw r3, r0
/* 800F5014 000F2014  41 82 01 08 */	beq .L_800F511C
/* 800F5018 000F2018  48 00 01 78 */	b .L_800F5190
.L_800F501C:
/* 800F501C 000F201C  3C 00 00 0A */	lis r0, 0xa
/* 800F5020 000F2020  7C 03 00 00 */	cmpw r3, r0
/* 800F5024 000F2024  41 82 01 28 */	beq .L_800F514C
/* 800F5028 000F2028  48 00 01 68 */	b .L_800F5190
.L_800F502C:
/* 800F502C 000F202C  2C 04 00 00 */	cmpwi r4, 0
/* 800F5030 000F2030  41 82 00 0C */	beq .L_800F503C
/* 800F5034 000F2034  38 A0 00 65 */	li r5, 0x65
/* 800F5038 000F2038  48 00 01 58 */	b .L_800F5190
.L_800F503C:
/* 800F503C 000F203C  38 A0 00 64 */	li r5, 0x64
/* 800F5040 000F2040  48 00 01 50 */	b .L_800F5190
.L_800F5044:
/* 800F5044 000F2044  2C 04 00 00 */	cmpwi r4, 0
/* 800F5048 000F2048  41 82 00 0C */	beq .L_800F5054
/* 800F504C 000F204C  38 A0 00 67 */	li r5, 0x67
/* 800F5050 000F2050  48 00 01 40 */	b .L_800F5190
.L_800F5054:
/* 800F5054 000F2054  38 A0 00 66 */	li r5, 0x66
/* 800F5058 000F2058  48 00 01 38 */	b .L_800F5190
.L_800F505C:
/* 800F505C 000F205C  2C 04 00 00 */	cmpwi r4, 0
/* 800F5060 000F2060  41 82 00 0C */	beq .L_800F506C
/* 800F5064 000F2064  38 A0 00 69 */	li r5, 0x69
/* 800F5068 000F2068  48 00 01 28 */	b .L_800F5190
.L_800F506C:
/* 800F506C 000F206C  38 A0 00 68 */	li r5, 0x68
/* 800F5070 000F2070  48 00 01 20 */	b .L_800F5190
.L_800F5074:
/* 800F5074 000F2074  2C 04 00 00 */	cmpwi r4, 0
/* 800F5078 000F2078  41 82 00 0C */	beq .L_800F5084
/* 800F507C 000F207C  38 A0 00 6B */	li r5, 0x6b
/* 800F5080 000F2080  48 00 01 10 */	b .L_800F5190
.L_800F5084:
/* 800F5084 000F2084  38 A0 00 6A */	li r5, 0x6a
/* 800F5088 000F2088  48 00 01 08 */	b .L_800F5190
.L_800F508C:
/* 800F508C 000F208C  2C 04 00 00 */	cmpwi r4, 0
/* 800F5090 000F2090  41 82 00 0C */	beq .L_800F509C
/* 800F5094 000F2094  38 A0 00 81 */	li r5, 0x81
/* 800F5098 000F2098  48 00 00 F8 */	b .L_800F5190
.L_800F509C:
/* 800F509C 000F209C  38 A0 00 80 */	li r5, 0x80
/* 800F50A0 000F20A0  48 00 00 F0 */	b .L_800F5190
.L_800F50A4:
/* 800F50A4 000F20A4  2C 04 00 00 */	cmpwi r4, 0
/* 800F50A8 000F20A8  41 82 00 0C */	beq .L_800F50B4
/* 800F50AC 000F20AC  38 A0 00 7F */	li r5, 0x7f
/* 800F50B0 000F20B0  48 00 00 E0 */	b .L_800F5190
.L_800F50B4:
/* 800F50B4 000F20B4  38 A0 00 7E */	li r5, 0x7e
/* 800F50B8 000F20B8  48 00 00 D8 */	b .L_800F5190
.L_800F50BC:
/* 800F50BC 000F20BC  2C 04 00 00 */	cmpwi r4, 0
/* 800F50C0 000F20C0  41 82 00 0C */	beq .L_800F50CC
/* 800F50C4 000F20C4  38 A0 00 83 */	li r5, 0x83
/* 800F50C8 000F20C8  48 00 00 C8 */	b .L_800F5190
.L_800F50CC:
/* 800F50CC 000F20CC  38 A0 00 82 */	li r5, 0x82
/* 800F50D0 000F20D0  48 00 00 C0 */	b .L_800F5190
.L_800F50D4:
/* 800F50D4 000F20D4  2C 04 00 00 */	cmpwi r4, 0
/* 800F50D8 000F20D8  41 82 00 0C */	beq .L_800F50E4
/* 800F50DC 000F20DC  38 A0 00 7C */	li r5, 0x7c
/* 800F50E0 000F20E0  48 00 00 B0 */	b .L_800F5190
.L_800F50E4:
/* 800F50E4 000F20E4  38 A0 00 79 */	li r5, 0x79
/* 800F50E8 000F20E8  48 00 00 A8 */	b .L_800F5190
.L_800F50EC:
/* 800F50EC 000F20EC  2C 04 00 00 */	cmpwi r4, 0
/* 800F50F0 000F20F0  41 82 00 0C */	beq .L_800F50FC
/* 800F50F4 000F20F4  38 A0 00 76 */	li r5, 0x76
/* 800F50F8 000F20F8  48 00 00 98 */	b .L_800F5190
.L_800F50FC:
/* 800F50FC 000F20FC  38 A0 00 79 */	li r5, 0x79
/* 800F5100 000F2100  48 00 00 90 */	b .L_800F5190
.L_800F5104:
/* 800F5104 000F2104  2C 04 00 00 */	cmpwi r4, 0
/* 800F5108 000F2108  41 82 00 0C */	beq .L_800F5114
/* 800F510C 000F210C  38 A0 00 78 */	li r5, 0x78
/* 800F5110 000F2110  48 00 00 80 */	b .L_800F5190
.L_800F5114:
/* 800F5114 000F2114  38 A0 00 79 */	li r5, 0x79
/* 800F5118 000F2118  48 00 00 78 */	b .L_800F5190
.L_800F511C:
/* 800F511C 000F211C  2C 04 00 00 */	cmpwi r4, 0
/* 800F5120 000F2120  41 82 00 0C */	beq .L_800F512C
/* 800F5124 000F2124  38 A0 00 7A */	li r5, 0x7a
/* 800F5128 000F2128  48 00 00 68 */	b .L_800F5190
.L_800F512C:
/* 800F512C 000F212C  38 A0 00 79 */	li r5, 0x79
/* 800F5130 000F2130  48 00 00 60 */	b .L_800F5190
.L_800F5134:
/* 800F5134 000F2134  2C 04 00 00 */	cmpwi r4, 0
/* 800F5138 000F2138  41 82 00 0C */	beq .L_800F5144
/* 800F513C 000F213C  38 A0 00 7D */	li r5, 0x7d
/* 800F5140 000F2140  48 00 00 50 */	b .L_800F5190
.L_800F5144:
/* 800F5144 000F2144  38 A0 00 79 */	li r5, 0x79
/* 800F5148 000F2148  48 00 00 48 */	b .L_800F5190
.L_800F514C:
/* 800F514C 000F214C  2C 04 00 00 */	cmpwi r4, 0
/* 800F5150 000F2150  41 82 00 0C */	beq .L_800F515C
/* 800F5154 000F2154  38 A0 00 77 */	li r5, 0x77
/* 800F5158 000F2158  48 00 00 38 */	b .L_800F5190
.L_800F515C:
/* 800F515C 000F215C  38 A0 00 79 */	li r5, 0x79
/* 800F5160 000F2160  48 00 00 30 */	b .L_800F5190
.L_800F5164:
/* 800F5164 000F2164  2C 04 00 00 */	cmpwi r4, 0
/* 800F5168 000F2168  41 82 00 0C */	beq .L_800F5174
/* 800F516C 000F216C  38 A0 00 7B */	li r5, 0x7b
/* 800F5170 000F2170  48 00 00 20 */	b .L_800F5190
.L_800F5174:
/* 800F5174 000F2174  38 A0 00 79 */	li r5, 0x79
/* 800F5178 000F2178  48 00 00 18 */	b .L_800F5190
.L_800F517C:
/* 800F517C 000F217C  2C 04 00 00 */	cmpwi r4, 0
/* 800F5180 000F2180  41 82 00 0C */	beq .L_800F518C
/* 800F5184 000F2184  38 A0 00 75 */	li r5, 0x75
/* 800F5188 000F2188  48 00 00 08 */	b .L_800F5190
.L_800F518C:
/* 800F518C 000F218C  38 A0 00 79 */	li r5, 0x79
.L_800F5190:
/* 800F5190 000F2190  7C A3 2B 78 */	mr r3, r5
/* 800F5194 000F2194  4E 80 00 20 */	blr 

.global BattleActionCommandGetPrizeLv
BattleActionCommandGetPrizeLv:
/* 800F5198 000F2198  28 04 00 00 */	cmplwi r4, 0
/* 800F519C 000F219C  41 82 00 1C */	beq .L_800F51B8
/* 800F51A0 000F21A0  80 04 02 74 */	lwz r0, 0x274(r4)
/* 800F51A4 000F21A4  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 800F51A8 000F21A8  28 00 00 1E */	cmplwi r0, 0x1e
/* 800F51AC 000F21AC  40 82 00 0C */	bne .L_800F51B8
/* 800F51B0 000F21B0  38 60 FF FF */	li r3, -1
/* 800F51B4 000F21B4  4E 80 00 20 */	blr 
.L_800F51B8:
/* 800F51B8 000F21B8  88 03 1C BD */	lbz r0, 0x1cbd(r3)
/* 800F51BC 000F21BC  7C 65 02 14 */	add r3, r5, r0
/* 800F51C0 000F21C0  34 63 FF FF */	addic. r3, r3, -1
/* 800F51C4 000F21C4  40 80 00 08 */	bge .L_800F51CC
/* 800F51C8 000F21C8  38 60 00 00 */	li r3, 0
.L_800F51CC:
/* 800F51CC 000F21CC  2C 03 00 07 */	cmpwi r3, 7
/* 800F51D0 000F21D0  4D 80 00 20 */	bltlr 
/* 800F51D4 000F21D4  38 60 00 06 */	li r3, 6
/* 800F51D8 000F21D8  4E 80 00 20 */	blr 

.global BattleActionCommandSetDifficulty
BattleActionCommandSetDifficulty:
/* 800F51DC 000F21DC  98 A3 1C BC */	stb r5, 0x1cbc(r3)
/* 800F51E0 000F21E0  88 C4 03 01 */	lbz r6, 0x301(r4)
/* 800F51E4 000F21E4  88 04 03 02 */	lbz r0, 0x302(r4)
/* 800F51E8 000F21E8  7C 86 28 50 */	subf r4, r6, r5
/* 800F51EC 000F21EC  7C 84 02 15 */	add. r4, r4, r0
/* 800F51F0 000F21F0  40 80 00 08 */	bge .L_800F51F8
/* 800F51F4 000F21F4  38 80 00 00 */	li r4, 0
.L_800F51F8:
/* 800F51F8 000F21F8  2C 04 00 06 */	cmpwi r4, 6
/* 800F51FC 000F21FC  40 81 00 08 */	ble .L_800F5204
/* 800F5200 000F2200  38 80 00 06 */	li r4, 6
.L_800F5204:
/* 800F5204 000F2204  98 83 1C BD */	stb r4, 0x1cbd(r3)
/* 800F5208 000F2208  4E 80 00 20 */	blr 

.global BattleActionCommandGetDifficulty
BattleActionCommandGetDifficulty:
/* 800F520C 000F220C  88 63 1C BD */	lbz r3, 0x1cbd(r3)
/* 800F5210 000F2210  4E 80 00 20 */	blr 

.global BattleActionCommandResetDefenceResult
BattleActionCommandResetDefenceResult:
/* 800F5214 000F2214  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F5218 000F2218  7C 08 02 A6 */	mflr r0
/* 800F521C 000F221C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F5220 000F2220  38 00 00 00 */	li r0, 0
/* 800F5224 000F2224  80 6D 17 10 */	lwz r3, lbl_80418970@sda21(r13)
/* 800F5228 000F2228  90 03 1C B0 */	stw r0, 0x1cb0(r3)
/* 800F522C 000F222C  38 63 1D 1C */	addi r3, r3, 0x1d1c
/* 800F5230 000F2230  48 01 FD 2D */	bl BtlPad_WorkInit
/* 800F5234 000F2234  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F5238 000F2238  7C 08 03 A6 */	mtlr r0
/* 800F523C 000F223C  38 21 00 10 */	addi r1, r1, 0x10
/* 800F5240 000F2240  4E 80 00 20 */	blr 

.global BattleActionCommandGetDefenceResult
BattleActionCommandGetDefenceResult:
/* 800F5244 000F2244  80 6D 17 10 */	lwz r3, lbl_80418970@sda21(r13)
/* 800F5248 000F2248  80 63 1C B0 */	lwz r3, 0x1cb0(r3)
/* 800F524C 000F224C  4E 80 00 20 */	blr 

.global BattleACPadCheckRecordTrigger
BattleACPadCheckRecordTrigger:
/* 800F5250 000F2250  80 AD 17 10 */	lwz r5, lbl_80418970@sda21(r13)
/* 800F5254 000F2254  54 60 10 3A */	slwi r0, r3, 2
/* 800F5258 000F2258  7C 65 02 14 */	add r3, r5, r0
/* 800F525C 000F225C  80 03 1D 34 */	lwz r0, 0x1d34(r3)
/* 800F5260 000F2260  7C 03 20 38 */	and r3, r0, r4
/* 800F5264 000F2264  4E 80 00 20 */	blr 

.global BattleActionCommandCheckDefence
BattleActionCommandCheckDefence:
/* 800F5268 000F2268  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800F526C 000F226C  7C 08 02 A6 */	mflr r0
/* 800F5270 000F2270  3C C0 80 2F */	lis r6, lbl_802F0004@ha
/* 800F5274 000F2274  3C A0 80 2F */	lis r5, lbl_802F0004@ha
/* 800F5278 000F2278  90 01 00 34 */	stw r0, 0x34(r1)
/* 800F527C 000F227C  38 00 00 00 */	li r0, 0
/* 800F5280 000F2280  BF 41 00 18 */	stmw r26, 0x18(r1)
/* 800F5284 000F2284  3B A0 00 00 */	li r29, 0
/* 800F5288 000F2288  85 66 DA 48 */	lwzu r11, -0x25b8(r6)
/* 800F528C 000F228C  85 05 DA 50 */	lwzu r8, -0x25b0(r5)
/* 800F5290 000F2290  83 ED 17 10 */	lwz r31, lbl_80418970@sda21(r13)
/* 800F5294 000F2294  A1 46 00 04 */	lhz r10, lbl_802F0004@l(r6)
/* 800F5298 000F2298  89 26 00 06 */	lbz r9, 6(r6)
/* 800F529C 000F229C  3B DF 1D 1C */	addi r30, r31, 0x1d1c
/* 800F52A0 000F22A0  A0 E5 00 04 */	lhz r7, lbl_802F0004@l(r5)
/* 800F52A4 000F22A4  88 C5 00 06 */	lbz r6, 6(r5)
/* 800F52A8 000F22A8  91 61 00 10 */	stw r11, 0x10(r1)
/* 800F52AC 000F22AC  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
/* 800F52B0 000F22B0  88 A3 03 02 */	lbz r5, 0x302(r3)
/* 800F52B4 000F22B4  88 03 03 01 */	lbz r0, 0x301(r3)
/* 800F52B8 000F22B8  39 65 00 03 */	addi r11, r5, 3
/* 800F52BC 000F22BC  B1 41 00 14 */	sth r10, 0x14(r1)
/* 800F52C0 000F22C0  7D 60 58 51 */	subf. r11, r0, r11
/* 800F52C4 000F22C4  99 21 00 16 */	stb r9, 0x16(r1)
/* 800F52C8 000F22C8  91 01 00 08 */	stw r8, 8(r1)
/* 800F52CC 000F22CC  B0 E1 00 0C */	sth r7, 0xc(r1)
/* 800F52D0 000F22D0  98 C1 00 0E */	stb r6, 0xe(r1)
/* 800F52D4 000F22D4  40 80 00 08 */	bge .L_800F52DC
/* 800F52D8 000F22D8  39 60 00 00 */	li r11, 0
.L_800F52DC:
/* 800F52DC 000F22DC  2C 0B 00 06 */	cmpwi r11, 6
/* 800F52E0 000F22E0  40 81 00 08 */	ble .L_800F52E8
/* 800F52E4 000F22E4  39 60 00 06 */	li r11, 6
.L_800F52E8:
/* 800F52E8 000F22E8  88 04 00 13 */	lbz r0, 0x13(r4)
/* 800F52EC 000F22EC  38 A1 00 08 */	addi r5, r1, 8
/* 800F52F0 000F22F0  38 81 00 10 */	addi r4, r1, 0x10
/* 800F52F4 000F22F4  7F 45 58 AE */	lbzx r26, r5, r11
/* 800F52F8 000F22F8  28 00 00 00 */	cmplwi r0, 0
/* 800F52FC 000F22FC  7F 84 58 AE */	lbzx r28, r4, r11
/* 800F5300 000F2300  41 82 00 D8 */	beq .L_800F53D8
/* 800F5304 000F2304  A8 03 01 0C */	lha r0, 0x10c(r3)
/* 800F5308 000F2308  2C 00 00 00 */	cmpwi r0, 0
/* 800F530C 000F230C  40 81 00 CC */	ble .L_800F53D8
/* 800F5310 000F2310  A8 9F 1D 18 */	lha r4, 0x1d18(r31)
/* 800F5314 000F2314  2C 04 00 00 */	cmpwi r4, 0
/* 800F5318 000F2318  40 81 00 1C */	ble .L_800F5334
/* 800F531C 000F231C  38 64 FF FF */	addi r3, r4, -1
/* 800F5320 000F2320  38 00 00 05 */	li r0, 5
/* 800F5324 000F2324  B0 7F 1D 18 */	sth r3, 0x1d18(r31)
/* 800F5328 000F2328  3B A0 00 01 */	li r29, 1
/* 800F532C 000F232C  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
/* 800F5330 000F2330  48 00 00 A8 */	b .L_800F53D8
.L_800F5334:
/* 800F5334 000F2334  88 03 03 03 */	lbz r0, 0x303(r3)
/* 800F5338 000F2338  28 00 00 00 */	cmplwi r0, 0
/* 800F533C 000F233C  41 82 00 14 */	beq .L_800F5350
/* 800F5340 000F2340  38 00 00 05 */	li r0, 5
/* 800F5344 000F2344  3B A0 00 01 */	li r29, 1
/* 800F5348 000F2348  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
/* 800F534C 000F234C  48 00 00 8C */	b .L_800F53D8
.L_800F5350:
/* 800F5350 000F2350  3B 60 00 00 */	li r27, 0
/* 800F5354 000F2354  48 00 00 1C */	b .L_800F5370
.L_800F5358:
/* 800F5358 000F2358  7F 63 DB 78 */	mr r3, r27
/* 800F535C 000F235C  38 80 02 00 */	li r4, 0x200
/* 800F5360 000F2360  4B FF FE F1 */	bl BattleACPadCheckRecordTrigger
/* 800F5364 000F2364  2C 03 00 00 */	cmpwi r3, 0
/* 800F5368 000F2368  40 82 00 10 */	bne .L_800F5378
/* 800F536C 000F236C  3B 7B 00 01 */	addi r27, r27, 1
.L_800F5370:
/* 800F5370 000F2370  7C 1B D0 00 */	cmpw r27, r26
/* 800F5374 000F2374  41 80 FF E4 */	blt .L_800F5358
.L_800F5378:
/* 800F5378 000F2378  7C 1B D0 00 */	cmpw r27, r26
/* 800F537C 000F237C  40 80 00 5C */	bge .L_800F53D8
/* 800F5380 000F2380  3B 40 00 00 */	li r26, 0
/* 800F5384 000F2384  3B 60 00 00 */	li r27, 0
.L_800F5388:
/* 800F5388 000F2388  7F 63 DB 78 */	mr r3, r27
/* 800F538C 000F238C  38 80 01 00 */	li r4, 0x100
/* 800F5390 000F2390  4B FF FE C1 */	bl BattleACPadCheckRecordTrigger
/* 800F5394 000F2394  2C 03 00 00 */	cmpwi r3, 0
/* 800F5398 000F2398  41 82 00 08 */	beq .L_800F53A0
/* 800F539C 000F239C  3B 5A 00 01 */	addi r26, r26, 1
.L_800F53A0:
/* 800F53A0 000F23A0  7F 63 DB 78 */	mr r3, r27
/* 800F53A4 000F23A4  38 80 02 00 */	li r4, 0x200
/* 800F53A8 000F23A8  4B FF FE A9 */	bl BattleACPadCheckRecordTrigger
/* 800F53AC 000F23AC  2C 03 00 00 */	cmpwi r3, 0
/* 800F53B0 000F23B0  41 82 00 08 */	beq .L_800F53B8
/* 800F53B4 000F23B4  3B 5A 00 01 */	addi r26, r26, 1
.L_800F53B8:
/* 800F53B8 000F23B8  3B 7B 00 01 */	addi r27, r27, 1
/* 800F53BC 000F23BC  2C 1B 00 0F */	cmpwi r27, 0xf
/* 800F53C0 000F23C0  41 80 FF C8 */	blt .L_800F5388
/* 800F53C4 000F23C4  2C 1A 00 02 */	cmpwi r26, 2
/* 800F53C8 000F23C8  40 80 00 10 */	bge .L_800F53D8
/* 800F53CC 000F23CC  38 00 00 05 */	li r0, 5
/* 800F53D0 000F23D0  3B A0 00 01 */	li r29, 1
/* 800F53D4 000F23D4  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
.L_800F53D8:
/* 800F53D8 000F23D8  2C 1D 00 00 */	cmpwi r29, 0
/* 800F53DC 000F23DC  40 82 00 D4 */	bne .L_800F54B0
/* 800F53E0 000F23E0  A8 7F 1D 18 */	lha r3, 0x1d18(r31)
/* 800F53E4 000F23E4  2C 03 00 00 */	cmpwi r3, 0
/* 800F53E8 000F23E8  40 81 00 18 */	ble .L_800F5400
/* 800F53EC 000F23EC  38 63 FF FF */	addi r3, r3, -1
/* 800F53F0 000F23F0  38 00 00 04 */	li r0, 4
/* 800F53F4 000F23F4  B0 7F 1D 18 */	sth r3, 0x1d18(r31)
/* 800F53F8 000F23F8  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
/* 800F53FC 000F23FC  48 00 00 B4 */	b .L_800F54B0
.L_800F5400:
/* 800F5400 000F2400  3B 60 00 00 */	li r27, 0
/* 800F5404 000F2404  7F 7D DB 78 */	mr r29, r27
.L_800F5408:
/* 800F5408 000F2408  7F A3 EB 78 */	mr r3, r29
/* 800F540C 000F240C  38 80 01 00 */	li r4, 0x100
/* 800F5410 000F2410  4B FF FE 41 */	bl BattleACPadCheckRecordTrigger
/* 800F5414 000F2414  2C 03 00 00 */	cmpwi r3, 0
/* 800F5418 000F2418  41 82 00 08 */	beq .L_800F5420
/* 800F541C 000F241C  3B 7B 00 01 */	addi r27, r27, 1
.L_800F5420:
/* 800F5420 000F2420  7F A3 EB 78 */	mr r3, r29
/* 800F5424 000F2424  38 80 02 00 */	li r4, 0x200
/* 800F5428 000F2428  4B FF FE 29 */	bl BattleACPadCheckRecordTrigger
/* 800F542C 000F242C  2C 03 00 00 */	cmpwi r3, 0
/* 800F5430 000F2430  41 82 00 08 */	beq .L_800F5438
/* 800F5434 000F2434  3B 7B 00 01 */	addi r27, r27, 1
.L_800F5438:
/* 800F5438 000F2438  3B BD 00 01 */	addi r29, r29, 1
/* 800F543C 000F243C  2C 1D 00 0F */	cmpwi r29, 0xf
/* 800F5440 000F2440  41 80 FF C8 */	blt .L_800F5408
/* 800F5444 000F2444  2C 1B 00 02 */	cmpwi r27, 2
/* 800F5448 000F2448  41 80 00 10 */	blt .L_800F5458
/* 800F544C 000F244C  38 00 00 01 */	li r0, 1
/* 800F5450 000F2450  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
/* 800F5454 000F2454  48 00 00 5C */	b .L_800F54B0
.L_800F5458:
/* 800F5458 000F2458  3B A0 00 00 */	li r29, 0
/* 800F545C 000F245C  48 00 00 1C */	b .L_800F5478
.L_800F5460:
/* 800F5460 000F2460  7F A3 EB 78 */	mr r3, r29
/* 800F5464 000F2464  38 80 01 00 */	li r4, 0x100
/* 800F5468 000F2468  4B FF FD E9 */	bl BattleACPadCheckRecordTrigger
/* 800F546C 000F246C  2C 03 00 00 */	cmpwi r3, 0
/* 800F5470 000F2470  40 82 00 10 */	bne .L_800F5480
/* 800F5474 000F2474  3B BD 00 01 */	addi r29, r29, 1
.L_800F5478:
/* 800F5478 000F2478  7C 1D E0 00 */	cmpw r29, r28
/* 800F547C 000F247C  41 80 FF E4 */	blt .L_800F5460
.L_800F5480:
/* 800F5480 000F2480  7C 1D E0 00 */	cmpw r29, r28
/* 800F5484 000F2484  41 80 00 24 */	blt .L_800F54A8
/* 800F5488 000F2488  2C 1B 00 00 */	cmpwi r27, 0
/* 800F548C 000F248C  40 81 00 10 */	ble .L_800F549C
/* 800F5490 000F2490  38 00 00 01 */	li r0, 1
/* 800F5494 000F2494  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
/* 800F5498 000F2498  48 00 00 18 */	b .L_800F54B0
.L_800F549C:
/* 800F549C 000F249C  38 00 00 02 */	li r0, 2
/* 800F54A0 000F24A0  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
/* 800F54A4 000F24A4  48 00 00 0C */	b .L_800F54B0
.L_800F54A8:
/* 800F54A8 000F24A8  38 00 00 04 */	li r0, 4
/* 800F54AC 000F24AC  90 1F 1C B0 */	stw r0, 0x1cb0(r31)
.L_800F54B0:
/* 800F54B0 000F24B0  7F C3 F3 78 */	mr r3, r30
/* 800F54B4 000F24B4  48 01 FA A9 */	bl BtlPad_WorkInit
/* 800F54B8 000F24B8  80 7F 1C B0 */	lwz r3, 0x1cb0(r31)
/* 800F54BC 000F24BC  BB 41 00 18 */	lmw r26, 0x18(r1)
/* 800F54C0 000F24C0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800F54C4 000F24C4  7C 08 03 A6 */	mtlr r0
/* 800F54C8 000F24C8  38 21 00 30 */	addi r1, r1, 0x30
/* 800F54CC 000F24CC  4E 80 00 20 */	blr 

.global BattleActionCommandStop
BattleActionCommandStop:
/* 800F54D0 000F24D0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F54D4 000F24D4  7C 08 02 A6 */	mflr r0
/* 800F54D8 000F24D8  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F54DC 000F24DC  81 83 1C AC */	lwz r12, 0x1cac(r3)
/* 800F54E0 000F24E0  28 0C 00 00 */	cmplwi r12, 0
/* 800F54E4 000F24E4  41 82 00 0C */	beq .L_800F54F0
/* 800F54E8 000F24E8  7D 89 03 A6 */	mtctr r12
/* 800F54EC 000F24EC  4E 80 04 21 */	bctrl 
.L_800F54F0:
/* 800F54F0 000F24F0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F54F4 000F24F4  7C 08 03 A6 */	mtlr r0
/* 800F54F8 000F24F8  38 21 00 10 */	addi r1, r1, 0x10
/* 800F54FC 000F24FC  4E 80 00 20 */	blr 

.global BattleActionCommandStart
BattleActionCommandStart:
/* 800F5500 000F2500  38 00 00 64 */	li r0, 0x64
/* 800F5504 000F2504  90 03 1C 9C */	stw r0, 0x1c9c(r3)
/* 800F5508 000F2508  4E 80 00 20 */	blr 

.global BattleActionCommandSetup
BattleActionCommandSetup:
/* 800F550C 000F250C  90 A3 1C 90 */	stw r5, 0x1c90(r3)
/* 800F5510 000F2510  3C A0 80 36 */	lis r5, lbl_80361A48@ha
/* 800F5514 000F2514  39 05 1A 48 */	addi r8, r5, lbl_80361A48@l
/* 800F5518 000F2518  38 A0 00 00 */	li r5, 0
/* 800F551C 000F251C  90 C3 1C 94 */	stw r6, 0x1c94(r3)
/* 800F5520 000F2520  38 00 00 01 */	li r0, 1
/* 800F5524 000F2524  7D 06 43 78 */	mr r6, r8
/* 800F5528 000F2528  90 A3 1C 9C */	stw r5, 0x1c9c(r3)
/* 800F552C 000F252C  90 A3 1C B4 */	stw r5, 0x1cb4(r3)
/* 800F5530 000F2530  90 03 1C B8 */	stw r0, 0x1cb8(r3)
/* 800F5534 000F2534  90 A3 1C A0 */	stw r5, 0x1ca0(r3)
/* 800F5538 000F2538  90 A3 1C A8 */	stw r5, 0x1ca8(r3)
/* 800F553C 000F253C  90 A3 1C A4 */	stw r5, 0x1ca4(r3)
/* 800F5540 000F2540  90 A3 1C AC */	stw r5, 0x1cac(r3)
/* 800F5544 000F2544  90 E3 1C 98 */	stw r7, 0x1c98(r3)
/* 800F5548 000F2548  90 A3 1C C0 */	stw r5, 0x1cc0(r3)
/* 800F554C 000F254C  48 00 00 44 */	b .L_800F5590
.L_800F5550:
/* 800F5550 000F2550  7C 00 20 00 */	cmpw r0, r4
/* 800F5554 000F2554  40 82 00 38 */	bne .L_800F558C
/* 800F5558 000F2558  80 06 00 04 */	lwz r0, 4(r6)
/* 800F555C 000F255C  90 03 1C A0 */	stw r0, 0x1ca0(r3)
/* 800F5560 000F2560  80 83 1C 90 */	lwz r4, 0x1c90(r3)
/* 800F5564 000F2564  80 04 02 78 */	lwz r0, 0x278(r4)
/* 800F5568 000F2568  54 00 06 F7 */	rlwinm. r0, r0, 0, 0x1b, 0x1b
/* 800F556C 000F256C  40 82 00 0C */	bne .L_800F5578
/* 800F5570 000F2570  80 06 00 0C */	lwz r0, 0xc(r6)
/* 800F5574 000F2574  90 03 1C A8 */	stw r0, 0x1ca8(r3)
.L_800F5578:
/* 800F5578 000F2578  80 06 00 08 */	lwz r0, 8(r6)
/* 800F557C 000F257C  90 03 1C A4 */	stw r0, 0x1ca4(r3)
/* 800F5580 000F2580  80 06 00 10 */	lwz r0, 0x10(r6)
/* 800F5584 000F2584  90 03 1C AC */	stw r0, 0x1cac(r3)
/* 800F5588 000F2588  4E 80 00 20 */	blr 
.L_800F558C:
/* 800F558C 000F258C  38 C6 00 14 */	addi r6, r6, 0x14
.L_800F5590:
/* 800F5590 000F2590  80 06 00 00 */	lwz r0, 0(r6)
/* 800F5594 000F2594  2C 00 00 00 */	cmpwi r0, 0
/* 800F5598 000F2598  40 82 FF B8 */	bne .L_800F5550
/* 800F559C 000F259C  4E 80 00 20 */	blr 

.global BattleActionCommandDeclareACResult
BattleActionCommandDeclareACResult:
/* 800F55A0 000F25A0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F55A4 000F25A4  7C 08 02 A6 */	mflr r0
/* 800F55A8 000F25A8  2C 05 FF FF */	cmpwi r5, -1
/* 800F55AC 000F25AC  3C C3 00 02 */	addis r6, r3, 2
/* 800F55B0 000F25B0  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F55B4 000F25B4  41 82 00 08 */	beq .L_800F55BC
/* 800F55B8 000F25B8  48 00 00 10 */	b .L_800F55C8
.L_800F55BC:
/* 800F55BC 000F25BC  7C 83 23 78 */	mr r3, r4
/* 800F55C0 000F25C0  48 0A 43 45 */	bl BattleAudience_Case_ActionCommandBad
/* 800F55C4 000F25C4  48 00 00 50 */	b .L_800F5614
.L_800F55C8:
/* 800F55C8 000F25C8  6C A3 80 00 */	xoris r3, r5, 0x8000
/* 800F55CC 000F25CC  3C 00 43 30 */	lis r0, 0x4330
/* 800F55D0 000F25D0  90 61 00 0C */	stw r3, 0xc(r1)
/* 800F55D4 000F25D4  3C A0 80 2F */	lis r5, lbl_802EDA78@ha
/* 800F55D8 000F25D8  C8 45 DA 78 */	lfd f2, lbl_802EDA78@l(r5)
/* 800F55DC 000F25DC  7C 83 23 78 */	mr r3, r4
/* 800F55E0 000F25E0  90 01 00 08 */	stw r0, 8(r1)
/* 800F55E4 000F25E4  C0 62 AB 3C */	lfs f3, lbl_8041BEBC@sda21(r2)
/* 800F55E8 000F25E8  C8 21 00 08 */	lfd f1, 8(r1)
/* 800F55EC 000F25EC  C0 02 AB 38 */	lfs f0, lbl_8041BEB8@sda21(r2)
/* 800F55F0 000F25F0  EC 21 10 28 */	fsubs f1, f1, f2
/* 800F55F4 000F25F4  90 86 8F E4 */	stw r4, -0x701c(r6)
/* 800F55F8 000F25F8  EC 03 00 7A */	fmadds f0, f3, f1, f0
/* 800F55FC 000F25FC  D0 06 8F E8 */	stfs f0, -0x7018(r6)
/* 800F5600 000F2600  88 04 00 19 */	lbz r0, 0x19(r4)
/* 800F5604 000F2604  98 06 8F ED */	stb r0, -0x7013(r6)
/* 800F5608 000F2608  88 04 00 1A */	lbz r0, 0x1a(r4)
/* 800F560C 000F260C  98 06 8F EE */	stb r0, -0x7012(r6)
/* 800F5610 000F2610  48 0A 43 8D */	bl BattleAudience_Case_ActionCommandGood
.L_800F5614:
/* 800F5614 000F2614  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F5618 000F2618  7C 08 03 A6 */	mtlr r0
/* 800F561C 000F261C  38 21 00 10 */	addi r1, r1, 0x10
/* 800F5620 000F2620  4E 80 00 20 */	blr 

.global BattleActionCommandResult
BattleActionCommandResult:
/* 800F5624 000F2624  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F5628 000F2628  7C 08 02 A6 */	mflr r0
/* 800F562C 000F262C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F5630 000F2630  81 83 1C A4 */	lwz r12, 0x1ca4(r3)
/* 800F5634 000F2634  28 0C 00 00 */	cmplwi r12, 0
/* 800F5638 000F2638  41 82 00 10 */	beq .L_800F5648
/* 800F563C 000F263C  7D 89 03 A6 */	mtctr r12
/* 800F5640 000F2640  4E 80 04 21 */	bctrl 
/* 800F5644 000F2644  48 00 00 0C */	b .L_800F5650
.L_800F5648:
/* 800F5648 000F2648  80 03 1C B8 */	lwz r0, 0x1cb8(r3)
/* 800F564C 000F264C  54 03 07 BC */	rlwinm r3, r0, 0, 0x1e, 0x1e
.L_800F5650:
/* 800F5650 000F2650  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F5654 000F2654  7C 08 03 A6 */	mtlr r0
/* 800F5658 000F2658  38 21 00 10 */	addi r1, r1, 0x10
/* 800F565C 000F265C  4E 80 00 20 */	blr 

.global BattleActionCommandManager
BattleActionCommandManager:
/* 800F5660 000F2660  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F5664 000F2664  7C 08 02 A6 */	mflr r0
/* 800F5668 000F2668  38 80 00 00 */	li r4, 0
/* 800F566C 000F266C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F5670 000F2670  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800F5674 000F2674  7C 7F 1B 78 */	mr r31, r3
/* 800F5678 000F2678  38 7F 1D 1C */	addi r3, r31, 0x1d1c
/* 800F567C 000F267C  48 01 F6 01 */	bl BtlPad_WorkUpdate
/* 800F5680 000F2680  81 9F 1C A0 */	lwz r12, 0x1ca0(r31)
/* 800F5684 000F2684  28 0C 00 00 */	cmplwi r12, 0
/* 800F5688 000F2688  41 82 00 40 */	beq .L_800F56C8
/* 800F568C 000F268C  7F E3 FB 78 */	mr r3, r31
/* 800F5690 000F2690  7D 89 03 A6 */	mtctr r12
/* 800F5694 000F2694  4E 80 04 21 */	bctrl 
/* 800F5698 000F2698  2C 03 00 00 */	cmpwi r3, 0
/* 800F569C 000F269C  40 82 00 0C */	bne .L_800F56A8
/* 800F56A0 000F26A0  38 00 00 00 */	li r0, 0
/* 800F56A4 000F26A4  90 1F 1C A0 */	stw r0, 0x1ca0(r31)
.L_800F56A8:
/* 800F56A8 000F26A8  80 BF 1C A8 */	lwz r5, 0x1ca8(r31)
/* 800F56AC 000F26AC  28 05 00 00 */	cmplwi r5, 0
/* 800F56B0 000F26B0  41 82 00 18 */	beq .L_800F56C8
/* 800F56B4 000F26B4  C0 22 AB 40 */	lfs f1, lbl_8041BEC0@sda21(r2)
/* 800F56B8 000F26B8  7F E6 FB 78 */	mr r6, r31
/* 800F56BC 000F26BC  38 60 00 08 */	li r3, 8
/* 800F56C0 000F26C0  38 80 00 01 */	li r4, 1
/* 800F56C4 000F26C4  4B F1 B3 55 */	bl dispEntry
.L_800F56C8:
/* 800F56C8 000F26C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F56CC 000F26CC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800F56D0 000F26D0  7C 08 03 A6 */	mtlr r0
/* 800F56D4 000F26D4  38 21 00 10 */	addi r1, r1, 0x10
/* 800F56D8 000F26D8  4E 80 00 20 */	blr 

.global BattleActionCommandManagerInit
BattleActionCommandManagerInit:
/* 800F56DC 000F26DC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800F56E0 000F26E0  7C 08 02 A6 */	mflr r0
/* 800F56E4 000F26E4  90 01 00 14 */	stw r0, 0x14(r1)
/* 800F56E8 000F26E8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800F56EC 000F26EC  7C 7F 1B 78 */	mr r31, r3
/* 800F56F0 000F26F0  38 7F 1D 1C */	addi r3, r31, 0x1d1c
/* 800F56F4 000F26F4  48 01 F8 69 */	bl BtlPad_WorkInit
/* 800F56F8 000F26F8  38 60 00 00 */	li r3, 0
/* 800F56FC 000F26FC  38 00 FF FF */	li r0, -1
/* 800F5700 000F2700  90 7F 1C A0 */	stw r3, 0x1ca0(r31)
/* 800F5704 000F2704  90 7F 1C A4 */	stw r3, 0x1ca4(r31)
/* 800F5708 000F2708  90 7F 1C A8 */	stw r3, 0x1ca8(r31)
/* 800F570C 000F270C  90 7F 1C AC */	stw r3, 0x1cac(r31)
/* 800F5710 000F2710  90 1F 1F 18 */	stw r0, 0x1f18(r31)
/* 800F5714 000F2714  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800F5718 000F2718  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800F571C 000F271C  7C 08 03 A6 */	mtlr r0
/* 800F5720 000F2720  38 21 00 10 */	addi r1, r1, 0x10
/* 800F5724 000F2724  4E 80 00 20 */	blr 
