[INF:CM0023] Creating log file ../../build/regression/BlackBoxInst/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<121> s<120> l<5:1> el<4:2>
n<> u<2> t<Module_keyword> p<6> s<3> l<5:1> el<5:7>
n<core> u<3> t<StringConst> p<6> s<5> l<5:8> el<5:12>
n<> u<4> t<Port> p<5> l<5:14> el<5:14>
n<> u<5> t<List_of_ports> p<6> c<4> l<5:13> el<5:15>
n<> u<6> t<Module_nonansi_header> p<20> c<2> s<19> l<5:1> el<5:16>
n<> u<7> t<IntegerAtomType_Int> p<8> l<7:1> el<7:4>
n<> u<8> t<Data_type> p<12> c<7> s<11> l<7:1> el<7:4>
n<wb_writeback_en> u<9> t<StringConst> p<10> l<7:5> el<7:20>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<7:5> el<7:20>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<7:5> el<7:20>
n<> u<12> t<Variable_declaration> p<13> c<8> l<7:1> el<7:21>
n<> u<13> t<Data_declaration> p<14> c<12> l<7:1> el<7:21>
n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<7:1> el<7:21>
n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<7:1> el<7:21>
n<> u<16> t<Module_common_item> p<17> c<15> l<7:1> el<7:21>
n<> u<17> t<Module_or_generate_item> p<18> c<16> l<7:1> el<7:21>
n<> u<18> t<Non_port_module_item> p<19> c<17> l<7:1> el<7:21>
n<> u<19> t<Module_item> p<20> c<18> l<7:1> el<7:21>
n<> u<20> t<Module_declaration> p<21> c<6> l<5:1> el<9:10>
n<> u<21> t<Description> p<120> c<20> s<77> l<5:1> el<9:10>
n<> u<22> t<Module_keyword> p<26> s<23> l<12:1> el<12:7>
n<nyuzi> u<23> t<StringConst> p<26> s<25> l<12:8> el<12:13>
n<> u<24> t<Port> p<25> l<12:14> el<12:14>
n<> u<25> t<List_of_ports> p<26> c<24> l<12:13> el<12:15>
n<> u<26> t<Module_nonansi_header> p<76> c<22> s<34> l<12:1> el<12:16>
n<core_idx> u<27> t<StringConst> p<28> l<14:12> el<14:20>
n<> u<28> t<Identifier_list> p<29> c<27> l<14:12> el<14:20>
n<> u<29> t<Genvar_declaration> p<30> c<28> l<14:5> el<14:21>
n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<14:5> el<14:21>
n<> u<31> t<Module_common_item> p<32> c<30> l<14:5> el<14:21>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<14:5> el<14:21>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<14:5> el<14:21>
n<> u<34> t<Module_item> p<76> c<33> s<75> l<14:5> el<14:21>
n<core_idx> u<35> t<StringConst> p<40> s<39> l<16:14> el<16:22>
n<0> u<36> t<IntConst> p<37> l<16:25> el<16:26>
n<> u<37> t<Primary_literal> p<38> c<36> l<16:25> el<16:26>
n<> u<38> t<Constant_primary> p<39> c<37> l<16:25> el<16:26>
n<> u<39> t<Constant_expression> p<40> c<38> l<16:25> el<16:26>
n<> u<40> t<Genvar_initialization> p<67> c<35> s<50> l<16:14> el<16:26>
n<core_idx> u<41> t<StringConst> p<42> l<16:28> el<16:36>
n<> u<42> t<Primary_literal> p<43> c<41> l<16:28> el<16:36>
n<> u<43> t<Constant_primary> p<44> c<42> l<16:28> el<16:36>
n<> u<44> t<Constant_expression> p<50> c<43> s<49> l<16:28> el<16:36>
n<1> u<45> t<IntConst> p<46> l<16:39> el<16:40>
n<> u<46> t<Primary_literal> p<47> c<45> l<16:39> el<16:40>
n<> u<47> t<Constant_primary> p<48> c<46> l<16:39> el<16:40>
n<> u<48> t<Constant_expression> p<50> c<47> l<16:39> el<16:40>
n<> u<49> t<BinOp_Less> p<50> s<48> l<16:37> el<16:38>
n<> u<50> t<Constant_expression> p<67> c<44> s<53> l<16:28> el<16:40>
n<core_idx> u<51> t<StringConst> p<53> s<52> l<16:42> el<16:50>
n<> u<52> t<IncDec_PlusPlus> p<53> l<16:50> el<16:52>
n<> u<53> t<Genvar_iteration> p<67> c<51> s<66> l<16:42> el<16:52>
n<core_gen> u<54> t<StringConst> p<66> s<64> l<17:17> el<17:25>
n<core> u<55> t<StringConst> p<61> s<60> l<18:13> el<18:17>
n<core> u<56> t<StringConst> p<57> l<18:19> el<18:23>
n<> u<57> t<Name_of_instance> p<60> c<56> s<59> l<18:19> el<18:23>
n<> u<58> t<Ordered_port_connection> p<59> l<18:24> el<18:24>
n<> u<59> t<List_of_port_connections> p<60> c<58> l<18:24> el<18:24>
n<> u<60> t<Hierarchical_instance> p<61> c<57> l<18:19> el<18:25>
n<> u<61> t<Module_instantiation> p<62> c<55> l<18:13> el<18:26>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<18:13> el<18:26>
n<> u<63> t<Generate_item> p<64> c<62> l<18:13> el<18:26>
n<> u<64> t<Generate_block> p<66> c<63> s<65> l<18:13> el<18:26>
n<> u<65> t<End> p<66> l<19:9> el<19:12>
n<> u<66> t<Generate_block> p<67> c<54> l<17:9> el<19:12>
n<> u<67> t<Loop_generate_construct> p<68> c<40> l<16:9> el<19:12>
n<> u<68> t<Module_common_item> p<69> c<67> l<16:9> el<19:12>
n<> u<69> t<Module_or_generate_item> p<70> c<68> l<16:9> el<19:12>
n<> u<70> t<Generate_item> p<71> c<69> l<16:9> el<19:12>
n<> u<71> t<Generate_block> p<73> c<70> s<72> l<16:9> el<19:12>
n<> u<72> t<Endgenerate> p<73> l<20:5> el<20:16>
n<> u<73> t<Generate_region> p<74> c<71> l<15:5> el<20:16>
n<> u<74> t<Non_port_module_item> p<75> c<73> l<15:5> el<20:16>
n<> u<75> t<Module_item> p<76> c<74> l<15:5> el<20:16>
n<> u<76> t<Module_declaration> p<77> c<26> l<12:1> el<21:10>
n<> u<77> t<Description> p<120> c<76> s<119> l<12:1> el<21:10>
n<> u<78> t<Module_keyword> p<82> s<79> l<25:1> el<25:7>
n<top> u<79> t<StringConst> p<82> s<81> l<25:8> el<25:11>
n<> u<80> t<Port> p<81> l<25:12> el<25:12>
n<> u<81> t<List_of_ports> p<82> c<80> l<25:11> el<25:13>
n<> u<82> t<Module_nonansi_header> p<118> c<78> s<92> l<25:1> el<25:14>
n<nyuzi> u<83> t<StringConst> p<89> s<88> l<29:1> el<29:6>
n<nyuzi> u<84> t<StringConst> p<85> l<29:8> el<29:13>
n<> u<85> t<Name_of_instance> p<88> c<84> s<87> l<29:8> el<29:13>
n<> u<86> t<Ordered_port_connection> p<87> l<29:14> el<29:14>
n<> u<87> t<List_of_port_connections> p<88> c<86> l<29:14> el<29:14>
n<> u<88> t<Hierarchical_instance> p<89> c<85> l<29:8> el<29:15>
n<> u<89> t<Module_instantiation> p<90> c<83> l<29:1> el<29:16>
n<> u<90> t<Module_or_generate_item> p<91> c<89> l<29:1> el<29:16>
n<> u<91> t<Non_port_module_item> p<92> c<90> l<29:1> el<29:16>
n<> u<92> t<Module_item> p<118> c<91> s<117> l<29:1> el<29:16>
n<o> u<93> t<StringConst> p<94> l<31:12> el<31:13>
n<> u<94> t<Ps_or_hierarchical_identifier> p<97> c<93> s<96> l<31:12> el<31:13>
n<> u<95> t<Constant_bit_select> p<96> l<31:14> el<31:14>
n<> u<96> t<Constant_select> p<97> c<95> l<31:14> el<31:14>
n<> u<97> t<Net_lvalue> p<111> c<94> s<110> l<31:12> el<31:13>
n<nyuzi> u<98> t<StringConst> p<108> s<99> l<31:16> el<31:21>
n<core_gen> u<99> t<StringConst> p<108> s<103> l<31:22> el<31:30>
n<0> u<100> t<IntConst> p<101> l<31:31> el<31:32>
n<> u<101> t<Primary_literal> p<102> c<100> l<31:31> el<31:32>
n<> u<102> t<Constant_primary> p<103> c<101> l<31:31> el<31:32>
n<> u<103> t<Constant_expression> p<108> c<102> s<104> l<31:31> el<31:32>
n<core> u<104> t<StringConst> p<108> s<105> l<31:34> el<31:38>
n<wb_writeback_en> u<105> t<StringConst> p<108> s<107> l<31:39> el<31:54>
n<> u<106> t<Bit_select> p<107> l<31:54> el<31:54>
n<> u<107> t<Select> p<108> c<106> l<31:54> el<31:54>
n<> u<108> t<Complex_func_call> p<109> c<98> l<31:16> el<31:54>
n<> u<109> t<Primary> p<110> c<108> l<31:16> el<31:54>
n<> u<110> t<Expression> p<111> c<109> l<31:16> el<31:54>
n<> u<111> t<Net_assignment> p<112> c<97> l<31:12> el<31:54>
n<> u<112> t<List_of_net_assignments> p<113> c<111> l<31:12> el<31:54>
n<> u<113> t<Continuous_assign> p<114> c<112> l<31:5> el<31:55>
n<> u<114> t<Module_common_item> p<115> c<113> l<31:5> el<31:55>
n<> u<115> t<Module_or_generate_item> p<116> c<114> l<31:5> el<31:55>
n<> u<116> t<Non_port_module_item> p<117> c<115> l<31:5> el<31:55>
n<> u<117> t<Module_item> p<118> c<116> l<31:5> el<31:55>
n<> u<118> t<Module_declaration> p<119> c<82> l<25:1> el<34:10>
n<> u<119> t<Description> p<120> c<118> l<25:1> el<34:10>
n<> u<120> t<Source_text> p<121> c<21> l<5:1> el<34:10>
n<> u<121> t<Top_level_rule> c<1> l<5:1> el<34:10>
[WRN:PA0205] dut.sv:5:1: No timescale set for "core".

[WRN:PA0205] dut.sv:12:1: No timescale set for "nyuzi".

[WRN:PA0205] dut.sv:25:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:5:1: Compile module "work@core".

[INF:CP0303] dut.sv:12:1: Compile module "work@nyuzi".

[INF:CP0303] dut.sv:25:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0343] dut.sv:16:9: Skipping blackboxed instance "work@top.nyuzi.core_gen[0]".

[NTE:EL0503] dut.sv:25:1: Top level module "work@top".

[INF:EL0544] dut.sv:17:9: Skipping blackboxed instance "work@top.nyuzi.core_gen[0]".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[ERR:UH0725] dut.sv:31:16: Unresolved hierarchical reference "nyuzi.core_gen[0].core.wb_writeback_en".

[INF:UH0708] Writing UHDM DB: ../../build/regression/BlackBoxInst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BlackBoxInst/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BlackBoxInst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@core (work@core), file:dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@core
  |vpiDefName:work@core
  |vpiNet:
  \_logic_net: (work@core.wb_writeback_en), line:7:5, endln:7:20
    |vpiParent:
    \_module: work@core (work@core), file:dut.sv, line:5:1, endln:9:10
    |vpiName:wb_writeback_en
    |vpiFullName:work@core.wb_writeback_en
|uhdmallModules:
\_module: work@nyuzi (work@nyuzi), file:dut.sv, line:12:1, endln:21:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@nyuzi
  |vpiDefName:work@nyuzi
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:25:1, endln:34:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiContAssign:
  \_cont_assign: , line:31:12, endln:31:54
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:25:1, endln:34:10
    |vpiRhs:
    \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
      |vpiParent:
      \_cont_assign: , line:31:12, endln:31:54
      |vpiName:nyuzi.core_gen[0].core.wb_writeback_en
      |vpiActual:
      \_ref_obj: (nyuzi), line:31:16, endln:31:21
        |vpiParent:
        \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
        |vpiName:nyuzi
      |vpiActual:
      \_bit_select: (core_gen), line:31:22, endln:31:30
        |vpiParent:
        \_ref_obj: (work@top.core_gen[0])
          |vpiParent:
          \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
          |vpiName:core_gen[0]
          |vpiFullName:work@top.core_gen[0]
        |vpiName:core_gen
        |vpiIndex:
        \_constant: , line:31:31, endln:31:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (core), line:31:34, endln:31:38
        |vpiParent:
        \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
        |vpiName:core
      |vpiActual:
      \_ref_obj: (wb_writeback_en), line:31:39, endln:31:54
        |vpiName:wb_writeback_en
    |vpiLhs:
    \_ref_obj: (work@top.o), line:31:12, endln:31:13
      |vpiParent:
      \_cont_assign: , line:31:12, endln:31:54
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (o)
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:25:1, endln:34:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (o)
    |vpiName:o
    |vpiNetType:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@nyuzi (work@top.nyuzi), file:dut.sv, line:29:1, endln:29:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:25:1, endln:34:10
    |vpiName:nyuzi
    |vpiFullName:work@top.nyuzi
    |vpiDefName:work@nyuzi
    |vpiDefFile:dut.sv
    |vpiDefLineNo:12
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:25:1, endln:34:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.nyuzi.core_gen[0]), line:17:9, endln:19:12
      |vpiParent:
      \_module: work@nyuzi (work@top.nyuzi), file:dut.sv, line:29:1, endln:29:16
      |vpiName:core_gen[0]
      |vpiFullName:work@top.nyuzi.core_gen[0]
      |vpiGenScope:
      \_gen_scope: (work@top.nyuzi.core_gen[0])
        |vpiParent:
        \_gen_scope_array: (work@top.nyuzi.core_gen[0]), line:17:9, endln:19:12
        |vpiFullName:work@top.nyuzi.core_gen[0]
  |vpiContAssign:
  \_cont_assign: , line:31:12, endln:31:54
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:25:1, endln:34:10
    |vpiRhs:
    \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
      |vpiParent:
      \_cont_assign: , line:31:12, endln:31:54
      |vpiName:nyuzi.core_gen[0].core.wb_writeback_en
      |vpiActual:
      \_ref_obj: (nyuzi), line:31:16, endln:31:21
        |vpiParent:
        \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
        |vpiName:nyuzi
        |vpiActual:
        \_module: work@nyuzi (work@top.nyuzi), file:dut.sv, line:29:1, endln:29:16
      |vpiActual:
      \_bit_select: (core_gen), line:31:22, endln:31:30
        |vpiParent:
        \_ref_obj: (work@top.core_gen[0])
          |vpiParent:
          \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
          |vpiName:core_gen[0]
          |vpiFullName:work@top.core_gen[0]
          |vpiActual:
          \_gen_scope: (work@top.nyuzi.core_gen[0])
        |vpiName:core_gen
        |vpiIndex:
        \_constant: , line:31:31, endln:31:32
      |vpiActual:
      \_ref_obj: (core), line:31:34, endln:31:38
        |vpiParent:
        \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
        |vpiName:core
      |vpiActual:
      \_ref_obj: (wb_writeback_en), line:31:39, endln:31:54
        |vpiParent:
        \_hier_path: (nyuzi.core_gen[0].core.wb_writeback_en), line:31:16, endln:31:54
        |vpiName:wb_writeback_en
    |vpiLhs:
    \_ref_obj: (work@top.o), line:31:12, endln:31:13
      |vpiParent:
      \_cont_assign: , line:31:12, endln:31:54
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (o)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BlackBox/dut.sv | ${SURELOG_DIR}/build/regression/BlackBoxInst/roundtrip/dut_000.sv | 11 | 34 | 

