set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_TOOL_VERSION "22.4"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_TOOL_VENDOR_NAME "Intel Corporation"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_TOP_LEVEL_COMPONENT_NAME "intel_FPGA_unified_fft"
set_global_assignment -library "ifft1024" -name SOPCINFO_FILE [file join $::quartus(qip_path) "ifft1024.sopcinfo"]
set_global_assignment -entity "ifft1024" -library "ifft1024" -name SLD_INFO "QSYS_NAME ifft1024 HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "ifft1024" -name MISC_FILE [file join $::quartus(qip_path) "ifft1024.cmp"]
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_TARGETED_DEVICE_FAMILY "Agilex"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_GENERATED_DEVICE_FAMILY "Agilex"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "ifft1024" -name MISC_FILE [file join $::quartus(qip_path) "../ifft1024.ip"]

set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_NAME "aWZmdDEwMjRfaW50ZWxfRlBHQV91bmlmaWVkX2ZmdF8xMDRfY2FlZnFncQ=="
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_DISPLAY_NAME "RkZUIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_VERSION "MS4wLjQ="
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_DESCRIPTION "QmxvY2sgc3VwcG9ydGluZyBmaXhlZCBzaXplIHN0cmVhbWluZyBGRlQvSUZGVHM="
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_GROUP "RFNQL1RyYW5zZm9ybXMvVW5pZmllZCBGRlQ="
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2JjdTE1OTY2MjExODY2NTIuaHRtbA=="
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_COMPONENT_NAME "aWZmdDEwMjQ="
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ifft1024" -library "ifft1024" -name IP_COMPONENT_VERSION "MS4w"


set_global_assignment -library "intel_FPGA_unified_fft_104" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/ifft1024_intel_FPGA_unified_fft_104_caefqgq_fft_fftLight_FFTPipe_TwiddleBlock_1_twiddleRom_dualMem_x.hex"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name SDC_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/ifft1024_intel_FPGA_unified_fft_104_caefqgq.sdc"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name VHDL_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/dspba_library_package.vhd"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name VHDL_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/dspba_library.vhd"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name VHDL_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/flt_ifft1024_intel_FPGA_unified_fft_104_caefqgq_addBlock_typeSFloatIEEE_23_8_typ0000463b0c2463a0044c2abw.vhd"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name VHDL_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/flt_ifft1024_intel_FPGA_unified_fft_104_caefqgq_castBlock_typeSFloatIEEE_23_8_ty00000uq0dp0iuq0cp0ju5o0u.vhd"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name VHDL_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/flt_ifft1024_intel_FPGA_unified_fft_104_caefqgq_negateBlock_typeSFloatIEEE_23_8_00006c00uq0dp0iuq0cp1jzi.vhd"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name VHDL_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/flt_ifft1024_intel_FPGA_unified_fft_104_caefqgq_scalarProductBlock_typeSFloatIEE0000uq0dp0mvq0cd06o30qcz.vhd"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name VHDL_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/flt_ifft1024_intel_FPGA_unified_fft_104_caefqgq_scalarProductBlock_typeSFloatIEE0001uq0dp0mvq0cd06o30qcz.vhd"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name VHDL_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/ifft1024_intel_FPGA_unified_fft_104_caefqgq.vhd"]
set_global_assignment -library "intel_FPGA_unified_fft_104" -name SOURCE_FILE [file join $::quartus(qip_path) "intel_FPGA_unified_fft_104/synth/generation_report.txt"]
set_global_assignment -library "ifft1024" -name VHDL_FILE [file join $::quartus(qip_path) "synth/ifft1024.vhd"]


set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_TOOL_NAME "intel_FPGA_unified_fft"
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_TOOL_VERSION "1.0.4"
set_global_assignment -entity "ifft1024_intel_FPGA_unified_fft_104_caefqgq" -library "intel_FPGA_unified_fft_104" -name IP_TOOL_ENV "QsysPrimePro"

