$date
	Wed Jun 26 00:14:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ! \memory_array[0] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 " \memory_array[1] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 # \memory_array[2] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 $ \memory_array[3] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 % \memory_array[4] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 & \memory_array[5] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ' \memory_array[6] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ( \memory_array[7] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ) \memory_array[8] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 * \memory_array[9] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 + \memory_array[10] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 , \memory_array[11] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 - \memory_array[12] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 . \memory_array[13] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 / \memory_array[14] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 0 \memory_array[15] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 1 \memory_array[16] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 2 \memory_array[17] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 3 \memory_array[18] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 4 \memory_array[19] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 5 \memory_array[20] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 6 \memory_array[21] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 7 \memory_array[22] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 8 \memory_array[23] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 9 \memory_array[24] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 : \memory_array[25] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ; \memory_array[26] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 < \memory_array[27] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 = \memory_array[28] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 > \memory_array[29] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ? \memory_array[30] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 @ \memory_array[31] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 A \memory_array[32] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 B \memory_array[33] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 C \memory_array[34] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 D \memory_array[35] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 E \memory_array[36] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 F \memory_array[37] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 G \memory_array[38] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 H \memory_array[39] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 I \memory_array[40] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 J \memory_array[41] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 K \memory_array[42] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 L \memory_array[43] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 M \memory_array[44] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 N \memory_array[45] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 O \memory_array[46] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 P \memory_array[47] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Q \memory_array[48] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 R \memory_array[49] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 S \memory_array[50] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 T \memory_array[51] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 U \memory_array[52] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 V \memory_array[53] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 W \memory_array[54] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 X \memory_array[55] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Y \memory_array[56] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Z \memory_array[57] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 [ \memory_array[58] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 \ \memory_array[59] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ] \memory_array[60] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ^ \memory_array[61] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 _ \memory_array[62] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ` \memory_array[63] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 a \memory_array[64] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 b \memory_array[65] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 c \memory_array[66] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 d \memory_array[67] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 e \memory_array[68] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 f \memory_array[69] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 g \memory_array[70] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 h \memory_array[71] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 i \memory_array[72] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 j \memory_array[73] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 k \memory_array[74] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 l \memory_array[75] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 m \memory_array[76] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 n \memory_array[77] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 o \memory_array[78] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 p \memory_array[79] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 q \memory_array[80] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 r \memory_array[81] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 s \memory_array[82] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 t \memory_array[83] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 u \memory_array[84] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 v \memory_array[85] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 w \memory_array[86] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 x \memory_array[87] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 y \memory_array[88] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 z \memory_array[89] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 { \memory_array[90] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 | \memory_array[91] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 } \memory_array[92] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ~ \memory_array[93] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 !" \memory_array[94] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 "" \memory_array[95] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 #" \memory_array[96] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 $" \memory_array[97] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 %" \memory_array[98] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 &" \memory_array[99] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 '" \memory_array[100] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 (" \memory_array[101] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 )" \memory_array[102] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 *" \memory_array[103] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 +" \memory_array[104] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ," \memory_array[105] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 -" \memory_array[106] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ." \memory_array[107] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 /" \memory_array[108] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 0" \memory_array[109] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 1" \memory_array[110] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 2" \memory_array[111] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 3" \memory_array[112] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 4" \memory_array[113] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 5" \memory_array[114] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 6" \memory_array[115] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 7" \memory_array[116] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 8" \memory_array[117] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 9" \memory_array[118] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 :" \memory_array[119] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ;" \memory_array[120] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 <" \memory_array[121] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 =" \memory_array[122] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 >" \memory_array[123] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ?" \memory_array[124] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 @" \memory_array[125] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 A" \memory_array[126] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 B" \memory_array[127] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 C" \memory_array[128] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 D" \memory_array[129] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 E" \memory_array[130] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 F" \memory_array[131] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 G" \memory_array[132] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 H" \memory_array[133] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 I" \memory_array[134] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 J" \memory_array[135] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 K" \memory_array[136] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 L" \memory_array[137] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 M" \memory_array[138] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 N" \memory_array[139] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 O" \memory_array[140] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 P" \memory_array[141] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Q" \memory_array[142] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 R" \memory_array[143] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 S" \memory_array[144] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 T" \memory_array[145] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 U" \memory_array[146] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 V" \memory_array[147] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 W" \memory_array[148] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 X" \memory_array[149] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Y" \memory_array[150] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Z" \memory_array[151] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 [" \memory_array[152] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 \" \memory_array[153] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ]" \memory_array[154] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ^" \memory_array[155] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 _" \memory_array[156] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 `" \memory_array[157] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 a" \memory_array[158] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 b" \memory_array[159] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 c" \memory_array[160] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 d" \memory_array[161] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 e" \memory_array[162] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 f" \memory_array[163] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 g" \memory_array[164] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 h" \memory_array[165] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 i" \memory_array[166] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 j" \memory_array[167] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 k" \memory_array[168] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 l" \memory_array[169] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 m" \memory_array[170] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 n" \memory_array[171] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 o" \memory_array[172] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 p" \memory_array[173] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 q" \memory_array[174] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 r" \memory_array[175] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 s" \memory_array[176] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 t" \memory_array[177] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 u" \memory_array[178] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 v" \memory_array[179] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 w" \memory_array[180] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 x" \memory_array[181] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 y" \memory_array[182] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 z" \memory_array[183] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 {" \memory_array[184] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 |" \memory_array[185] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 }" \memory_array[186] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ~" \memory_array[187] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 !# \memory_array[188] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 "# \memory_array[189] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ## \memory_array[190] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 $# \memory_array[191] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 %# \memory_array[192] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 &# \memory_array[193] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 '# \memory_array[194] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 (# \memory_array[195] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 )# \memory_array[196] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 *# \memory_array[197] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 +# \memory_array[198] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ,# \memory_array[199] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 -# \memory_array[200] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 .# \memory_array[201] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 /# \memory_array[202] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 0# \memory_array[203] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 1# \memory_array[204] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 2# \memory_array[205] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 3# \memory_array[206] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 4# \memory_array[207] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 5# \memory_array[208] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 6# \memory_array[209] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 7# \memory_array[210] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 8# \memory_array[211] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 9# \memory_array[212] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 :# \memory_array[213] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ;# \memory_array[214] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 <# \memory_array[215] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 =# \memory_array[216] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ># \memory_array[217] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ?# \memory_array[218] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 @# \memory_array[219] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 A# \memory_array[220] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 B# \memory_array[221] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 C# \memory_array[222] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 D# \memory_array[223] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 E# \memory_array[224] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 F# \memory_array[225] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 G# \memory_array[226] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 H# \memory_array[227] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 I# \memory_array[228] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 J# \memory_array[229] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 K# \memory_array[230] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 L# \memory_array[231] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 M# \memory_array[232] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 N# \memory_array[233] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 O# \memory_array[234] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 P# \memory_array[235] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Q# \memory_array[236] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 R# \memory_array[237] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 S# \memory_array[238] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 T# \memory_array[239] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 U# \memory_array[240] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 V# \memory_array[241] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 W# \memory_array[242] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 X# \memory_array[243] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Y# \memory_array[244] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 Z# \memory_array[245] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 [# \memory_array[246] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 \# \memory_array[247] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ]# \memory_array[248] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 ^# \memory_array[249] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 _# \memory_array[250] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 `# \memory_array[251] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 a# \memory_array[252] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 b# \memory_array[253] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 c# \memory_array[254] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mydata_memory $end
$var reg 8 d# \memory_array[255] [7:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$var wire 32 e# mem_writedata [31:0] $end
$var wire 1 f# mem_write $end
$var wire 32 g# mem_readdata [31:0] $end
$var wire 1 h# mem_read $end
$var wire 1 i# mem_busywait $end
$var wire 6 j# mem_address [5:0] $end
$var wire 32 k# PC [31:0] $end
$var wire 32 l# INSTRUCTION [31:0] $end
$var wire 8 m# CPU_writedata [7:0] $end
$var wire 1 n# CPU_write $end
$var wire 8 o# CPU_readdata [7:0] $end
$var wire 1 p# CPU_read $end
$var wire 1 q# CPU_busywait $end
$var wire 8 r# CPU_address [7:0] $end
$var reg 1 s# CLK $end
$var reg 1 t# RESET $end
$var integer 32 u# i [31:0] $end
$var integer 32 v# j [31:0] $end
$scope module cache $end
$var wire 1 w# Hit $end
$var wire 1 s# clk $end
$var wire 1 t# reset $end
$var wire 3 x# tag [2:0] $end
$var wire 2 y# offset [1:0] $end
$var wire 32 z# mem_readdata [31:0] $end
$var wire 1 i# mem_busywait $end
$var wire 3 {# index [2:0] $end
$var wire 1 |# Dirty $end
$var wire 8 }# CPUwritedata [7:0] $end
$var wire 1 n# CPUwrite $end
$var wire 1 p# CPUread $end
$var wire 8 ~# CPUaddress [7:0] $end
$var parameter 3 !$ CACHE_UPDATE $end
$var parameter 3 "$ IDLE $end
$var parameter 3 #$ MEM_READ $end
$var parameter 3 $$ MEM_WRITE $end
$var reg 1 q# CPUbusywait $end
$var reg 8 %$ CPUreaddata [7:0] $end
$var reg 6 &$ mem_address [5:0] $end
$var reg 1 h# mem_read $end
$var reg 1 f# mem_write $end
$var reg 32 '$ mem_writedata [31:0] $end
$var reg 3 ($ next_state [2:0] $end
$var reg 3 )$ state [2:0] $end
$var integer 32 *$ i [31:0] $end
$upscope $end
$scope module mycpu $end
$var wire 1 s# CLK $end
$var wire 32 +$ INSTRUCTION [31:0] $end
$var wire 1 t# RESET $end
$var wire 1 q# busywait $end
$var wire 8 ,$ data_memory_readdata [7:0] $end
$var wire 1 -$ zero $end
$var wire 3 .$ writereg [2:0] $end
$var wire 8 /$ writedata [7:0] $end
$var wire 1 0$ writeanable $end
$var wire 1 n# write $end
$var wire 8 1$ twoscompout [7:0] $end
$var wire 8 2$ regout2ORimmediate [7:0] $end
$var wire 8 3$ regout2 [7:0] $end
$var wire 8 4$ regout1 [7:0] $end
$var wire 3 5$ readreg2 [2:0] $end
$var wire 3 6$ readreg1 [2:0] $end
$var wire 1 p# read $end
$var wire 8 7$ opcode [7:0] $end
$var wire 1 8$ muxcontrol $end
$var wire 32 9$ leftshiftout [31:0] $end
$var wire 8 :$ jumpOrbranch [7:0] $end
$var wire 1 ;$ jump $end
$var wire 1 <$ istwoscomp $end
$var wire 1 =$ isregout $end
$var wire 2 >$ islogicalorisleft [1:0] $end
$var wire 1 ?$ isfromdatamemory $end
$var wire 8 @$ immediate [7:0] $end
$var wire 32 A$ extendedvalue [31:0] $end
$var wire 1 B$ bne $end
$var wire 1 C$ beq $end
$var wire 32 D$ PC_data [31:0] $end
$var wire 8 E$ I12 [7:0] $end
$var wire 8 F$ ALUresult [7:0] $end
$var wire 3 G$ ALUop [2:0] $end
$scope module alu $end
$var wire 3 H$ select [2:0] $end
$var wire 8 I$ result [7:0] $end
$var wire 2 J$ islogicalorisleft [1:0] $end
$var wire 8 K$ data2 [7:0] $end
$var wire 8 L$ data1 [7:0] $end
$var wire 8 M$ Ii7 [7:0] $end
$var wire 8 N$ Ii6 [7:0] $end
$var wire 8 O$ Ii5 [7:0] $end
$var wire 8 P$ Ii4 [7:0] $end
$var wire 8 Q$ Ii3 [7:0] $end
$var wire 8 R$ Ii2 [7:0] $end
$var wire 8 S$ Ii1 [7:0] $end
$var reg 1 -$ zero $end
$scope module add $end
$var wire 8 T$ result [7:0] $end
$var wire 8 U$ data2 [7:0] $end
$var wire 8 V$ data1 [7:0] $end
$upscope $end
$scope module and1 $end
$var wire 8 W$ result [7:0] $end
$var wire 8 X$ data2 [7:0] $end
$var wire 8 Y$ data1 [7:0] $end
$upscope $end
$scope module forward $end
$var wire 8 Z$ result [7:0] $end
$var wire 8 [$ data2 [7:0] $end
$upscope $end
$scope module multiply $end
$var wire 8 \$ result [7:0] $end
$var wire 8 ]$ data2 [7:0] $end
$var wire 8 ^$ data1 [7:0] $end
$var reg 8 _$ temp0 [7:0] $end
$var reg 8 `$ temp1 [7:0] $end
$var reg 8 a$ temp2 [7:0] $end
$var reg 8 b$ temp3 [7:0] $end
$var reg 8 c$ temp4 [7:0] $end
$var reg 8 d$ temp5 [7:0] $end
$var reg 8 e$ temp6 [7:0] $end
$var reg 8 f$ temp7 [7:0] $end
$upscope $end
$scope module mux $end
$var wire 8 g$ I1 [7:0] $end
$var wire 8 h$ I2 [7:0] $end
$var wire 8 i$ I3 [7:0] $end
$var wire 8 j$ I7 [7:0] $end
$var wire 3 k$ select [2:0] $end
$var wire 8 l$ I6 [7:0] $end
$var wire 8 m$ I5 [7:0] $end
$var wire 8 n$ I4 [7:0] $end
$var reg 8 o$ result [7:0] $end
$upscope $end
$scope module or1 $end
$var wire 8 p$ result [7:0] $end
$var wire 8 q$ data2 [7:0] $end
$var wire 8 r$ data1 [7:0] $end
$upscope $end
$scope module rotate $end
$var wire 1 s$ isleft $end
$var wire 8 t$ rotation4 [7:0] $end
$var wire 8 u$ rotation2 [7:0] $end
$var wire 8 v$ rotation1 [7:0] $end
$var wire 8 w$ result2 [7:0] $end
$var wire 8 x$ result1 [7:0] $end
$var wire 8 y$ result [7:0] $end
$var wire 8 z$ data2 [7:0] $end
$var wire 8 {$ data1 [7:0] $end
$var reg 3 |$ control [2:0] $end
$var reg 8 }$ rotationLeft1 [7:0] $end
$var reg 8 ~$ rotationLeft2 [7:0] $end
$var reg 8 !% rotationLeft4 [7:0] $end
$var reg 8 "% rotationRight1 [7:0] $end
$var reg 8 #% rotationRight2 [7:0] $end
$var reg 8 $% rotationRight4 [7:0] $end
$scope module mux1 $end
$var wire 8 %% input1 [7:0] $end
$var wire 8 &% input2 [7:0] $end
$var wire 1 s$ select $end
$var reg 8 '% out [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 8 (% input1 [7:0] $end
$var wire 8 )% input2 [7:0] $end
$var wire 1 s$ select $end
$var reg 8 *% out [7:0] $end
$upscope $end
$scope module mux4 $end
$var wire 8 +% input1 [7:0] $end
$var wire 8 ,% input2 [7:0] $end
$var wire 1 s$ select $end
$var reg 8 -% out [7:0] $end
$upscope $end
$scope module resultmux1 $end
$var wire 8 .% input2 [7:0] $end
$var wire 1 /% select $end
$var wire 8 0% input1 [7:0] $end
$var reg 8 1% out [7:0] $end
$upscope $end
$scope module resultmux2 $end
$var wire 8 2% input1 [7:0] $end
$var wire 8 3% input2 [7:0] $end
$var wire 1 4% select $end
$var reg 8 5% out [7:0] $end
$upscope $end
$scope module resultmux4 $end
$var wire 8 6% input1 [7:0] $end
$var wire 8 7% input2 [7:0] $end
$var wire 1 8% select $end
$var reg 8 9% out [7:0] $end
$upscope $end
$upscope $end
$scope module shift $end
$var wire 8 :% shift4 [7:0] $end
$var wire 8 ;% shift2 [7:0] $end
$var wire 8 <% shift1 [7:0] $end
$var wire 8 =% result4 [7:0] $end
$var wire 8 >% result2 [7:0] $end
$var wire 8 ?% result1 [7:0] $end
$var wire 8 @% result [7:0] $end
$var wire 2 A% islogicalorisleft [1:0] $end
$var wire 8 B% exception [7:0] $end
$var wire 8 C% data2 [7:0] $end
$var wire 8 D% data1 [7:0] $end
$var reg 8 E% arithmeticexception [7:0] $end
$var reg 4 F% control [3:0] $end
$var reg 8 G% logicalexception [7:0] $end
$var reg 8 H% shift1ArithmeticLeft [7:0] $end
$var reg 8 I% shift1ArithmeticRight [7:0] $end
$var reg 8 J% shift1LogicalLeft [7:0] $end
$var reg 8 K% shift1LogicalRight [7:0] $end
$var reg 8 L% shift2ArithmeticLeft [7:0] $end
$var reg 8 M% shift2ArithmeticRight [7:0] $end
$var reg 8 N% shift2LogicalLeft [7:0] $end
$var reg 8 O% shift2LogicalRight [7:0] $end
$var reg 8 P% shift4ArithmeticLeft [7:0] $end
$var reg 8 Q% shift4ArithmeticRight [7:0] $end
$var reg 8 R% shift4LogicalLeft [7:0] $end
$var reg 8 S% shift4LogicalRight [7:0] $end
$scope module exceptionmux5 $end
$var wire 1 T% select $end
$var wire 8 U% input2 [7:0] $end
$var wire 8 V% input1 [7:0] $end
$var reg 8 W% out [7:0] $end
$upscope $end
$scope module mux1 $end
$var wire 8 X% I1 [7:0] $end
$var wire 8 Y% I2 [7:0] $end
$var wire 8 Z% I3 [7:0] $end
$var wire 8 [% I4 [7:0] $end
$var wire 2 \% select [1:0] $end
$var reg 8 ]% result [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 8 ^% I1 [7:0] $end
$var wire 8 _% I2 [7:0] $end
$var wire 8 `% I3 [7:0] $end
$var wire 8 a% I4 [7:0] $end
$var wire 2 b% select [1:0] $end
$var reg 8 c% result [7:0] $end
$upscope $end
$scope module mux4 $end
$var wire 8 d% I1 [7:0] $end
$var wire 8 e% I2 [7:0] $end
$var wire 8 f% I3 [7:0] $end
$var wire 8 g% I4 [7:0] $end
$var wire 2 h% select [1:0] $end
$var reg 8 i% result [7:0] $end
$upscope $end
$scope module mux5 $end
$var wire 8 j% I1 [7:0] $end
$var wire 8 k% I2 [7:0] $end
$var wire 8 l% I3 [7:0] $end
$var wire 8 m% I4 [7:0] $end
$var wire 2 n% select [1:0] $end
$var reg 8 o% result [7:0] $end
$upscope $end
$scope module resultmux1 $end
$var wire 8 p% input2 [7:0] $end
$var wire 1 q% select $end
$var wire 8 r% input1 [7:0] $end
$var reg 8 s% out [7:0] $end
$upscope $end
$scope module resultmux2 $end
$var wire 8 t% input1 [7:0] $end
$var wire 8 u% input2 [7:0] $end
$var wire 1 v% select $end
$var reg 8 w% out [7:0] $end
$upscope $end
$scope module resultmux4 $end
$var wire 8 x% input1 [7:0] $end
$var wire 8 y% input2 [7:0] $end
$var wire 1 z% select $end
$var reg 8 {% out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module controlUnit1 $end
$var wire 8 |% opcode [7:0] $end
$var reg 3 }% ALUop [2:0] $end
$var reg 1 B$ bne $end
$var reg 1 C$ branch $end
$var reg 1 ?$ isfromdatamemory $end
$var reg 2 ~% islogicalorisleft [1:0] $end
$var reg 1 =$ isregout $end
$var reg 1 <$ istwoscomp $end
$var reg 1 ;$ jump $end
$var reg 1 p# read $end
$var reg 1 n# write $end
$var reg 1 0$ writeanable $end
$upscope $end
$scope module controlmux $end
$var wire 8 !& input1 [7:0] $end
$var wire 8 "& input2 [7:0] $end
$var wire 1 ?$ select $end
$var reg 8 #& out [7:0] $end
$upscope $end
$scope module dec $end
$var wire 32 $& instruction [31:0] $end
$var reg 8 %& immediate [7:0] $end
$var reg 8 && jumpOrbranch [7:0] $end
$var reg 8 '& opcode [7:0] $end
$var reg 3 (& readreg1 [2:0] $end
$var reg 3 )& readreg2 [2:0] $end
$var reg 3 *& writereg [2:0] $end
$upscope $end
$scope module leftshift1 $end
$var wire 32 +& result [31:0] $end
$var wire 32 ,& data1 [31:0] $end
$upscope $end
$scope module mux11 $end
$var wire 1 <$ select $end
$var wire 8 -& input2 [7:0] $end
$var wire 8 .& input1 [7:0] $end
$var reg 8 /& out [7:0] $end
$upscope $end
$scope module mux22 $end
$var wire 8 0& input1 [7:0] $end
$var wire 8 1& input2 [7:0] $end
$var wire 1 =$ select $end
$var reg 8 2& out [7:0] $end
$upscope $end
$scope module mux32bit_control1 $end
$var wire 1 B$ bne $end
$var wire 1 C$ branch $end
$var wire 1 ;$ jump $end
$var wire 1 -$ zero $end
$var reg 1 8$ result $end
$upscope $end
$scope module pc1 $end
$var wire 1 s# CLK $end
$var wire 1 t# RESET $end
$var wire 1 q# busywait $end
$var wire 32 3& leftshiftout [31:0] $end
$var wire 1 8$ muxcontrol $end
$var reg 32 4& PC [31:0] $end
$var reg 32 5& PC_data [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 s# CLOCK $end
$var wire 8 6& IN [7:0] $end
$var wire 3 7& INADDRESS [2:0] $end
$var wire 8 8& OUT1 [7:0] $end
$var wire 3 9& OUT1ADDRESS [2:0] $end
$var wire 8 :& OUT2 [7:0] $end
$var wire 3 ;& OUT2ADDRESS [2:0] $end
$var wire 1 t# RESET $end
$var wire 1 0$ WRITE $end
$var wire 1 q# busywait $end
$var integer 32 <& i [31:0] $end
$upscope $end
$scope module signextend1 $end
$var wire 8 =& data [7:0] $end
$var reg 32 >& result [31:0] $end
$upscope $end
$scope module twoscom $end
$var wire 8 ?& input_nupm [7:0] $end
$var reg 8 @& output_nupm [7:0] $end
$upscope $end
$upscope $end
$scope module mydata_memory $end
$var wire 6 A& address [5:0] $end
$var wire 1 s# clock $end
$var wire 1 h# read $end
$var wire 1 t# reset $end
$var wire 1 f# write $end
$var wire 32 B& writedata [31:0] $end
$var reg 1 i# busywait $end
$var reg 1 C& readaccess $end
$var reg 32 D& readdata [31:0] $end
$var reg 1 E& writeaccess $end
$var integer 32 F& i [31:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 G& \REGISTER[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 H& \REGISTER[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 I& \REGISTER[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 J& \REGISTER[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 K& \REGISTER[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 L& \REGISTER[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 M& \REGISTER[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 N& \REGISTER[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module cache $end
$var reg 37 O& \cache[0] [36:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module cache $end
$var reg 37 P& \cache[1] [36:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module cache $end
$var reg 37 Q& \cache[2] [36:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module cache $end
$var reg 37 R& \cache[3] [36:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module cache $end
$var reg 37 S& \cache[4] [36:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module cache $end
$var reg 37 T& \cache[5] [36:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module cache $end
$var reg 37 U& \cache[6] [36:0] $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module cache $end
$var reg 37 V& \cache[7] [36:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 $$
b1 #$
b0 "$
b11 !$
$end
#0
$dumpvars
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx V&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx U&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx T&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx S&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx R&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Q&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx P&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx O&
bx N&
bx M&
bx L&
bx K&
bx J&
bx I&
bx H&
bx G&
b100000000 F&
0E&
bx D&
0C&
bx B&
bx A&
bx @&
bx ?&
bx >&
bx =&
bx <&
bx ;&
bx :&
bx 9&
bx 8&
bx 7&
bx 6&
bx 5&
bx 4&
bx00 3&
bx 2&
bx 1&
bx 0&
bx /&
bx .&
bx -&
bx ,&
bx00 +&
bx *&
bx )&
bx (&
bx '&
bx &&
bx %&
bx $&
bx #&
bx "&
bx !&
bx ~%
bx }%
bx |%
bx {%
xz%
bx y%
bx x%
bx w%
xv%
bx u%
bx t%
bx s%
bx r%
xq%
bx p%
bx o%
bx n%
bx m%
bx l%
bx k%
bx j%
bx i%
bx h%
bx g%
bx f%
bx e%
bx d%
bx c%
bx b%
bx a%
bx `%
bx _%
bx ^%
bx ]%
bx \%
bx [%
bx Z%
bx Y%
bx X%
bx W%
bx V%
bx U%
xT%
bx S%
bx R%
bx Q%
bx P%
bx O%
bx N%
bx M%
bx L%
bx K%
bx J%
bx I%
bx H%
bx G%
bx F%
bx E%
bx D%
bx C%
bx B%
bx A%
bx @%
bx ?%
bx >%
bx =%
bx <%
bx ;%
bx :%
bx 9%
x8%
bx 7%
bx 6%
bx 5%
x4%
bx 3%
bx 2%
bx 1%
bx 0%
x/%
bx .%
bx -%
bx ,%
bx +%
bx *%
bx )%
bx (%
bx '%
bx &%
bx %%
bx $%
bx #%
bx "%
bx !%
bx ~$
bx }$
bx |$
bx {$
bx z$
bx y$
bx x$
bx w$
bx v$
bx u$
bx t$
xs$
bx r$
bx q$
bx p$
bx o$
bx n$
bx m$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
bx _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
bx P$
bx O$
bx N$
bx M$
bx L$
bx K$
bx J$
bx I$
bx H$
bx G$
bx F$
bx E$
bx D$
xC$
xB$
bx A$
bx @$
x?$
bx >$
x=$
x<$
x;$
bx :$
bx00 9$
x8$
bx 7$
bx 6$
bx 5$
bx 4$
bx 3$
bx 2$
bx 1$
x0$
bx /$
bx .$
x-$
bx ,$
bx +$
b1000 *$
b0 )$
b0 ($
bx '$
bx &$
bx %$
bx ~#
bx }#
x|#
bx {#
bx z#
bx y#
bx x#
xw#
b1000 v#
b1000 u#
1t#
0s#
bx r#
0q#
xp#
bx o#
xn#
bx m#
bx l#
bx k#
bx j#
0i#
0h#
bx g#
0f#
bx e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#4000
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx V&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx U&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx T&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx S&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx R&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Q&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx P&
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx O&
b1000 *$
1s#
#5000
b0 k#
b0 D$
b0 5&
b0 N&
b0 M&
b0 L&
b0 K&
b0 J&
b0 I&
b0 H&
b0 G&
b1000 <&
#6000
0t#
#7000
b10000000000000001 l#
b10000000000000001 +$
b10000000000000001 $&
#8000
b100 9$
b100 +&
b100 3&
bx0000000 f$
b0x000000 e$
b0x00000 d$
b0x0000 c$
b0x000 b$
b0x00 a$
b0x0 `$
b0x _$
0s$
08$
b1 A$
b1 ,&
b1 >&
b1 2$
b1 K$
b1 U$
b1 X$
b1 [$
b1 ]$
b1 q$
b1 z$
b1 C%
b1 2&
0?$
b0 >$
b0 J$
b0 A%
b0 \%
b0 b%
b0 h%
b0 n%
b0 ~%
0B$
0;$
0C$
b0 G$
b0 H$
b0 k$
b0 }%
0=$
0<$
10$
b1 :$
b1 &&
b1 =&
b1 @$
b1 %&
b1 0&
b1 5$
b1 )&
b1 ;&
b0 6$
b0 (&
b0 9&
b1 .$
b1 *&
b1 7&
b0 7$
b0 |%
b0 '&
0s#
#9000
b0 :%
b0 i%
b0 y%
b0 ;%
b0 c%
b0 u%
b0 O$
b0 m$
b0 @%
b0 W%
b0 =%
b0 V%
b0 {%
b0 Q%
b0 d%
b0 P%
b0 e%
b0 S%
b0 f%
b0 R%
b0 g%
b0 >%
b0 w%
b0 x%
b0 M%
b0 ^%
b0 L%
b0 _%
b0 O%
b0 `%
b0 N%
b0 a%
b0 ?%
b0 s%
b0 t%
0-$
b1 /$
b1 #&
b1 6&
b0 <%
b0 ]%
b0 p%
b0 B%
b0 U%
b0 o%
b1 r#
b1 ~#
b1 F$
b1 I$
b1 o$
b1 !&
b0 t$
b0 -%
b0 7%
b0 N$
b0 l$
b0 y$
b0 9%
b0 $%
b0 +%
b0 !%
b0 ,%
b0 u$
b0 *%
b0 3%
b0 w$
b0 5%
b0 6%
b0 #%
b0 (%
b0 ~$
b0 )%
b0 x$
b0 1%
b0 2%
b0 v$
b0 '%
b0 .%
1/%
04%
08%
1q%
0v%
0z%
0T%
b0 E$
b0 /&
b0 1&
b0 f$
b0 e$
b0 d$
b0 c$
b0 b$
b0 a$
b0 `$
b0 _$
b0 "%
b0 %%
b0 }$
b0 &%
b0 I%
b0 X%
b0 H%
b0 Y%
b0 E%
b0 j%
b0 k%
b0 K%
b0 Z%
b0 J%
b0 [%
b0 G%
b0 l%
b0 m%
bx1 P$
bx1 n$
bx1 p$
b0x Q$
b0x W$
b0x i$
b1 |$
b1 F%
b1 S$
b1 Z$
b1 g$
b0 3$
b0 .&
b0 :&
b0 ?&
b0 m#
b0 }#
b0 4$
b0 L$
b0 V$
b0 Y$
b0 ^$
b0 r$
b0 {$
b0 0%
b0 D%
b0 r%
b0 8&
#10000
0|#
b0 x#
b0 {#
b1 y#
b0 1$
b0 -&
b0 @&
b1 P$
b1 n$
b1 p$
b0 Q$
b0 W$
b0 i$
#10900
0w#
#11000
b1 R$
b1 T$
b1 h$
#12000
b0 M$
b0 \$
b0 j$
1s#
#13000
b1 H&
b100 k#
b100 D$
b100 5&
#14000
b1 E$
b1 /&
b1 1&
b1 3$
b1 .&
b1 :&
b1 ?&
#15000
b11111111 1$
b11111111 -&
b11111111 @&
b10010000000000000000000000001 l#
b10010000000000000000000000001 +$
b10010000000000000000000000001 $&
#16000
b0 9$
b0 +&
b0 3&
bx /$
bx #&
bx 6&
b1 ($
1q#
b0 A$
b0 ,&
b0 >&
1?$
0p#
1n#
1=$
00$
b0 :$
b0 &&
b0 =&
b0 .$
b0 *&
b0 7&
b10010 7$
b10010 |%
b10010 '&
0s#
#20000
1C&
1i#
b0 j#
b0 &$
b0 A&
1h#
b1 ($
b1 )$
1s#
#24000
0s#
#28000
1s#
#32000
0s#
#36000
1s#
#40000
0s#
#44000
1s#
#48000
0s#
#52000
1s#
#56000
0s#
#60000
1s#
#64000
0s#
#68000
1s#
bx00000000 g#
bx00000000 z#
bx00000000 D&
#72000
0s#
#76000
1s#
#80000
0s#
#84000
1s#
#88000
0s#
#92000
1s#
#96000
0s#
#100000
1s#
#104000
0s#
#108000
1s#
bx0000000000000000 g#
bx0000000000000000 z#
bx0000000000000000 D&
#112000
0s#
#116000
1s#
#120000
0s#
#124000
1s#
#128000
0s#
#132000
1s#
#136000
0s#
#140000
1s#
#144000
0s#
#148000
1s#
bx000000000000000000000000 g#
bx000000000000000000000000 z#
bx000000000000000000000000 D&
#152000
0s#
#156000
1s#
#160000
0s#
#164000
1s#
#168000
0s#
#172000
1s#
#176000
0s#
#180000
1s#
#184000
0s#
#188000
b1000000000000000000000000000000000000 O&
bx j#
bx &$
bx A&
0h#
b11 )$
b0 ($
1s#
0C&
0i#
b0 g#
b0 z#
b0 D&
#188900
1w#
#192000
0s#
#196000
b0 )$
0q#
1s#
#197000
1|#
b1100000000000000000000000000000000000 O&
b1000 k#
b1000 D$
b1000 5&
#199000
b10011000000000000000100000000 l#
b10011000000000000000100000000 +$
b10011000000000000000100000000 $&
#200000
b0 2$
b0 K$
b0 U$
b0 X$
b0 [$
b0 ]$
b0 q$
b0 z$
b0 C%
b0 2&
0=$
b0 @$
b0 %&
b0 0&
b0 5$
b0 )&
b0 ;&
b1 6$
b1 (&
b1 9&
b10011 7$
b10011 |%
b10011 '&
0s#
#201000
1-$
b0 r#
b0 ~#
b0 F$
b0 I$
b0 o$
b0 !&
b1 O$
b1 m$
b1 @%
b1 W%
b10000 t$
b10000 -%
b10000 7%
b1 =%
b1 V%
b1 {%
b10000 P%
b10000 e%
b10000 R%
b10000 g%
b1 N$
b1 l$
b1 y$
b1 9%
b10000 $%
b10000 +%
b10000 !%
b10000 ,%
b1000000 u$
b1000000 *%
b1000000 3%
b1 >%
b1 w%
b1 x%
b100 L%
b100 _%
b100 N%
b100 a%
b1 w$
b1 5%
b1 6%
b1000000 #%
b1000000 (%
b100 ~$
b100 )%
b1 ?%
b1 s%
b1 t%
b1 x$
b1 1%
b1 2%
b10000000 v$
b10000000 '%
b10000000 .%
0q%
0/%
b0 E$
b0 /&
b0 1&
b10 H%
b10 Y%
b10 J%
b10 [%
b10000000 "%
b10000000 %%
b10 }$
b10 &%
b0 P$
b0 n$
b0 p$
b0 F%
b0 |$
b0 S$
b0 Z$
b0 g$
b0 3$
b0 .&
b0 :&
b0 ?&
b1 m#
b1 }#
b1 4$
b1 L$
b1 V$
b1 Y$
b1 ^$
b1 r$
b1 {$
b1 0%
b1 D%
b1 r%
b1 8&
#202000
b0 y#
b0 1$
b0 -&
b0 @&
b1 P$
b1 n$
b1 p$
#204000
1s#
#205000
b1100 k#
b1100 D$
b1100 5&
b1100000000001000000000000000000000000 O&
#207000
b10000000000100000000000000001 l#
b10000000000100000000000000001 +$
b10000000000100000000000000001 $&
#208000
b1000 9$
b1000 +&
b1000 3&
0q#
b10 A$
b10 ,&
b10 >&
0n#
1p#
1=$
10$
b10 :$
b10 &&
b10 =&
b1 @$
b1 %&
b1 0&
b1 5$
b1 )&
b1 ;&
b0 6$
b0 (&
b0 9&
b10 .$
b10 *&
b10 7&
b10000 7$
b10000 |%
b10000 '&
0s#
#209000
b0 t$
b0 -%
b0 7%
b0 O$
b0 m$
b0 @%
b0 W%
b0 N$
b0 l$
b0 y$
b0 9%
b0 $%
b0 +%
b0 !%
b0 ,%
b0 u$
b0 *%
b0 3%
b0 =%
b0 V%
b0 {%
b0 P%
b0 e%
b0 R%
b0 g%
b1 2$
b1 K$
b1 U$
b1 X$
b1 [$
b1 ]$
b1 q$
b1 z$
b1 C%
b1 2&
b0 v$
b0 '%
b0 .%
b0 w$
b0 5%
b0 6%
b0 #%
b0 (%
b0 ~$
b0 )%
b0 >%
b0 w%
b0 x%
b0 L%
b0 _%
b0 N%
b0 a%
b1 /$
b1 #&
b1 6&
b1 E$
b1 /&
b1 1&
b0 "%
b0 %%
b0 }$
b0 &%
b0 H%
b0 Y%
b0 J%
b0 [%
b0 x$
b0 1%
b0 2%
b0 ?%
b0 s%
b0 t%
b1 o#
b1 %$
b1 ,$
b1 "&
b1 3$
b1 .&
b1 :&
b1 ?&
b0 m#
b0 }#
b0 4$
b0 L$
b0 V$
b0 Y$
b0 ^$
b0 r$
b0 {$
b0 0%
b0 D%
b0 r%
b0 8&
#210000
0-$
b1 r#
b1 ~#
b1 F$
b1 I$
b1 o$
b1 !&
1/%
1q%
b1 |$
b1 F%
b1 S$
b1 Z$
b1 g$
b11111111 1$
b11111111 -&
b11111111 @&
#211000
b1 y#
#212000
b0 /$
b0 #&
b0 6&
b0 o#
b0 %$
b0 ,$
b0 "&
1s#
#213000
b0 I&
b10000 k#
b10000 D$
b10000 5&
#215000
b10000000000110000000000000001 l#
b10000000000110000000000000001 +$
b10000000000110000000000000001 $&
#216000
b1100 9$
b1100 +&
b1100 3&
b11 A$
b11 ,&
b11 >&
b11 :$
b11 &&
b11 =&
b11 .$
b11 *&
b11 7&
0s#
#220000
1s#
#221000
b0 J&
b10100 k#
b10100 D$
b10100 5&
#223000
b11000001000000000000000001 l#
b11000001000000000000000001 +$
b11000001000000000000000001 $&
#224000
b11111111 2$
b11111111 K$
b11111111 U$
b11111111 X$
b11111111 [$
b11111111 ]$
b11111111 q$
b11111111 z$
b11111111 C%
b11111111 2&
b10000 9$
b10000 +&
b10000 3&
b1 /$
b1 #&
b1 6&
b11111111 E$
b11111111 /&
b11111111 1&
b100 A$
b100 ,&
b100 >&
0p#
0?$
b1 G$
b1 H$
b1 k$
b1 }%
1<$
b100 :$
b100 &&
b100 =&
b100 .$
b100 *&
b100 7&
b11 7$
b11 |%
b11 '&
0s#
#225000
0q%
1T%
14%
18%
b11111111 P$
b11111111 n$
b11111111 p$
b1000 F%
b111 |$
b11111111 S$
b11111111 Z$
b11111111 g$
#226000
b11111111 /$
b11111111 #&
b11111111 6&
b11111111 r#
b11111111 ~#
b11111111 F$
b11111111 I$
b11111111 o$
b11111111 !&
b11111111 R$
b11111111 T$
b11111111 h$
#227000
0|#
b111 x#
b111 {#
b11 y#
#227900
0w#
#228000
1s#
#229000
b11111111 K&
b11000 k#
b11000 D$
b11000 5&
#231000
b10011000000000000010000000010 l#
b10011000000000000010000000010 +$
b10011000000000000010000000010 $&
#232000
b0 9$
b0 +&
b0 3&
b0 /$
b0 #&
b0 6&
b1 ($
1q#
b1 E$
b1 /&
b1 1&
b0 A$
b0 ,&
b0 >&
b10 2$
b10 K$
b10 U$
b10 X$
b10 [$
b10 ]$
b10 q$
b10 z$
b10 C%
b10 2&
1?$
1n#
b0 G$
b0 H$
b0 k$
b0 }%
0=$
0<$
00$
b0 :$
b0 &&
b0 =&
b10 @$
b10 %&
b10 0&
b10 5$
b10 )&
b10 ;&
b100 6$
b100 (&
b100 9&
b0 .$
b0 *&
b0 7&
b10011 7$
b10011 |%
b10011 '&
0s#
#233000
b10000001 :%
b10000001 i%
b10000001 y%
b10011111 O$
b10011111 m$
b10011111 @%
b10011111 W%
b10011111 =%
b10011111 V%
b10011111 {%
b10000001 Q%
b10000001 d%
b11110000 P%
b11110000 e%
b1001 S%
b1001 f%
b11110000 R%
b11110000 g%
b10011111 >%
b10011111 w%
b10011111 x%
b10011111 ;%
b10011111 c%
b10011111 u%
b10000000 B%
b10000000 U%
b10000000 o%
b10111111 <%
b10111111 ]%
b10111111 p%
b10 r#
b10 ~#
b10 F$
b10 I$
b10 o$
b10 !&
b11111111 t$
b11111111 -%
b11111111 7%
b11111111 N$
b11111111 l$
b11111111 y$
b11111111 9%
b11111111 $%
b11111111 +%
b11111111 !%
b11111111 ,%
b11111111 w$
b11111111 5%
b11111111 6%
b11111111 u$
b11111111 *%
b11111111 3%
b11111111 #%
b11111111 (%
b11111111 ~$
b11111111 )%
b11111111 x$
b11111111 1%
b11111111 2%
b11111111 v$
b11111111 '%
b11111111 .%
b10011111 M%
b10011111 ^%
b11111100 L%
b11111100 _%
b111111 O%
b111111 `%
b11111100 N%
b11111100 a%
0/%
08%
1v%
0T%
b0 E$
b0 /&
b0 1&
b0 f$
b10000000 e$
b1000000 d$
b100000 c$
b10000 b$
b1000 a$
b100 `$
b10 _$
b10111111 I%
b10111111 X%
b11111110 H%
b11111110 Y%
b10000000 E%
b10000000 j%
b10000000 k%
b1111111 K%
b1111111 Z%
b11111110 J%
b11111110 [%
b11111111 "%
b11111111 %%
b11111111 }$
b11111111 &%
b11111111 ?%
b11111111 s%
b11111111 t%
b10 P$
b10 n$
b10 p$
b10 |$
b10 F%
b10 S$
b10 Z$
b10 g$
b0 3$
b0 .&
b0 :&
b0 ?&
b11111111 m#
b11111111 }#
b11111111 4$
b11111111 L$
b11111111 V$
b11111111 Y$
b11111111 ^$
b11111111 r$
b11111111 {$
b11111111 0%
b11111111 D%
b11111111 r%
b11111111 8&
#234000
b10 ($
1|#
0q#
b0 x#
b0 {#
b10 y#
b0 1$
b0 -&
b0 @&
b11111111 P$
b11111111 n$
b11111111 p$
b10 Q$
b10 W$
b10 i$
#234900
b0 ($
1w#
#235000
b1 R$
b1 T$
b1 h$
#236000
b11111110 M$
b11111110 \$
b11111110 j$
1s#
#237000
b1100000000001000000001111111100000000 O&
b11100 k#
b11100 D$
b11100 5&
#239000
b10001000001010000000000000010 l#
b10001000001010000000000000010 +$
b10001000001010000000000000010 $&
#240000
b10100 9$
b10100 +&
b10100 3&
0q#
b101 A$
b101 ,&
b101 >&
1p#
0n#
10$
b101 :$
b101 &&
b101 =&
b0 6$
b0 (&
b0 9&
b101 .$
b101 *&
b101 7&
b10001 7$
b10001 |%
b10001 '&
0s#
#241000
b0 :%
b0 i%
b0 y%
b0 O$
b0 m$
b0 @%
b0 W%
b0 =%
b0 V%
b0 {%
b0 Q%
b0 d%
b0 P%
b0 e%
b0 S%
b0 f%
b0 R%
b0 g%
b0 >%
b0 w%
b0 x%
b0 ;%
b0 c%
b0 u%
b0 B%
b0 U%
b0 o%
b0 <%
b0 ]%
b0 p%
b0 t$
b0 -%
b0 7%
b0 N$
b0 l$
b0 y$
b0 9%
b0 $%
b0 +%
b0 !%
b0 ,%
b0 w$
b0 5%
b0 6%
b0 u$
b0 *%
b0 3%
b0 v$
b0 '%
b0 .%
b0 #%
b0 (%
b0 ~$
b0 )%
b0 M%
b0 ^%
b0 L%
b0 _%
b0 O%
b0 `%
b0 N%
b0 a%
b11111111 /$
b11111111 #&
b11111111 6&
b0 e$
b0 d$
b0 c$
b0 b$
b0 a$
b0 `$
b0 _$
b0 "%
b0 %%
b0 }$
b0 &%
b0 I%
b0 X%
b0 H%
b0 Y%
b0 E%
b0 j%
b0 k%
b0 K%
b0 Z%
b0 J%
b0 [%
b0 x$
b0 1%
b0 2%
b0 ?%
b0 s%
b0 t%
b11111111 o#
b11111111 %$
b11111111 ,$
b11111111 "&
b0 m#
b0 }#
b0 4$
b0 L$
b0 V$
b0 Y$
b0 ^$
b0 r$
b0 {$
b0 0%
b0 D%
b0 r%
b0 8&
#242000
b10 P$
b10 n$
b10 p$
b0 Q$
b0 W$
b0 i$
#243000
b10 R$
b10 T$
b10 h$
#244000
b0 M$
b0 \$
b0 j$
1s#
#245000
b11111111 L&
b100000 k#
b100000 D$
b100000 5&
#247000
b10011000000000000010000100000 l#
b10011000000000000010000100000 +$
b10011000000000000010000100000 $&
#248000
b0 9$
b0 +&
b0 3&
1q#
b0 A$
b0 ,&
b0 >&
b100000 2$
b100000 K$
b100000 U$
b100000 X$
b100000 [$
b100000 ]$
b100000 q$
b100000 z$
b100000 C%
b100000 2&
0p#
1n#
00$
b0 :$
b0 &&
b0 =&
b100000 @$
b100000 %&
b100000 0&
b0 5$
b0 )&
b0 ;&
b100 6$
b100 (&
b100 9&
b0 .$
b0 *&
b0 7&
b10011 7$
b10011 |%
b10011 '&
0s#
#249000
b10000111 :%
b10000111 i%
b10000111 y%
b10011111 ;%
b10011111 c%
b10011111 u%
b10000000 B%
b10000000 U%
b10000000 o%
b10111111 <%
b10111111 ]%
b10111111 p%
b100000 r#
b100000 ~#
b100000 F$
b100000 I$
b100000 o$
b100000 !&
b11111111 t$
b11111111 -%
b11111111 7%
b11111111 O$
b11111111 m$
b11111111 @%
b11111111 W%
b11111111 N$
b11111111 l$
b11111111 y$
b11111111 9%
b11111111 $%
b11111111 +%
b11111111 !%
b11111111 ,%
b11111111 u$
b11111111 *%
b11111111 3%
b11111111 =%
b11111111 V%
b11111111 {%
b10000111 Q%
b10000111 d%
b11110000 P%
b11110000 e%
b1111 S%
b1111 f%
b11110000 R%
b11110000 g%
b11111111 v$
b11111111 '%
b11111111 .%
b11111111 w$
b11111111 5%
b11111111 6%
b11111111 #%
b11111111 (%
b11111111 ~$
b11111111 )%
b11111111 >%
b11111111 w%
b11111111 x%
b10011111 M%
b10011111 ^%
b11111100 L%
b11111100 _%
b111111 O%
b111111 `%
b11111100 N%
b11111100 a%
0v%
04%
b0 f$
b0 e$
b0 d$
b0 c$
b0 b$
b10000000 a$
b1000000 `$
b100000 _$
b10111111 I%
b10111111 X%
b11111110 H%
b11111110 Y%
b10000000 E%
b10000000 j%
b10000000 k%
b1111111 K%
b1111111 Z%
b11111110 J%
b11111110 [%
b11111111 "%
b11111111 %%
b11111111 }$
b11111111 &%
b11111111 x$
b11111111 1%
b11111111 2%
b11111111 ?%
b11111111 s%
b11111111 t%
b100000 P$
b100000 n$
b100000 p$
b0 F%
b0 |$
b100000 S$
b100000 Z$
b100000 g$
b11111111 m#
b11111111 }#
b11111111 4$
b11111111 L$
b11111111 V$
b11111111 Y$
b11111111 ^$
b11111111 r$
b11111111 {$
b11111111 0%
b11111111 D%
b11111111 r%
b11111111 8&
#250000
0q#
b1 x#
b0 y#
b11111111 P$
b11111111 n$
b11111111 p$
b100000 Q$
b100000 W$
b100000 i$
#250900
b10 ($
0w#
#251000
b11111 R$
b11111 T$
b11111 h$
#252000
0|#
1E&
1i#
b1000000000001000000001111111100000000 O&
1q#
b1000000001111111100000000 e#
b1000000001111111100000000 '$
b1000000001111111100000000 B&
b0 j#
b0 &$
b0 A&
1f#
b10 ($
b10 )$
b11100000 M$
b11100000 \$
b11100000 j$
1s#
#256000
0s#
#260000
1s#
#264000
0s#
#268000
1s#
#272000
0s#
#276000
1s#
#280000
0s#
#284000
1s#
#288000
0s#
#292000
1s#
#296000
0s#
#300000
1s#
b0 !
#304000
0s#
#308000
1s#
#312000
0s#
#316000
1s#
#320000
0s#
#324000
1s#
#328000
0s#
#332000
1s#
#336000
0s#
#340000
1s#
b11111111 "
#344000
0s#
#348000
1s#
#352000
0s#
#356000
1s#
#360000
0s#
#364000
1s#
#368000
0s#
#372000
1s#
#376000
0s#
#380000
1s#
b0 #
#384000
0s#
#388000
1s#
#392000
0s#
#396000
1s#
#400000
0s#
#404000
1s#
#408000
0s#
#412000
1s#
#416000
0s#
#420000
1C&
bx e#
bx '$
bx B&
b1000 j#
b1000 &$
b1000 A&
0f#
1h#
b1 )$
b1000000000001000000001111111100000000 O&
b1 ($
1s#
0E&
1i#
b1 $
#424000
0s#
#428000
1s#
#432000
0s#
#436000
1s#
#440000
0s#
#444000
1s#
#448000
0s#
#452000
1s#
#456000
0s#
#460000
1s#
#464000
0s#
#468000
1s#
#472000
0s#
#476000
1s#
#480000
0s#
#484000
1s#
#488000
0s#
#492000
1s#
#496000
0s#
#500000
1s#
#504000
0s#
#508000
1s#
#512000
0s#
#516000
1s#
#520000
0s#
#524000
1s#
#528000
0s#
#532000
1s#
#536000
0s#
#540000
1s#
#544000
0s#
#548000
1s#
#552000
0s#
#556000
1s#
#560000
0s#
#564000
1s#
#568000
0s#
#572000
1s#
#576000
0s#
#580000
1s#
#584000
0s#
#588000
b1000100000000000000000000000000000000 O&
bx j#
bx &$
bx A&
0h#
b11 )$
b0 ($
1s#
0C&
0i#
#588900
1w#
#592000
0s#
#596000
b0 )$
0q#
1s#
#597000
1|#
b1100111111111000000000000000000000000 O&
b100100 k#
b100100 D$
b100100 5&
#599000
b10001000001100000000000100000 l#
b10001000001100000000000100000 +$
b10001000001100000000000100000 $&
#600000
b11000 9$
b11000 +&
b11000 3&
0q#
b110 A$
b110 ,&
b110 >&
1p#
0n#
10$
b110 :$
b110 &&
b110 =&
b0 6$
b0 (&
b0 9&
b110 .$
b110 *&
b110 7&
b10001 7$
b10001 |%
b10001 '&
0s#
#601000
b0 :%
b0 i%
b0 y%
b0 ;%
b0 c%
b0 u%
b0 B%
b0 U%
b0 o%
b0 <%
b0 ]%
b0 p%
b0 t$
b0 -%
b0 7%
b0 O$
b0 m$
b0 @%
b0 W%
b0 N$
b0 l$
b0 y$
b0 9%
b0 $%
b0 +%
b0 !%
b0 ,%
b0 u$
b0 *%
b0 3%
b0 =%
b0 V%
b0 {%
b0 Q%
b0 d%
b0 P%
b0 e%
b0 S%
b0 f%
b0 R%
b0 g%
b0 v$
b0 '%
b0 .%
b0 w$
b0 5%
b0 6%
b0 #%
b0 (%
b0 ~$
b0 )%
b0 >%
b0 w%
b0 x%
b0 M%
b0 ^%
b0 L%
b0 _%
b0 O%
b0 `%
b0 N%
b0 a%
b0 a$
b0 `$
b0 _$
b0 "%
b0 %%
b0 }$
b0 &%
b0 I%
b0 X%
b0 H%
b0 Y%
b0 E%
b0 j%
b0 k%
b0 K%
b0 Z%
b0 J%
b0 [%
b0 x$
b0 1%
b0 2%
b0 ?%
b0 s%
b0 t%
b0 m#
b0 }#
b0 4$
b0 L$
b0 V$
b0 Y$
b0 ^$
b0 r$
b0 {$
b0 0%
b0 D%
b0 r%
b0 8&
#602000
b100000 P$
b100000 n$
b100000 p$
b0 Q$
b0 W$
b0 i$
#603000
b100000 R$
b100000 T$
b100000 h$
#604000
b0 M$
b0 \$
b0 j$
1s#
#605000
b11111111 M&
b101000 k#
b101000 D$
b101000 5&
#607000
bx l#
bx +$
bx $&
#608000
b0xxxxxxxx00 9$
b0xxxxxxxx00 +&
b0xxxxxxxx00 3&
b0xxxxxxxx A$
b0xxxxxxxx ,&
b0xxxxxxxx >&
bx 2$
bx K$
bx U$
bx X$
bx [$
bx ]$
bx q$
bx z$
bx C%
bx 2&
00$
bx :$
bx &&
bx =&
bx @$
bx %&
bx 0&
bx 5$
bx )&
bx ;&
bx 6$
bx (&
bx 9&
bx .$
bx *&
bx 7&
bx 7$
bx |%
bx '&
0s#
#609000
bx0000000 O$
bx0000000 m$
bx0000000 @%
bx0000000 W%
bx0000xxx :%
bx0000xxx i%
bx0000xxx y%
bx00xxxxx ;%
bx00xxxxx c%
bx00xxxxx u%
bx0000000 B%
bx0000000 U%
bx0000000 o%
bx0xxxxxx <%
bx0xxxxxx ]%
bx0xxxxxx p%
bx r#
bx ~#
bx F$
bx I$
bx o$
bx !&
bx N$
bx l$
bx y$
bx 9%
bx t$
bx -%
bx 7%
bx $%
bx +%
bx !%
bx ,%
bx w$
bx 5%
bx 6%
bx u$
bx *%
bx 3%
bx =%
bx V%
bx {%
bx0000xxx Q%
bx0000xxx d%
bx0000 P%
bx0000 e%
b0xxxx S%
b0xxxx f%
bx0000 R%
bx0000 g%
bx v$
bx '%
bx .%
bx #%
bx (%
bx ~$
bx )%
bx >%
bx w%
bx x%
bx00xxxxx M%
bx00xxxxx ^%
bx00 L%
bx00 _%
b0xxxxxx O%
b0xxxxxx `%
bx00 N%
bx00 a%
x/%
x4%
x8%
1T%
bx E$
bx /&
bx 1&
bx0000000 f$
bx000000 e$
bx00000 d$
bx0000 c$
bx000 b$
bx00 a$
bx0 `$
bx _$
bx0xxxxxx I%
bx0xxxxxx X%
bx0 H%
bx0 Y%
bx0000000 E%
bx0000000 j%
bx0000000 k%
b0xxxxxxx K%
b0xxxxxxx Z%
bx0 J%
bx0 [%
bx "%
bx %%
bx }$
bx &%
bx x$
bx 1%
bx 2%
bx ?%
bx s%
bx t%
bx P$
bx n$
bx p$
bx |$
b1000 F%
bx S$
bx Z$
bx g$
bx 3$
bx .&
bx :&
bx ?&
bx m#
bx }#
bx 4$
bx L$
bx V$
bx Y$
bx ^$
bx r$
bx {$
bx 0%
bx D%
bx r%
bx 8&
#610000
x|#
bx x#
bx {#
bx y#
bx 1$
bx -&
bx @&
bx Q$
bx W$
bx i$
bx R$
bx T$
bx h$
#610900
xw#
#611000
bx /$
bx #&
bx 6&
bx o#
bx %$
bx ,$
bx "&
#612000
bx M$
bx \$
bx j$
1s#
#613000
b101100 k#
b101100 D$
b101100 5&
#616000
0s#
#620000
1s#
#621000
b110000 k#
b110000 D$
b110000 5&
#624000
0s#
#628000
1s#
#629000
b110100 k#
b110100 D$
b110100 5&
#632000
0s#
#636000
1s#
#637000
b111000 k#
b111000 D$
b111000 5&
#640000
0s#
#644000
1s#
#645000
b111100 k#
b111100 D$
b111100 5&
#648000
0s#
#652000
1s#
#653000
b1000000 k#
b1000000 D$
b1000000 5&
#656000
0s#
#660000
1s#
#661000
b1000100 k#
b1000100 D$
b1000100 5&
#664000
0s#
#668000
1s#
#669000
b1001000 k#
b1001000 D$
b1001000 5&
#672000
0s#
#676000
1s#
#677000
b1001100 k#
b1001100 D$
b1001100 5&
#680000
0s#
#684000
1s#
#685000
b1010000 k#
b1010000 D$
b1010000 5&
#688000
0s#
#692000
1s#
#693000
b1010100 k#
b1010100 D$
b1010100 5&
#696000
0s#
#700000
1s#
#701000
b1011000 k#
b1011000 D$
b1011000 5&
#704000
0s#
#708000
1s#
#709000
b1011100 k#
b1011100 D$
b1011100 5&
#712000
0s#
#716000
1s#
#717000
b1100000 k#
b1100000 D$
b1100000 5&
#720000
0s#
#724000
1s#
#725000
b1100100 k#
b1100100 D$
b1100100 5&
#728000
0s#
#732000
1s#
#733000
b1101000 k#
b1101000 D$
b1101000 5&
#736000
0s#
#740000
1s#
#741000
b1101100 k#
b1101100 D$
b1101100 5&
#744000
0s#
#748000
1s#
#749000
b1110000 k#
b1110000 D$
b1110000 5&
#752000
0s#
#756000
1s#
#757000
b1110100 k#
b1110100 D$
b1110100 5&
#760000
0s#
#764000
1s#
#765000
b1111000 k#
b1111000 D$
b1111000 5&
#768000
0s#
#772000
1s#
#773000
b1111100 k#
b1111100 D$
b1111100 5&
#776000
0s#
#780000
1s#
#781000
b10000000 k#
b10000000 D$
b10000000 5&
#784000
0s#
#788000
1s#
#789000
b10000100 k#
b10000100 D$
b10000100 5&
#792000
0s#
#796000
1s#
#797000
b10001000 k#
b10001000 D$
b10001000 5&
#800000
0s#
#804000
1s#
#805000
b10001100 k#
b10001100 D$
b10001100 5&
#808000
0s#
#812000
1s#
#813000
b10010000 k#
b10010000 D$
b10010000 5&
#816000
0s#
#820000
1s#
#821000
b10010100 k#
b10010100 D$
b10010100 5&
#824000
0s#
#828000
1s#
#829000
b10011000 k#
b10011000 D$
b10011000 5&
#832000
0s#
#836000
1s#
#837000
b10011100 k#
b10011100 D$
b10011100 5&
#840000
0s#
#844000
1s#
#845000
b10100000 k#
b10100000 D$
b10100000 5&
#848000
0s#
#852000
1s#
#853000
b10100100 k#
b10100100 D$
b10100100 5&
#856000
0s#
#860000
1s#
#861000
b10101000 k#
b10101000 D$
b10101000 5&
#864000
0s#
#868000
1s#
#869000
b10101100 k#
b10101100 D$
b10101100 5&
#872000
0s#
#876000
1s#
#877000
b10110000 k#
b10110000 D$
b10110000 5&
#880000
0s#
#884000
1s#
#885000
b10110100 k#
b10110100 D$
b10110100 5&
#888000
0s#
#892000
1s#
#893000
b10111000 k#
b10111000 D$
b10111000 5&
#896000
0s#
#900000
1s#
#901000
b10111100 k#
b10111100 D$
b10111100 5&
#904000
0s#
#906000
