<!DOCTYPE html>
<html data-bs-theme="light" lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, shrink-to-fit=no">
    <title>Home - Brand</title>
    <link rel="stylesheet" href="assets/bootstrap/css/bootstrap.min.css">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Montserrat:400,400i,700,700i,600,600i&amp;display=swap">
    <link rel="stylesheet" href="assets/fonts/simple-line-icons.min.css">
    <link rel="stylesheet" href="assets/css/baguetteBox.min.css">
    <link rel="stylesheet" href="assets/css/vanilla-zoom.min.css">
</head>

<body>
    <nav class="navbar navbar-expand-lg fixed-top bg-body clean-navbar">
        <div class="container"><a class="navbar-brand logo" href="#">Sundaram S S</a><button data-bs-toggle="collapse" class="navbar-toggler" data-bs-target="#navcol-1"><span class="visually-hidden">Toggle navigation</span><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navcol-1">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link active" href="index.html">Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="about.html">About</a></li>
                    <li class="nav-item"><a class="nav-link" href="skills.html">Skills</a></li>
                    <li class="nav-item"><a class="nav-link" href="projects.html">Projects</a></li>
                    <li class="nav-item"><a class="nav-link" href="academic.html">Academic</a></li>
                    <li class="nav-item"><a class="nav-link" href="publications.html">Publications</a></li>
                    <li class="nav-item"><a class="nav-link" href="research.html">Research</a></li>
                    <li class="nav-item"><a class="nav-link" href="contact.html">Contact</a></li>
                    <li class="nav-item"><a class="nav-link" href="resume.html">RÃ©sumÃ©</a></li>
                </ul>
            </div>
        </div>
    </nav>
    <main class="page">
        <section class="clean-block clean-hero" style="background-image:url(&quot;assets/img/tech/image4.jpg&quot;);color:rgba(9, 162, 255, 0.85);">
            <div class="text">
                <h2>Sundaram S S</h2>
                <p>Hardware Security &amp; FPGA/SoC engineer focused on protocol-correct RTL, secure Ethernet datapaths, AXI4-Lite/AXI-Stream integration, DMA/interrupt-driven systems, and validation on real Xilinx Zynq/Kria hardware.</p><button class="btn btn-outline-light btn-lg" type="button">Learn More</button>
            </div>
        </section>
        <section class="text-start clean-block clean-info dark">
            <div class="container">
                <div class="block-heading">
                    <h2 class="text-info">Quick Snapshot</h2>
                </div>
                <div class="row align-items-center">
                    <div class="col-md-6"><img class="img-thumbnail" src="assets/img/avatars/avatar13.jpg"></div>
                    <div class="col-md-6">
                        <h3><br>FPGA &amp; SOC INTEGRATION<br><br></h3>
                        <div>
                            <p>Xilinx Zynq-7000 / Kria (KV260 / KR260)<br>AXI4-Lite control/status register design<br>AXI-Stream datapaths for high-throughput data flow<br>AXI DMA integration (MM2S / S2MM)<br>SmartConnect / interconnect configuration<br>Interrupt routing via GIC<br><br></p>
                        </div><button class="btn btn-outline-primary btn-lg" type="button">Learn More..</button>
                    </div>
                    <div class="col-md-6">
                        <h3><br>VERIFICATION &amp; DEBUG<br><br></h3>
                        <div>
                            <p>Simulation-driven RTL validation<br>UVM-based verification (drivers, monitors, scoreboards, coverage)<br>AXI protocol assertions and constrained-random stimulus<br>On-chip debug using Integrated Logic Analyzer (ILA)<br><br></p>
                        </div><button class="btn btn-outline-primary btn-lg" type="button">Learn More..</button>
                    </div>
                    <div class="col"><img class="img-thumbnail" src="assets/img/avatars/avatar20.png"></div>
                </div>
                <div class="row align-items-center">
                    <div class="col-md-6"><img class="img-thumbnail" src="assets/img/avatars/avatar14.png"></div>
                    <div class="col-md-6">
                        <h3><br>HW/SW CO-DESIGN<br><br></h3>
                        <div>
                            <p>Bare-metal Embedded C<br>DMA buffer management and cache coherency handling<br>Interrupt-driven control flow<br>UART-based runtime validation and logging<br>XSA export â†’ Vitis application bring-up<br><br></p>
                        </div><button class="btn btn-outline-primary btn-lg" type="button">Learn More..</button>
                    </div>
                    <div class="col-md-6">
                        <h3><br>RTL &amp; MICRO-ARCHITECTURE<br><br></h3>
                        <div>
                            <p>Synthesizable Verilog / SystemVerilog RTL<br>FSMs, pipelines, counters, monitors, datapath control<br>Reset strategy, CDC awareness, timing-closure-driven coding<br>Protocol-correct streaming logic (ready/valid discipline)<br><br></p>
                        </div><button class="btn btn-outline-primary btn-lg" type="button">Learn More..</button>
                    </div>
                    <div class="col"><img class="img-thumbnail" src="assets/img/avatars/avatar19.png"></div>
                </div>
            </div>
        </section>
        <section class="clean-block features">
            <div class="container">
                <div class="block-heading">
                    <h2 class="text-info">Core Strengths</h2>
                </div>
                <div class="row justify-content-center">
                    <div class="col-md-5 feature-box"><i class="icon-star icon"></i>
                        <h4>RTL Design &amp; Verification</h4>
                        <p>Hardware Security &amp; FPGA/SoC engineer focused on protocol-correct RTL, secure Ethernet datapaths, AXI4-Lite/AXI-Stream integration, DMA/interrupt-driven systems, and validation on real Xilinx Zynq/Kria hardware.</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-pencil icon"></i>
                        <h4>FPGA SoC Integration</h4>
                        <p>Hardware Security &amp; FPGA/SoC engineer focused on protocol-correct RTL, secure Ethernet datapaths, AXI4-Lite/AXI-Stream integration, DMA/interrupt-driven systems, and validation on real Xilinx Zynq/Kria hardware.</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-screen-smartphone icon"></i>
                        <h4>Embedded C &amp; Networking</h4>
                        <p>Hardware Security &amp; FPGA/SoC engineer focused on protocol-correct RTL, secure Ethernet datapaths, AXI4-Lite/AXI-Stream integration, DMA/interrupt-driven systems, and validation on real Xilinx Zynq/Kria hardware.</p>
                    </div>
                    <div class="col-md-5 feature-box"><i class="icon-refresh icon"></i>
                        <h4>EDA Tools &amp; Workflows</h4>
                        <p>Hardware Security &amp; FPGA/SoC engineer focused on protocol-correct RTL, secure Ethernet datapaths, AXI4-Lite/AXI-Stream integration, DMA/interrupt-driven systems, and validation on real Xilinx Zynq/Kria hardware.</p>
                    </div>
                </div>
            </div>
        </section>
        <section class="clean-block slider dark">
            <div class="container">
                <div class="block-heading">
                    <h2 class="text-info">Featured Projects</h2>
                    <p>.</p>
                </div>
                <div class="carousel slide" data-bs-ride="carousel" id="carousel-1">
                    <div class="carousel-inner">
                        <div class="carousel-item active"><img class="w-100 d-block" src="assets/img/scenery/image4.jpg" alt="Slide Image"></div>
                        <div class="carousel-item"><img class="w-100 d-block" src="assets/img/scenery/image4.jpg" alt="Slide Image"></div>
                        <div class="carousel-item"><img class="w-100 d-block" src="assets/img/scenery/image6.jpg" alt="Slide Image"></div>
                    </div>
                    <div><a class="carousel-control-prev" href="#carousel-1" role="button" data-bs-slide="prev"><span class="carousel-control-prev-icon"></span><span class="visually-hidden">Previous</span></a><a class="carousel-control-next" href="#carousel-1" role="button" data-bs-slide="next"><span class="carousel-control-next-icon"></span><span class="visually-hidden">Next</span></a></div>
                    <div class="carousel-indicators"><button type="button" data-bs-target="#carousel-1" data-bs-slide-to="0" class="active"></button> <button type="button" data-bs-target="#carousel-1" data-bs-slide-to="1"></button> <button type="button" data-bs-target="#carousel-1" data-bs-slide-to="2"></button></div>
                </div>
            </div>
        </section>
        <section class="clean-block">
            <div class="container">
                <div class="block-heading"></div>
            </div>
        </section>
    </main>
    <footer class="page-footer dark">
        <div class="container">
            <div class="row">
                <div class="col-sm-3">
                    <h5><strong>Professional Focus</strong><br><br><span style="font-weight: normal !important;">SoC Development&nbsp;</span><br><span style="font-weight: normal !important;">FPGA Prototyping</span><br><span style="font-weight: normal !important;">IC Design (RTL to GDS-ii)</span><br><span style="font-weight: normal !important;">Hardware Security</span><br><span style="font-weight: normal !important;">VLSI Design &amp; Verification</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Professional Links<br><br><span style="font-weight: normal !important;">ðŸ”— </span><a href="https://www.linkedin.com/in/sundaram-s-s/"><span style="font-weight: normal !important;">LinkedIn</span></a><span style="font-weight: normal !important;"> â€“ Professional profile&nbsp;</span><br><span style="font-weight: normal !important;">ðŸ’» </span><a href="https://github.com/vrctsssundaram"><span style="font-weight: normal !important;">GitHub</span></a><span style="font-weight: normal !important;"> â€“ Projects Repo</span><br><span style="font-weight: normal !important;">ðŸ“„ </span><a href="https://1drv.ms/b/c/d46122272d436dae/IQBj26DXycX4S4NkF87CWcO9ARc4R11Y3RLyr2ge5bswD8M?e=8jaFVE"><span style="font-weight: normal !important;">RÃ©sumÃ© </span></a><span style="font-weight: normal !important;">&nbsp;â€“ Download (PDF)</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5><strong>Academic Profile</strong><br><br><span style="font-weight: normal !important;">M.E. VLSI Design â€“ PSG Tech</span><br><span style="font-weight: normal !important;">B.E. EEE - KCT</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Contact<br><br><span style="font-weight: normal !important;">Email: 24mv05@psgtech.ac.in &amp; vrctsssundaram@gmail.com</span><br><span style="font-weight: normal !important;">Phone: +91 94866 47513</span><br><span style="font-weight: normal !important;">Location: Coimbatore, India</span><br><br></h5>
                    <ul></ul>
                </div>
            </div>
        </div>
        <div class="footer-copyright">
            <p>Â© 2026 Sundaram S S</p>
        </div>
    </footer>
    <script src="assets/bootstrap/js/bootstrap.min.js"></script>
    <script src="assets/js/baguetteBox.min.js"></script>
    <script src="assets/js/vanilla-zoom.js"></script>
    <script src="assets/js/theme.js"></script>
</body>

</html>