

================================================================
== Vivado HLS Report for 'fixed_point_mul'
================================================================
* Date:           Sat Apr 03 12:36:36 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_conv_d32x32_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: b_read (3)  [1/1] 0.00ns
:0  %b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b)

ST_1: a_read (4)  [1/1] 0.00ns
:1  %a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a)

ST_1: tmp_2 (6)  [1/1] 0.00ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:61
:3  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_read, i32 31)

ST_1: tmp_3 (7)  [1/1] 2.44ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:61
:4  %tmp_3 = sub i32 0, %a_read

ST_1: a_assign (8)  [1/1] 1.37ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:61
:5  %a_assign = select i1 %tmp_2, i32 %tmp_3, i32 %a_read

ST_1: tmp_4 (9)  [1/1] 0.00ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:62
:6  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %b_read, i32 31)

ST_1: tmp_5 (10)  [1/1] 2.44ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:62
:7  %tmp_5 = sub i32 0, %b_read

ST_1: b_assign (11)  [1/1] 1.37ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:62
:8  %b_assign = select i1 %tmp_4, i32 %tmp_5, i32 %b_read


 <State 2>: 6.08ns
ST_2: tmp_6 (12)  [6/6] 6.08ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 3>: 6.08ns
ST_3: tmp_6 (12)  [5/6] 6.08ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 4>: 6.08ns
ST_4: tmp_6 (12)  [4/6] 6.08ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 5>: 6.08ns
ST_5: tmp_6 (12)  [3/6] 6.08ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 6>: 6.08ns
ST_6: tmp_6 (12)  [2/6] 6.08ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign


 <State 7>: 6.08ns
ST_7: tmp_6 (12)  [1/6] 6.08ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:64
:9  %tmp_6 = mul i32 %b_assign, %a_assign

ST_7: tmp_1 (13)  [1/1] 0.00ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:64
:10  %tmp_1 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %tmp_6, i32 10, i32 31)


 <State 8>: 3.57ns
ST_8: tmp (5)  [1/1] 0.00ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:59 (grouped into LUT with out node result)
:2  %tmp = xor i32 %b_read, %a_read

ST_8: result_cast (14)  [1/1] 0.00ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:64
:11  %result_cast = zext i22 %tmp_1 to i23

ST_8: tmp_7 (15)  [1/1] 0.00ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:66 (grouped into LUT with out node result)
:12  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp, i32 31)

ST_8: tmp_8 (16)  [1/1] 2.20ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:66
:13  %tmp_8 = sub i23 0, %result_cast

ST_8: result (17)  [1/1] 1.37ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:66 (out node of the LUT)
:14  %result = select i1 %tmp_7, i23 %tmp_8, i23 %result_cast

ST_8: StgValue_29 (18)  [1/1] 0.00ns  loc: cnn_conv_d32x32_k3x3/fixed_point.h:66
:15  ret i23 %result



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.81ns
The critical path consists of the following:
	wire read on port 'b' [3]  (0 ns)
	'sub' operation ('tmp_5', cnn_conv_d32x32_k3x3/fixed_point.h:62) [10]  (2.44 ns)
	'select' operation ('b', cnn_conv_d32x32_k3x3/fixed_point.h:62) [11]  (1.37 ns)

 <State 2>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_6', cnn_conv_d32x32_k3x3/fixed_point.h:64) [12]  (6.08 ns)

 <State 3>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_6', cnn_conv_d32x32_k3x3/fixed_point.h:64) [12]  (6.08 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_6', cnn_conv_d32x32_k3x3/fixed_point.h:64) [12]  (6.08 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_6', cnn_conv_d32x32_k3x3/fixed_point.h:64) [12]  (6.08 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_6', cnn_conv_d32x32_k3x3/fixed_point.h:64) [12]  (6.08 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_6', cnn_conv_d32x32_k3x3/fixed_point.h:64) [12]  (6.08 ns)

 <State 8>: 3.57ns
The critical path consists of the following:
	'sub' operation ('tmp_8', cnn_conv_d32x32_k3x3/fixed_point.h:66) [16]  (2.2 ns)
	'select' operation ('result', cnn_conv_d32x32_k3x3/fixed_point.h:66) [17]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
