

================================================================
== Vitis HLS Report for 'dft_Pipeline_Init_Loop'
================================================================
* Date:           Sat Dec 14 20:30:35 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft_best
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Init_Loop  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     52|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_80_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln23_fu_74_p2  |      icmp|   0|  0|  11|           9|          10|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  25|          18|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    9|         18|
    |i_fu_34               |   9|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   19|         38|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_34      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_Init_Loop|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_Init_Loop|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dft_Pipeline_Init_Loop|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dft_Pipeline_Init_Loop|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dft_Pipeline_Init_Loop|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dft_Pipeline_Init_Loop|  return value|
|real_out_address0  |  out|    8|   ap_memory|                real_out|         array|
|real_out_ce0       |  out|    1|   ap_memory|                real_out|         array|
|real_out_we0       |  out|    1|   ap_memory|                real_out|         array|
|real_out_d0        |  out|   32|   ap_memory|                real_out|         array|
|imag_out_address0  |  out|    8|   ap_memory|                imag_out|         array|
|imag_out_ce0       |  out|    1|   ap_memory|                imag_out|         array|
|imag_out_we0       |  out|    1|   ap_memory|                imag_out|         array|
|imag_out_d0        |  out|   32|   ap_memory|                imag_out|         array|
+-------------------+-----+-----+------------+------------------------+--------------+

