# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../wheels_on_a_bus.srcs/sources_1/new/up_down_select_19_25.vhd" \
"../../../../wheels_on_a_bus.srcs/sim_1/new/up_down_select_tb.vhd" \

# Do not sort compile order
nosort
