stat-name,user,supervisor,hypervisor,machine,total
cycles,622,0,0,0,622
commits,487,0,0,0,487
ins_fetch,518,0,0,0,518
sim_time_milli_sec,0,0,0,0,13
insn_mem_delay,0,0,0,0,0
data_mem_delay,54,0,0,0,54
exec_unit_delay,0,0,0,0,0
load_insn,161,0,0,0,161
store_insn,65,0,0,0,65
atomic_insn,0,0,0,0,0
system_insn,1,0,0,0,1
aritmetic_insn,226,0,0,0,226
cond_branches,33,0,0,0,33
jal_insn,1,0,0,0,1
jalr_insn,0,0,0,0,0
int_mul_insn,0,0,0,0,0
int_div_insn,0,0,0,0,0
fp_load_insn,0,0,0,0,0
fp_store_insn,0,0,0,0,0
fp_add_insn,0,0,0,0,0
fp_mul_insn,0,0,0,0,0
fp_fma_insn,0,0,0,0,0
fp_div_sqrt_insn,0,0,0,0,0
fp_misc_insn,0,0,0,0,0
load_byte_insn,0,0,0,0,0
load_half_word_insn,0,0,0,0,0
load_word_insn,129,0,0,0,129
load_double_word_insn,32,0,0,0,32
itlb_reads,38,0,0,0,38
itlb_hits,38,0,0,0,38
load_tlb_reads,164,0,0,0,164
load_tlb_hits,164,0,0,0,164
store_tlb_reads,65,0,0,0,65
store_tlb_hits,33,0,0,0,33
cond_branches_taken,32,0,0,0,32
cond_branches_pred_correct,32,0,0,0,32
cond_branches_pred_incorrect,1,0,0,0,1
uncond_branches_pred_correct,1,0,0,0,1
uncond_branches_pred_incorrect,0,0,0,0,0
btb_reads,552,0,0,0,552
btb_hits,70,0,0,0,70
btb_inserts,0,0,0,0,0
btb_updates,34,0,0,0,34
int_regfile_reads,0,0,0,0,0
int_regfile_writes,387,0,0,0,387
fp_regfile_reads,0,0,0,0,0
fp_regfile_writes,0,0,0,0,0
csr_reads,1,0,0,0,1
csr_writes,0,0,0,0,0
fu_alu_accesses,499,0,0,0,499
fu_mul_accesses,0,0,0,0,0
fu_div_accesses,0,0,0,0,0
fu_fpu_alu_accesses,0,0,0,0,0
fu_fpu_fma_accesses,0,0,0,0,0
ins_page_walks,0,0,0,0,0
load_page_walks,0,0,0,0,0
store_page_walks,32,0,0,0,32
misaligned_fetch,0,0,0,0,0
fault_fetch,0,0,0,0,0
illegal_instruction,0,0,0,0,0
breakpoint,0,0,0,0,0
misaligned_load,0,0,0,0,0
fault_load,0,0,0,0,0
misaligned_store,0,0,0,0,0
fault_store,0,0,0,0,0
user_ecall,0,0,0,0,0
supervisor_ecall,0,0,0,0,0
hypervisor_ecall,0,0,0,0,0
machine_ecall,0,0,0,0,0
fetch_page_fault,0,0,0,0,0
load_page_fault,0,0,0,0,0
store_page_fault,0,0,0,0,0
user_software_interrupt,0,0,0,0,0
supervisor_software_interrupt,0,0,0,0,0
machine_software_interrupt,0,0,0,0,0
user_timer_interrupt,0,0,0,0,0
supervisor_timer_interrupt,0,0,0,0,0
machine_timer_interrupt,0,0,0,0,0
user_external_interrupt,0,0,0,0,0
supervisor_external_interrupt,0,0,0,0,0
machine_external_interrupt,0,0,0,0,0
pipeline_flush,2,0,0,0,2
L1_icache_reads,518,0,0,0,518
L1_icache_read_misses,0,0,0,0,0
L1_dcache_reads,164,0,0,0,164
L1_dcache_read_misses,0,0,0,0,0
L1_dcache_writes,64,0,0,0,64
L1_dcache_write_misses,1,0,0,0,1
L2_cache_reads,1,0,0,0,1
L2_cache_read_misses,1,0,0,0,1
L2_cache_writes,0,0,0,0,0
L2_cache_write_misses,0,0,0,0,0
