<ICD>
  <SystemReset name="" value="" />
  <Module name="sva_bus" DesignLang="Verilog" FileName="assertionsBUS.sva" LineNo="4">
    <ModuleVariant name="sva_bus"  CheckerModule="">
      <Property name="a1" type="assert" kind="concurrent" InFunction="0" HasLocalVars="0" PropLang="SVA" FileName="assertionsBUS.sva" LineNo="42" MultiAutomata="1" ObservedSystemClock="sysClkObs" SamplingSystemClock="zsva_clock">
        <PropertySource><![CDATA[a1: assert property(pndng_after_push_prop);

]]></PropertySource>
        <Clock>
        <ClockSignal signal="sysClkObs" />
        </Clock>
        <PropertyLeafs> 
          <PropertyLeaf signal="clk" />
          <PropertyLeaf signal="reset" />
          <PropertyLeaf signal="D_push_spi" />
          <PropertyLeaf signal="push_spi" />
          <PropertyLeaf signal="pndng_spi" />
        </PropertyLeafs> 
        <RegInitializations> 
          <RegInitialization signal="_SVAC_1_states_0" rhs="101'b0" />
          <RegInitialization signal="_SVAC_1_ended_reg_0" rhs="1'b0" />
          <RegInitialization signal="_SVAC_1_ended_reg_1" rhs="1'b0" />
          <RegInitialization signal="_SVAC_1_states" rhs="200'b0" />
          <RegInitialization signal="_SVAC_1_ended_reg" rhs="1'b0" />
        </RegInitializations> 
        <PropertyEncoding type="Deterministic" kind="negativeAlways" IsTautology="0" >
          <EndedSignal signal="_SVAC_1_ended_reg_0" />
        </PropertyEncoding>
        <PropertyEncoding type="Deterministic" kind="vacuityEventually" IsTautology="0" >
          <EndedSignal signal="_SVAC_1_ended_reg_1" />
        </PropertyEncoding>
        <PropertyEncoding type="Deterministic" kind="positiveEventually" IsTautology="0" >
          <EndedSignal signal="_SVAC_1_ended_reg" />
        </PropertyEncoding>
      </Property>
      <VariantInstance name="tec_riscv_bus.sva_bus_inst" FileName="assertionsBUS.sva" LineNo="1">
      </VariantInstance>
    </ModuleVariant>
  </Module>
</ICD>
