//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	transformKernel
.global .texref tex;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry transformKernel(
	.param .u64 transformKernel_param_0,
	.param .u32 transformKernel_param_1,
	.param .u32 transformKernel_param_2,
	.param .f32 transformKernel_param_3
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<27>;
	.reg .f32 	%f<115>;
	.reg .b32 	%r<194>;
	.reg .b64 	%rd<33>;


	mov.u64 	%rd32, __local_depot0;
	cvta.local.u64 	%SP, %rd32;
	ld.param.u64 	%rd13, [transformKernel_param_0];
	ld.param.u32 	%r71, [transformKernel_param_1];
	ld.param.u32 	%r72, [transformKernel_param_2];
	ld.param.f32 	%f36, [transformKernel_param_3];
	abs.f32 	%f1, %f36;
	setp.neu.f32	%p1, %f1, 0f7F800000;
	mov.f32 	%f110, %f36;
	@%p1 bra 	BB0_2;

	mov.f32 	%f37, 0f00000000;
	mul.rn.f32 	%f2, %f36, %f37;
	mov.f32 	%f110, %f2;

BB0_2:
	mov.f32 	%f3, %f110;
	mul.f32 	%f38, %f3, 0f3F22F983;
	cvt.rni.s32.f32	%r183, %f38;
	cvt.rn.f32.s32	%f39, %r183;
	neg.f32 	%f40, %f39;
	mov.f32 	%f41, 0f3FC90FDA;
	fma.rn.f32 	%f42, %f40, %f41, %f3;
	mov.f32 	%f43, 0f33A22168;
	fma.rn.f32 	%f44, %f40, %f43, %f42;
	mov.f32 	%f45, 0f27C234C5;
	fma.rn.f32 	%f104, %f40, %f45, %f44;
	abs.f32 	%f46, %f3;
	setp.leu.f32	%p2, %f46, 0f47CE4780;
	@%p2 bra 	BB0_12;

	mov.b32 	 %r2, %f3;
	shl.b32 	%r75, %r2, 8;
	or.b32  	%r3, %r75, -2147483648;
	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd29, %rd15;
	mov.u32 	%r175, 0;
	mov.u64 	%rd28, __cudart_i2opi_f;
	mov.u32 	%r174, -6;

BB0_4:
	.pragma "nounroll";
	ld.const.u32 	%r78, [%rd28];
	// inline asm
	{
	mad.lo.cc.u32   %r76, %r78, %r3, %r175;
	madc.hi.u32     %r175, %r78, %r3,  0;
	}
	// inline asm
	st.local.u32 	[%rd29], %r76;
	add.s64 	%rd29, %rd29, 4;
	add.s64 	%rd28, %rd28, 4;
	add.s32 	%r174, %r174, 1;
	setp.ne.s32	%p3, %r174, 0;
	@%p3 bra 	BB0_4;

	bfe.u32 	%r81, %r2, 23, 8;
	add.s32 	%r82, %r81, -128;
	shr.u32 	%r83, %r82, 5;
	and.b32  	%r8, %r2, -2147483648;
	cvta.to.local.u64 	%rd17, %rd15;
	st.local.u32 	[%rd17+24], %r175;
	bfe.u32 	%r9, %r2, 23, 5;
	mov.u32 	%r84, 6;
	sub.s32 	%r85, %r84, %r83;
	mul.wide.s32 	%rd18, %r85, 4;
	add.s64 	%rd6, %rd17, %rd18;
	ld.local.u32 	%r176, [%rd6];
	ld.local.u32 	%r177, [%rd6+-4];
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB0_7;

	mov.u32 	%r86, 32;
	sub.s32 	%r87, %r86, %r9;
	shr.u32 	%r88, %r177, %r87;
	shl.b32 	%r89, %r176, %r9;
	add.s32 	%r176, %r88, %r89;
	ld.local.u32 	%r90, [%rd6+-8];
	shr.u32 	%r91, %r90, %r87;
	shl.b32 	%r92, %r177, %r9;
	add.s32 	%r177, %r91, %r92;

BB0_7:
	shr.u32 	%r93, %r177, 30;
	shl.b32 	%r94, %r176, 2;
	add.s32 	%r178, %r93, %r94;
	shl.b32 	%r17, %r177, 2;
	shr.u32 	%r95, %r178, 31;
	shr.u32 	%r96, %r176, 30;
	add.s32 	%r18, %r95, %r96;
	setp.eq.s32	%p5, %r95, 0;
	mov.u32 	%r179, %r8;
	mov.u32 	%r180, %r17;
	@%p5 bra 	BB0_9;

	not.b32 	%r97, %r178;
	neg.s32 	%r19, %r17;
	setp.eq.s32	%p6, %r17, 0;
	selp.u32	%r98, 1, 0, %p6;
	add.s32 	%r178, %r98, %r97;
	xor.b32  	%r21, %r8, -2147483648;
	mov.u32 	%r179, %r21;
	mov.u32 	%r180, %r19;

BB0_9:
	mov.u32 	%r23, %r179;
	neg.s32 	%r99, %r18;
	setp.eq.s32	%p7, %r8, 0;
	selp.b32	%r183, %r18, %r99, %p7;
	clz.b32 	%r182, %r178;
	setp.eq.s32	%p8, %r182, 0;
	shl.b32 	%r100, %r178, %r182;
	mov.u32 	%r101, 32;
	sub.s32 	%r102, %r101, %r182;
	shr.u32 	%r103, %r180, %r102;
	add.s32 	%r104, %r103, %r100;
	selp.b32	%r27, %r178, %r104, %p8;
	mov.u32 	%r105, -921707870;
	mul.hi.u32 	%r181, %r27, %r105;
	setp.lt.s32	%p9, %r181, 1;
	@%p9 bra 	BB0_11;

	mul.lo.s32 	%r106, %r27, -921707870;
	shr.u32 	%r107, %r106, 31;
	shl.b32 	%r108, %r181, 1;
	add.s32 	%r181, %r107, %r108;
	add.s32 	%r182, %r182, 1;

BB0_11:
	mov.u32 	%r109, 126;
	sub.s32 	%r110, %r109, %r182;
	shl.b32 	%r111, %r110, 23;
	add.s32 	%r112, %r181, 1;
	shr.u32 	%r113, %r112, 7;
	add.s32 	%r114, %r113, 1;
	shr.u32 	%r115, %r114, 1;
	add.s32 	%r116, %r115, %r111;
	or.b32  	%r117, %r116, %r23;
	mov.b32 	 %f104, %r117;

BB0_12:
	mul.rn.f32 	%f7, %f104, %f104;
	add.s32 	%r34, %r183, 1;
	and.b32  	%r35, %r34, 1;
	setp.eq.s32	%p10, %r35, 0;
	@%p10 bra 	BB0_14;

	mov.f32 	%f47, 0fBAB6061A;
	mov.f32 	%f48, 0f37CCF5CE;
	fma.rn.f32 	%f105, %f48, %f7, %f47;
	bra.uni 	BB0_15;

BB0_14:
	mov.f32 	%f49, 0f3C08839E;
	mov.f32 	%f50, 0fB94CA1F9;
	fma.rn.f32 	%f105, %f50, %f7, %f49;

BB0_15:
	@%p10 bra 	BB0_17;

	mov.f32 	%f51, 0f3D2AAAA5;
	fma.rn.f32 	%f52, %f105, %f7, %f51;
	mov.f32 	%f53, 0fBF000000;
	fma.rn.f32 	%f106, %f52, %f7, %f53;
	bra.uni 	BB0_18;

BB0_17:
	mov.f32 	%f54, 0fBE2AAAA3;
	fma.rn.f32 	%f55, %f105, %f7, %f54;
	mov.f32 	%f56, 0f00000000;
	fma.rn.f32 	%f106, %f55, %f7, %f56;

BB0_18:
	fma.rn.f32 	%f107, %f106, %f104, %f104;
	@%p10 bra 	BB0_20;

	mov.f32 	%f57, 0f3F800000;
	fma.rn.f32 	%f107, %f106, %f7, %f57;

BB0_20:
	and.b32  	%r118, %r34, 2;
	setp.eq.s32	%p13, %r118, 0;
	@%p13 bra 	BB0_22;

	mov.f32 	%f58, 0f00000000;
	mov.f32 	%f59, 0fBF800000;
	fma.rn.f32 	%f107, %f107, %f59, %f58;

BB0_22:
	mov.f32 	%f109, %f36;
	@%p1 bra 	BB0_24;

	mov.f32 	%f60, 0f00000000;
	mul.rn.f32 	%f109, %f36, %f60;

BB0_24:
	mul.f32 	%f61, %f109, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f61;
	cvt.rn.f32.s32	%f62, %r193;
	neg.f32 	%f63, %f62;
	fma.rn.f32 	%f65, %f63, %f41, %f109;
	fma.rn.f32 	%f67, %f63, %f43, %f65;
	fma.rn.f32 	%f111, %f63, %f45, %f67;
	abs.f32 	%f69, %f109;
	setp.leu.f32	%p15, %f69, 0f47CE4780;
	@%p15 bra 	BB0_34;

	mov.b32 	 %r37, %f109;
	shr.u32 	%r38, %r37, 23;
	shl.b32 	%r121, %r37, 8;
	or.b32  	%r39, %r121, -2147483648;
	add.u64 	%rd20, %SP, 0;
	cvta.to.local.u64 	%rd31, %rd20;
	mov.u32 	%r185, 0;
	mov.u64 	%rd30, __cudart_i2opi_f;
	mov.u32 	%r184, -6;

BB0_26:
	.pragma "nounroll";
	ld.const.u32 	%r124, [%rd30];
	// inline asm
	{
	mad.lo.cc.u32   %r122, %r124, %r39, %r185;
	madc.hi.u32     %r185, %r124, %r39,  0;
	}
	// inline asm
	st.local.u32 	[%rd31], %r122;
	add.s64 	%rd31, %rd31, 4;
	add.s64 	%rd30, %rd30, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p16, %r184, 0;
	@%p16 bra 	BB0_26;

	and.b32  	%r127, %r38, 255;
	add.s32 	%r128, %r127, -128;
	shr.u32 	%r129, %r128, 5;
	and.b32  	%r44, %r37, -2147483648;
	cvta.to.local.u64 	%rd22, %rd20;
	st.local.u32 	[%rd22+24], %r185;
	mov.u32 	%r130, 6;
	sub.s32 	%r131, %r130, %r129;
	mul.wide.s32 	%rd23, %r131, 4;
	add.s64 	%rd12, %rd22, %rd23;
	ld.local.u32 	%r186, [%rd12];
	ld.local.u32 	%r187, [%rd12+-4];
	and.b32  	%r47, %r38, 31;
	setp.eq.s32	%p17, %r47, 0;
	@%p17 bra 	BB0_29;

	mov.u32 	%r132, 32;
	sub.s32 	%r133, %r132, %r47;
	shr.u32 	%r134, %r187, %r133;
	shl.b32 	%r135, %r186, %r47;
	add.s32 	%r186, %r134, %r135;
	ld.local.u32 	%r136, [%rd12+-8];
	shr.u32 	%r137, %r136, %r133;
	shl.b32 	%r138, %r187, %r47;
	add.s32 	%r187, %r137, %r138;

BB0_29:
	shr.u32 	%r139, %r187, 30;
	shl.b32 	%r140, %r186, 2;
	add.s32 	%r188, %r139, %r140;
	shl.b32 	%r53, %r187, 2;
	shr.u32 	%r141, %r188, 31;
	shr.u32 	%r142, %r186, 30;
	add.s32 	%r54, %r141, %r142;
	setp.eq.s32	%p18, %r141, 0;
	mov.u32 	%r189, %r44;
	mov.u32 	%r190, %r53;
	@%p18 bra 	BB0_31;

	not.b32 	%r143, %r188;
	neg.s32 	%r55, %r53;
	setp.eq.s32	%p19, %r53, 0;
	selp.u32	%r144, 1, 0, %p19;
	add.s32 	%r188, %r144, %r143;
	xor.b32  	%r57, %r44, -2147483648;
	mov.u32 	%r189, %r57;
	mov.u32 	%r190, %r55;

BB0_31:
	mov.u32 	%r59, %r189;
	neg.s32 	%r145, %r54;
	setp.eq.s32	%p20, %r44, 0;
	selp.b32	%r193, %r54, %r145, %p20;
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p21, %r192, 0;
	shl.b32 	%r146, %r188, %r192;
	mov.u32 	%r147, 32;
	sub.s32 	%r148, %r147, %r192;
	shr.u32 	%r149, %r190, %r148;
	add.s32 	%r150, %r149, %r146;
	selp.b32	%r63, %r188, %r150, %p21;
	mov.u32 	%r151, -921707870;
	mul.hi.u32 	%r191, %r63, %r151;
	setp.lt.s32	%p22, %r191, 1;
	@%p22 bra 	BB0_33;

	mul.lo.s32 	%r152, %r63, -921707870;
	shr.u32 	%r153, %r152, 31;
	shl.b32 	%r154, %r191, 1;
	add.s32 	%r191, %r153, %r154;
	add.s32 	%r192, %r192, 1;

BB0_33:
	mov.u32 	%r155, 126;
	sub.s32 	%r156, %r155, %r192;
	shl.b32 	%r157, %r156, 23;
	add.s32 	%r158, %r191, 1;
	shr.u32 	%r159, %r158, 7;
	add.s32 	%r160, %r159, 1;
	shr.u32 	%r161, %r160, 1;
	add.s32 	%r162, %r161, %r157;
	or.b32  	%r163, %r162, %r59;
	mov.b32 	 %f111, %r163;

BB0_34:
	mul.rn.f32 	%f24, %f111, %f111;
	and.b32  	%r70, %r193, 1;
	setp.eq.s32	%p23, %r70, 0;
	@%p23 bra 	BB0_36;

	mov.f32 	%f70, 0fBAB6061A;
	mov.f32 	%f71, 0f37CCF5CE;
	fma.rn.f32 	%f112, %f71, %f24, %f70;
	bra.uni 	BB0_37;

BB0_36:
	mov.f32 	%f72, 0f3C08839E;
	mov.f32 	%f73, 0fB94CA1F9;
	fma.rn.f32 	%f112, %f73, %f24, %f72;

BB0_37:
	@%p23 bra 	BB0_39;

	mov.f32 	%f74, 0f3D2AAAA5;
	fma.rn.f32 	%f75, %f112, %f24, %f74;
	mov.f32 	%f76, 0fBF000000;
	fma.rn.f32 	%f113, %f75, %f24, %f76;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f77, 0fBE2AAAA3;
	fma.rn.f32 	%f78, %f112, %f24, %f77;
	mov.f32 	%f79, 0f00000000;
	fma.rn.f32 	%f113, %f78, %f24, %f79;

BB0_40:
	fma.rn.f32 	%f114, %f113, %f111, %f111;
	@%p23 bra 	BB0_42;

	mov.f32 	%f80, 0f3F800000;
	fma.rn.f32 	%f114, %f113, %f24, %f80;

BB0_42:
	and.b32  	%r164, %r193, 2;
	setp.eq.s32	%p26, %r164, 0;
	@%p26 bra 	BB0_44;

	mov.f32 	%f81, 0f00000000;
	mov.f32 	%f82, 0fBF800000;
	fma.rn.f32 	%f114, %f114, %f82, %f81;

BB0_44:
	cvt.rn.f32.s32	%f83, %r71;
	mov.u32 	%r165, %ntid.x;
	mov.u32 	%r166, %ctaid.x;
	mov.u32 	%r167, %tid.x;
	mad.lo.s32 	%r168, %r165, %r166, %r167;
	cvt.rn.f32.u32	%f84, %r168;
	mul.f32 	%f85, %f83, 0f3F000000;
	sub.f32 	%f86, %f84, %f85;
	cvt.rn.f32.s32	%f87, %r72;
	mov.u32 	%r169, %ntid.y;
	mov.u32 	%r170, %ctaid.y;
	mov.u32 	%r171, %tid.y;
	mad.lo.s32 	%r172, %r169, %r170, %r171;
	cvt.rn.f32.u32	%f88, %r172;
	mul.f32 	%f89, %f87, 0f3F000000;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f86, %f107;
	mul.f32 	%f92, %f90, %f114;
	sub.f32 	%f93, %f91, %f92;
	mul.f32 	%f94, %f86, %f114;
	fma.rn.f32 	%f95, %f90, %f107, %f94;
	div.rn.f32 	%f96, %f93, %f83;
	div.rn.f32 	%f97, %f95, %f87;
	add.f32 	%f98, %f96, 0f3F000000;
	add.f32 	%f99, %f97, 0f3F000000;
	tex.2d.v4.f32.f32	{%f100, %f101, %f102, %f103}, [tex, {%f98, %f99}];
	mad.lo.s32 	%r173, %r172, %r71, %r168;
	cvta.to.global.u64 	%rd25, %rd13;
	mul.wide.u32 	%rd26, %r173, 4;
	add.s64 	%rd27, %rd25, %rd26;
	st.global.f32 	[%rd27], %f100;
	ret;
}


