Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: game.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "game.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "game"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : game
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/gadelacr/Year 4/coe758/projects/project_2/VGA_Controller/game.vhd" in Library work.
Architecture behavioral of Entity game is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <game> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <game> in library <work> (Architecture <behavioral>).
Entity <game> analyzed. Unit <game> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <game>.
    Related source file is "/home/student1/gadelacr/Year 4/coe758/projects/project_2/VGA_Controller/game.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <v_count$mux0001>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greatequal for signal <H$cmp_ge0000> created at line 104.
    Found 32-bit comparator less for signal <H$cmp_lt0000> created at line 104.
    Found 32-bit adder for signal <h_count$addsub0000> created at line 82.
    Found 32-bit comparator less for signal <h_count$cmp_lt0000> created at line 81.
    Found 32-bit comparator greatequal for signal <V$cmp_ge0000> created at line 111.
    Found 32-bit comparator less for signal <V$cmp_lt0000> created at line 111.
    Found 32-bit adder for signal <v_count$addsub0000> created at line 94.
    Found 32-bit comparator less for signal <v_count$cmp_lt0000> created at line 91.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <game> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: Mcompar_h_count_cmp_lt0000_cy<9>1, Mcompar_h_count_cmp_lt0000_cy<8>1, H_cmp_ge0000, Mcompar_h_count_cmp_lt0000_cy<0>1, Mcompar_h_count_cmp_lt0000_cy<8>, Mcompar_h_count_cmp_lt0000_cy<7>1, Mcompar_h_count_cmp_lt0000_cy<10>1, Mcompar_h_count_cmp_lt0000_cy<9>, Mcompar_h_count_cmp_lt0000_cy<5>, Mcompar_h_count_cmp_lt0000_cy<0>, column_index<0>, Mcompar_h_count_cmp_lt0000_cy<6>, Mcompar_h_count_cmp_lt0000_cy<1>1, column_index<4>, Mcompar_h_count_cmp_lt0000_lut<0>, Mcompar_h_count_cmp_lt0000_cy<6>1, h_count_cmp_lt0000, Mcompar_h_count_cmp_lt0000_cy<5>1, Mcompar_h_count_cmp_lt0000_cy<7>, H, Mcompar_h_count_cmp_lt0000_cy<2>, Mcompar_h_count_cmp_lt0000_cy<1>, Mcompar_h_count_cmp_lt0000_lut<0>1, Mcompar_h_count_cmp_lt0000_cy<10>, Mcompar_h_count_cmp_lt0000_cy<2>1, Mcompar_h_count_cmp_lt0000_cy<3>, Mcompar_h_count_cmp_lt0000_cy<4>, Mcompar_h_count_cmp_lt0000_cy<3>1, Mcompar_h_count_cmp_lt0000_cy<4>1.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: Madd_h_count_addsub0000_cy<4>, h_count_addsub0000<31>, Madd_h_count_addsub0000_cy<26>, Madd_h_count_addsub0000_cy<9>, Madd_h_count_addsub0000_cy<19>, Madd_h_count_addsub0000_cy<27>, Madd_h_count_addsub0000_cy<18>, Madd_h_count_addsub0000_cy<14>, Madd_h_count_addsub0000_cy<20>, Madd_h_count_addsub0000_cy<12>, Madd_h_count_addsub0000_cy<25>, Madd_h_count_addsub0000_cy<3>, Madd_h_count_addsub0000_cy<30>, Madd_h_count_addsub0000_cy<28>, Madd_h_count_addsub0000_cy<15>, Madd_h_count_addsub0000_cy<29>, Madd_h_count_addsub0000_cy<17>, column_index<31>, Madd_h_count_addsub0000_cy<13>, Madd_h_count_addsub0000_cy<5>, Madd_h_count_addsub0000_cy<22>, Madd_h_count_addsub0000_cy<16>, Madd_h_count_addsub0000_cy<10>, Madd_h_count_addsub0000_cy<23>, Madd_h_count_addsub0000_cy<6>, column_index<1>, h_count_addsub0000<1>, Madd_h_count_addsub0000_cy<21>, Madd_h_count_addsub0000_cy<8>, Madd_h_count_addsub0000_cy<2>, Madd_h_count_addsub0000_cy<7>, Madd_h_count_addsub0000_cy<24>, Madd_h_count_addsub0000_cy<11>, Madd_h_count_addsub0000_cy<1>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<30>, h_count_addsub0000<30>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<29>, column_index<29>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<28>, h_count_addsub0000<28>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<27>, column_index<27>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<26>, h_count_addsub0000<26>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<25>, h_count_addsub0000<25>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<24>, column_index<24>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<23>, h_count_addsub0000<23>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<22>, h_count_addsub0000<22>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<21>, column_index<21>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<20>, h_count_addsub0000<20>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<19>, column_index<19>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<18>, h_count_addsub0000<18>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<17>, column_index<17>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<16>, column_index<16>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<15>, h_count_addsub0000<15>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<14>, column_index<14>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<13>, h_count_addsub0000<13>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<12>, column_index<12>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<11>, h_count_addsub0000<11>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<10>, column_index<10>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<9>, column_index<9>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: h_count_addsub0000<8>, column_index<8>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<7>, h_count_addsub0000<7>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<6>, h_count_addsub0000<6>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<5>, h_count_addsub0000<5>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<3>, h_count_addsub0000<3>.
WARNING:Xst:2170 - Unit game : the following signal(s) form a combinatorial loop: column_index<2>, h_count_addsub0000<2>.

Optimizing unit <game> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block game, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : game.ngr
Top Level Output File Name         : game
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 73

Cell Usage :
# BELS                             : 393
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 36
#      LUT2                        : 103
#      LUT3                        : 1
#      LUT4                        : 35
#      MUXCY                       : 130
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 32
#      LD                          : 32
# IO Buffers                       : 72
#      IBUF                        : 3
#      OBUF                        : 69
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      104  out of   4656     2%  
 Number of Slice Flip Flops:             32  out of   9312     0%  
 Number of 4 input LUTs:                197  out of   9312     2%  
 Number of IOs:                          73
 Number of bonded IOBs:                  72  out of    232    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)     | Load  |
----------------------------------------------------------------------+---------------------------+-------+
Mcompar_h_count_cmp_lt0000_cy<10>(Mcompar_h_count_cmp_lt0000_cy<10>:O)| NONE(*)(v_count_mux0001_0)| 32    |
----------------------------------------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.753ns (Maximum Frequency: 173.809MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.868ns
   Maximum combinational path delay: 4.632ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Mcompar_h_count_cmp_lt0000_cy<10>'
  Clock period: 5.753ns (frequency: 173.809MHz)
  Total number of paths / destination ports: 1488 / 32
-------------------------------------------------------------------------
Delay:               5.753ns (Levels of Logic = 33)
  Source:            v_count_mux0001_1 (LATCH)
  Destination:       v_count_mux0001_31 (LATCH)
  Source Clock:      Mcompar_h_count_cmp_lt0000_cy<10> falling
  Destination Clock: Mcompar_h_count_cmp_lt0000_cy<10> falling

  Data Path: v_count_mux0001_1 to v_count_mux0001_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.588   0.651  v_count_mux0001_1 (v_count_mux0001_1)
     LUT1:I0->O            1   0.612   0.000  Madd_v_count_addsub0000_cy<1>_rt (Madd_v_count_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_v_count_addsub0000_cy<1> (Madd_v_count_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<2> (Madd_v_count_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<3> (Madd_v_count_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<4> (Madd_v_count_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<5> (Madd_v_count_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<6> (Madd_v_count_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<7> (Madd_v_count_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<8> (Madd_v_count_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<9> (Madd_v_count_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<10> (Madd_v_count_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<11> (Madd_v_count_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<12> (Madd_v_count_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<13> (Madd_v_count_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<14> (Madd_v_count_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<15> (Madd_v_count_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<16> (Madd_v_count_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<17> (Madd_v_count_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<18> (Madd_v_count_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<19> (Madd_v_count_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<20> (Madd_v_count_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<21> (Madd_v_count_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<22> (Madd_v_count_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<23> (Madd_v_count_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<24> (Madd_v_count_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<25> (Madd_v_count_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<26> (Madd_v_count_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<27> (Madd_v_count_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<28> (Madd_v_count_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Madd_v_count_addsub0000_cy<29> (Madd_v_count_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Madd_v_count_addsub0000_cy<30> (Madd_v_count_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Madd_v_count_addsub0000_xor<31> (v_count_addsub0000<31>)
     LUT2:I1->O            1   0.612   0.000  v_count_mux0002<31>1 (v_count_mux0002<31>)
     LD:D                      0.268          v_count_mux0001_31
    ----------------------------------------
    Total                      5.753ns (4.677ns logic, 1.077ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mcompar_h_count_cmp_lt0000_cy<10>'
  Total number of paths / destination ports: 96 / 33
-------------------------------------------------------------------------
Offset:              7.868ns (Levels of Logic = 16)
  Source:            v_count_mux0001_0 (LATCH)
  Destination:       V (PAD)
  Source Clock:      Mcompar_h_count_cmp_lt0000_cy<10> falling

  Data Path: v_count_mux0001_0 to V
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.588   0.651  v_count_mux0001_0 (v_count_mux0001_0)
     LUT2:I0->O            1   0.612   0.000  Mcompar_v_count_cmp_lt0000_lut<0>1 (Mcompar_v_count_cmp_lt0000_lut<0>1)
     MUXCY:S->O            1   0.404   0.000  Mcompar_v_count_cmp_lt0000_cy<0>_1 (Mcompar_v_count_cmp_lt0000_cy<0>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<1>_1 (Mcompar_v_count_cmp_lt0000_cy<1>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<2>_1 (Mcompar_v_count_cmp_lt0000_cy<2>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<3>_1 (Mcompar_v_count_cmp_lt0000_cy<3>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<4>_1 (Mcompar_v_count_cmp_lt0000_cy<4>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<5>_1 (Mcompar_v_count_cmp_lt0000_cy<5>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<6>_1 (Mcompar_v_count_cmp_lt0000_cy<6>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<7>_1 (Mcompar_v_count_cmp_lt0000_cy<7>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<8>_1 (Mcompar_v_count_cmp_lt0000_cy<8>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<9>_1 (Mcompar_v_count_cmp_lt0000_cy<9>2)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<10>_1 (Mcompar_v_count_cmp_lt0000_cy<10>1)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_v_count_cmp_lt0000_cy<11> (Mcompar_v_count_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.399   0.509  Mcompar_v_count_cmp_lt0000_cy<12> (Mcompar_v_count_cmp_lt0000_cy<12>)
     LUT2:I0->O            1   0.612   0.357  V1 (V_OBUF)
     OBUF:I->O                 3.169          V_OBUF (V)
    ----------------------------------------
    Total                      7.868ns (6.351ns logic, 1.517ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               4.632ns (Levels of Logic = 2)
  Source:            red (PAD)
  Destination:       Rout (PAD)

  Data Path: red to Rout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  red_IBUF (Rout_OBUF)
     OBUF:I->O                 3.169          Rout_OBUF (Rout)
    ----------------------------------------
    Total                      4.632ns (4.275ns logic, 0.357ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.57 secs
 
--> 


Total memory usage is 638680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    1 (   0 filtered)

