# Arithmetic-Logic-Unit-ALU-




## ✅ Design Flow Summary

1. RTL Design – 4-bit ALU written in Verilog HDL  
2. Simulation – Functional simulation using testbenches to verify logic  
3. Synthesis – Optimized gate-level netlist generation using Cadence Genus  
4. Physical Design – Floorplanning, placement, CTS, routing using Innovus  



RESULTS:

1.Simulation:

           ![Image](https://github.com/user-attachments/assets/2fe0201c-c67c-452e-ab5e-5047e86e3c4b)


2.Synthesis:

          

     
