Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov  9 11:16:17 2024
| Host         : ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                Violations  
------  --------  -------------------------  ----------  
DPIR-1  Warning   Asynchronous driver check  180         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.182        0.000                      0                 2503        0.065        0.000                      0                 2503        3.750        0.000                       0                  1295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.182        0.000                      0                 2447        0.065        0.000                      0                 2447        3.750        0.000                       0                  1295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.049        0.000                      0                   56        0.922        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 5.319ns (63.259%)  route 3.089ns (36.741%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.423 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/O[1]
                         net (fo=5, routed)           0.929    11.352    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[2][15]_0[9]
    SLICE_X46Y92         SRL16E                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.477    12.656    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s00_axi_aclk
    SLICE_X46Y92         SRL16E                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][9]_srl2/CLK
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X46Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.231    12.534    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][9]_srl2
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 5.433ns (65.401%)  route 2.874ns (34.599%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.189    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.537 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__2/O[1]
                         net (fo=5, routed)           0.714    11.251    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/y1r[13]
    SLICE_X44Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.478    12.657    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][13]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.272    12.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][13]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 5.341ns (64.261%)  route 2.970ns (35.739%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.189    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.445 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__2/O[2]
                         net (fo=5, routed)           0.810    11.255    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/y1r[14]
    SLICE_X44Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.478    12.657    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][14]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.239    12.527    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][14]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 5.341ns (64.587%)  route 2.928ns (35.413%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.189    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.445 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__2/O[2]
                         net (fo=5, routed)           0.768    11.213    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/y1r[14]
    SLICE_X42Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.479    12.658    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X42Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[5][14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)       -0.223    12.510    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[5][14]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 5.433ns (66.130%)  route 2.783ns (33.870%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.189    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.537 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__2/O[1]
                         net (fo=5, routed)           0.623    11.160    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/y1r[13]
    SLICE_X43Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.479    12.658    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X43Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][13]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)       -0.271    12.462    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][13]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 5.227ns (63.715%)  route 2.977ns (36.285%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.331 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/O[2]
                         net (fo=5, routed)           0.817    11.148    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/y1r[10]
    SLICE_X43Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.479    12.658    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X43Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][10]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)       -0.271    12.462    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][10]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 5.320ns (64.231%)  route 2.963ns (35.769%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.189    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.424 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__2/O[0]
                         net (fo=5, routed)           0.803    11.227    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[2][15]_0[12]
    SLICE_X46Y92         SRL16E                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.477    12.656    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s00_axi_aclk
    SLICE_X46Y92         SRL16E                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][12]_srl2/CLK
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X46Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219    12.546    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][12]_srl2
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 5.319ns (64.385%)  route 2.942ns (35.615%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.423 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/O[1]
                         net (fo=5, routed)           0.782    11.205    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/y1r[9]
    SLICE_X44Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.478    12.657    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][9]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.241    12.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[3][9]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 5.433ns (65.590%)  route 2.850ns (34.410%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.189    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.537 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__2/O[1]
                         net (fo=5, routed)           0.690    11.227    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[2][15]_0[13]
    SLICE_X46Y92         SRL16E                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.477    12.656    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s00_axi_aclk
    SLICE_X46Y92         SRL16E                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][13]_srl2/CLK
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X46Y92         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.209    12.556    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[1][13]_srl2
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 5.414ns (65.879%)  route 2.804ns (34.121%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.650     2.944    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.456     3.400 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[15]/Q
                         net (fo=30, routed)          1.094     4.494    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__0_1[15]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[23]_P[20])
                                                      3.841     8.335 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return0__2/P[20]
                         net (fo=2, routed)           1.066     9.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/mult_return[5]
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.075    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.189 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.189    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__1_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.518 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/twiddle_inst/dwr_carry__2/O[3]
                         net (fo=5, routed)           0.644    11.162    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/y1r[15]
    SLICE_X43Y92         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.478    12.657    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X43Y92         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][15]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)       -0.240    12.492    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/Xr_reg[7][15]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.558     0.894    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.117     1.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.558     0.894    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.343%)  route 0.199ns (51.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.199     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X26Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.380 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X26Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.043%)  route 0.172ns (54.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.557     0.893    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.172     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.136%)  route 0.178ns (55.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.178     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.777%)  route 0.289ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.558     0.894    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/Q
                         net (fo=49, routed)          0.289     1.324    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/ADDRD1
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.824     1.190    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/WCLK
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.218    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.777%)  route 0.289ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.558     0.894    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/Q
                         net (fo=49, routed)          0.289     1.324    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/ADDRD1
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.824     1.190    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/WCLK
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.218    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.777%)  route 0.289ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.558     0.894    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/Q
                         net (fo=49, routed)          0.289     1.324    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/ADDRD1
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.824     1.190    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/WCLK
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.218    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.777%)  route 0.289ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.558     0.894    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/Q
                         net (fo=49, routed)          0.289     1.324    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/ADDRD1
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.824     1.190    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/WCLK
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.218    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.777%)  route 0.289ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.558     0.894    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/w_cnt_reg[1]/Q
                         net (fo=49, routed)          0.289     1.324    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/ADDRD1
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.824     1.190    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/WCLK
    SLICE_X34Y92         RAMD32                                       r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.218    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X29Y98    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y98    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y98    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y98    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y98    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y88    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y90    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.671ns (17.108%)  route 3.251ns (82.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         2.117     7.061    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X38Y92         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.478    12.657    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[10]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.522    12.110    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[10]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.671ns (17.108%)  route 3.251ns (82.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         2.117     7.061    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X38Y92         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.478    12.657    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.522    12.110    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[7]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.671ns (17.108%)  route 3.251ns (82.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         2.117     7.061    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X38Y92         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.478    12.657    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[8]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.522    12.110    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[8]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.671ns (17.108%)  route 3.251ns (82.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         2.117     7.061    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X38Y92         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.478    12.657    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[9]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.522    12.110    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[9]
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.671ns (17.686%)  route 3.123ns (82.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         1.988     6.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X44Y88         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.475    12.654    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y88         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[0]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X44Y88         FDCE (Recov_fdce_C_CLR)     -0.608    12.021    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.671ns (17.686%)  route 3.123ns (82.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         1.988     6.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X44Y88         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.475    12.654    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y88         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[1]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X44Y88         FDCE (Recov_fdce_C_CLR)     -0.608    12.021    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.671ns (17.686%)  route 3.123ns (82.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         1.988     6.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X44Y88         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.475    12.654    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y88         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[2]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X44Y88         FDCE (Recov_fdce_C_CLR)     -0.608    12.021    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.671ns (18.318%)  route 2.992ns (81.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         1.858     6.802    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X44Y89         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.476    12.655    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[3]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.608    12.022    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.671ns (18.318%)  route 2.992ns (81.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         1.858     6.802    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X44Y89         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.476    12.655    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[4]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.608    12.022    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.671ns (18.318%)  route 2.992ns (81.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          1.134     4.791    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.153     4.944 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         1.858     6.802    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X44Y89         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.476    12.655    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X44Y89         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[5]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.608    12.022    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/dr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  5.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_odd_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.132%)  route 0.735ns (77.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.271     1.921    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aresetn_0
    SLICE_X35Y94         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_odd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_odd_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X35Y94         FDCE (Remov_fdce_C_CLR)     -0.157     0.999    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_odd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_odd_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.132%)  route 0.735ns (77.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.271     1.921    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aresetn_0
    SLICE_X35Y94         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_odd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_odd_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X35Y94         FDCE (Remov_fdce_C_CLR)     -0.157     0.999    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_odd_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_en_d_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.132%)  route 0.735ns (77.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.271     1.921    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aresetn_0
    SLICE_X35Y94         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_en_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_en_d_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X35Y94         FDCE (Remov_fdce_C_CLR)     -0.157     0.999    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_en_d_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.338     1.988    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/idx_reg[0]_1
    SLICE_X34Y95         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s00_axi_aclk
    SLICE_X34Y95         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c/C
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         FDCE (Remov_fdce_C_CLR)     -0.132     1.024    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c_0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.338     1.988    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/idx_reg[0]_1
    SLICE_X34Y95         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s00_axi_aclk
    SLICE_X34Y95         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c_0/C
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         FDCE (Remov_fdce_C_CLR)     -0.132     1.024    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_even_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.338     1.988    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aresetn_0
    SLICE_X35Y95         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_even_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X35Y95         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_even_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X35Y95         FDCE (Remov_fdce_C_CLR)     -0.157     0.999    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_even_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_even_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.338     1.988    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aresetn_0
    SLICE_X35Y95         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_even_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s00_axi_aclk
    SLICE_X35Y95         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_even_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X35Y95         FDCE (Remov_fdce_C_CLR)     -0.157     0.999    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/idx_even_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c_1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.338     1.988    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/idx_reg[0]_1
    SLICE_X35Y95         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s00_axi_aclk
    SLICE_X35Y95         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c_1/C
                         clock pessimism             -0.035     1.156    
    SLICE_X35Y95         FDCE (Remov_fdce_C_CLR)     -0.157     0.999    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_inst/s1_en_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.209ns (20.668%)  route 0.802ns (79.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.338     1.988    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_inst/idx_reg[0]_1
    SLICE_X35Y95         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_inst/s1_en_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.825     1.191    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_inst/s00_axi_aclk
    SLICE_X35Y95         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_inst/s1_en_r_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X35Y95         FDCE (Remov_fdce_C_CLR)     -0.157     0.999    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_inst/s1_en_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.209ns (19.989%)  route 0.837ns (80.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.464     1.605    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn
    SLICE_X33Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.650 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/axi_awready_i_1/O
                         net (fo=139, routed)         0.372     2.023    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aresetn_0
    SLICE_X38Y94         FDCE                                         f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.824     1.190    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[15]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y94         FDCE (Remov_fdce_C_CLR)     -0.132     1.023    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/bf_inst/di_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  1.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.671ns  (logic 0.124ns (7.423%)  route 1.547ns (92.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.547     1.547    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.671 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.671    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X31Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        1.700     2.879    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.045ns (7.530%)  route 0.553ns (92.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.553     0.553    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.598 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.598    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X31Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1295, routed)        0.931     1.297    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





