\section{Projects}
    \resumeSubHeadingListStart

      \resumeProjectHeading
        {\textbf{Great Naval Orange Race}}{Jan 2024 -- May 2024}
        \resumeItemListStart
          \resumeItem{Architecting a low-latency FPGA DSP pipeline in Verilog/VHDL for the 2026 IEEE SoutheastCon Competition, implementing parallel modules for real-time vision preprocessing, motor control, and IR communication.}
          \resumeItem{Developing and verifying the FPGA-to-CPU interface (AXI/Memory-Mapped) to stream sensor data for Kalman filter processing, enabling successful hardware/software sensor fusion.}
        \resumeItemListEnd



    \resumeSubHeadingListEnd
