Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps.ip --block-symbol-file --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps --family="Arria 10" --part=10AS066N3F40E2SG
Info: ghrd_10as066n2_emif_hps.emif_hps: Debug features for HPS are currently not supported.
Info: ghrd_10as066n2_emif_hps.emif_hps.arch: Placement of address/command pins must follow "DDR4 Scheme 4: Component/UDIMM/RDIMM".
Info: ghrd_10as066n2_emif_hps.emif_hps.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ghrd_10as066n2_emif_hps.emif_hps.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1333.33, 1066.66, 800.0
Info: ghrd_10as066n2_emif_hps.emif_hps.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps.ip --synthesis=VERILOG --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps --family="Arria 10" --part=10AS066N3F40E2SG
Info: ghrd_10as066n2_emif_hps.emif_hps: Debug features for HPS are currently not supported.
Info: ghrd_10as066n2_emif_hps.emif_hps.arch: Placement of address/command pins must follow "DDR4 Scheme 4: Component/UDIMM/RDIMM".
Info: ghrd_10as066n2_emif_hps.emif_hps.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ghrd_10as066n2_emif_hps.emif_hps.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1333.33, 1066.66, 800.0
Info: ghrd_10as066n2_emif_hps.emif_hps.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: Skipping generation of ghrd_10as066n2_emif_hps: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ghrd_10as066n2_emif_hps. No files generated.
Info: Finished: Generate IP Core Documentation
