

================================================================
== Vitis HLS Report for 'sha256'
================================================================
* Date:           Wed Aug  2 23:09:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shat-rsa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.209 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sha2561_fu_85            |sha2561           |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_productMod_512_s_fu_91   |productMod_512_s  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_monProduct_512_s_fu_95   |monProduct_512_s  |      517|      517|   5.170 us|   5.170 us|   517|   517|       no|
        |grp_monProduct_512_s_fu_102  |monProduct_512_s  |      517|      517|   5.170 us|   5.170 us|   517|   517|       no|
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |    10400|    20740|  520 ~ 1037|          -|          -|    20|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%R_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'R_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln114 = store i6 19, i6 %i" [./sha256.hpp:114]   --->   Operation 12 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 13 [2/2] (1.83ns)   --->   "%call_ret = call i518 @sha2561, i584 %input_r" [sha256.cpp:74]   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%processor_rMod_V = call i512 @productMod<512>" [./sha256.hpp:361]   --->   Operation 14 'call' 'processor_rMod_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.30>
ST_3 : Operation 15 [1/2] (0.30ns)   --->   "%call_ret = call i518 @sha2561, i584 %input_r" [sha256.cpp:74]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 0.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%hash_tdata_V = extractvalue i518 %call_ret" [sha256.cpp:74]   --->   Operation 16 'extractvalue' 'hash_tdata_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%hash_tid_V = extractvalue i518 %call_ret" [sha256.cpp:74]   --->   Operation 17 'extractvalue' 'hash_tid_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%processor_rMod_V = call i512 @productMod<512>" [./sha256.hpp:361]   --->   Operation 18 'call' 'processor_rMod_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "%P_V = call i512 @monProduct<512>, i512 %processor_rMod_V, i512 %hash_tdata_V" [./sha256.hpp:112]   --->   Operation 19 'call' 'P_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [2/2] (0.00ns)   --->   "%R_V = call i512 @monProduct<512>, i512 %processor_rMod_V, i512 1" [./sha256.hpp:113]   --->   Operation 20 'call' 'R_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln61 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [sha256.cpp:61]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln61 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [sha256.cpp:61]   --->   Operation 22 'specinterface' 'specinterface_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty_10, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i584 %input_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %output_r, void @empty_10, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i584 %output_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (3.88ns)   --->   "%P_V = call i512 @monProduct<512>, i512 %processor_rMod_V, i512 %hash_tdata_V" [./sha256.hpp:112]   --->   Operation 27 'call' 'P_V' <Predicate = true> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/2] (3.88ns)   --->   "%R_V = call i512 @monProduct<512>, i512 %processor_rMod_V, i512 1" [./sha256.hpp:113]   --->   Operation 28 'call' 'R_V' <Predicate = true> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/1] (0.41ns)   --->   "%store_ln114 = store i512 %R_V, i512 %R_V_1" [./sha256.hpp:114]   --->   Operation 29 'store' 'store_ln114' <Predicate = true> <Delay = 0.41>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.body.i.i" [./sha256.hpp:114]   --->   Operation 30 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%i_8 = load i6 %i"   --->   Operation 31 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_8, i32 5" [./sha256.hpp:114]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %tmp, void %for.body.i.split.i, void %process.exit" [./sha256.hpp:114]   --->   Operation 34 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%R_V_1_load_1 = load i512 %R_V_1" [./sha256.hpp:115]   --->   Operation 35 'load' 'R_V_1_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (0.00ns)   --->   "%ref_tmp_i_i = call i512 @monProduct<512>, i512 %R_V_1_load_1, i512 %R_V_1_load_1" [./sha256.hpp:115]   --->   Operation 36 'call' 'ref_tmp_i_i' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%R_V_1_load = load i512 %R_V_1" [./sha256.hpp:120]   --->   Operation 37 'load' 'R_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (0.00ns)   --->   "%result_V = call i512 @monProduct<512>, i512 %R_V_1_load, i512 1" [./sha256.hpp:120]   --->   Operation 38 'call' 'result_V' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./sha256.hpp:114]   --->   Operation 39 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/2] (3.88ns)   --->   "%ref_tmp_i_i = call i512 @monProduct<512>, i512 %R_V_1_load_1, i512 %R_V_1_load_1" [./sha256.hpp:115]   --->   Operation 40 'call' 'ref_tmp_i_i' <Predicate = true> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln825 = trunc i6 %i_8"   --->   Operation 41 'trunc' 'trunc_ln825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln825 = zext i5 %trunc_ln825"   --->   Operation 42 'zext' 'zext_ln825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.59ns)   --->   "%shl_ln825 = shl i20 1, i20 %zext_ln825"   --->   Operation 43 'shl' 'shl_ln825' <Predicate = true> <Delay = 0.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %shl_ln825, i32 16"   --->   Operation 44 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln825_1 = trunc i20 %shl_ln825"   --->   Operation 45 'trunc' 'trunc_ln825_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i15.i1, i1 %tmp_48, i15 0, i1 %trunc_ln825_1"   --->   Operation 46 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.68ns)   --->   "%p_Result_s = icmp_eq  i17 %and_ln, i17 0"   --->   Operation 47 'icmp' 'p_Result_s' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %p_Result_s, void %if.then.i.i, void %for.body.i.split.i.for.inc.i.i_crit_edge" [./sha256.hpp:116]   --->   Operation 48 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "%ref_tmp10_i_i = call i512 @monProduct<512>, i512 %ref_tmp_i_i, i512 %P_V" [./sha256.hpp:117]   --->   Operation 49 'call' 'ref_tmp10_i_i' <Predicate = (!p_Result_s)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/1] (0.41ns)   --->   "%store_ln116 = store i512 %ref_tmp_i_i, i512 %R_V_1" [./sha256.hpp:116]   --->   Operation 50 'store' 'store_ln116' <Predicate = (p_Result_s)> <Delay = 0.41>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i.i" [./sha256.hpp:116]   --->   Operation 51 'br' 'br_ln116' <Predicate = (p_Result_s)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 52 [1/2] (3.88ns)   --->   "%ref_tmp10_i_i = call i512 @monProduct<512>, i512 %ref_tmp_i_i, i512 %P_V" [./sha256.hpp:117]   --->   Operation 52 'call' 'ref_tmp10_i_i' <Predicate = (!p_Result_s)> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 53 [1/1] (0.41ns)   --->   "%store_ln118 = store i512 %ref_tmp10_i_i, i512 %R_V_1" [./sha256.hpp:118]   --->   Operation 53 'store' 'store_ln118' <Predicate = (!p_Result_s)> <Delay = 0.41>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.inc.i.i" [./sha256.hpp:118]   --->   Operation 54 'br' 'br_ln118' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.70ns)   --->   "%i_9 = add i6 %i_8, i6 63" [./sha256.hpp:114]   --->   Operation 55 'add' 'i_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln114 = store i6 %i_9, i6 %i" [./sha256.hpp:114]   --->   Operation 56 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.body.i.i" [./sha256.hpp:114]   --->   Operation 57 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.88>
ST_8 : Operation 58 [1/2] (3.88ns)   --->   "%result_V = call i512 @monProduct<512>, i512 %R_V_1_load, i512 1" [./sha256.hpp:120]   --->   Operation 58 'call' 'result_V' <Predicate = true> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln174_cast = bitconcatenate i583 @_ssdm_op_BitConcatenate.i583.i1.i6.i64.i512, i1 1, i6 %hash_tid_V, i64 18446744073709551615, i512 %result_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'bitconcatenate' 'zext_ln174_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i583 %zext_ln174_cast" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i584P128A, i584 %output_r, i584 %zext_ln174" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 62 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i584P128A, i584 %output_r, i584 %zext_ln174" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [sha256.cpp:90]   --->   Operation 63 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
R_V_1              (alloca           ) [ 0011111100]
i                  (alloca           ) [ 0111111100]
store_ln114        (store            ) [ 0000000000]
call_ret           (call             ) [ 0000000000]
hash_tdata_V       (extractvalue     ) [ 0000100000]
hash_tid_V         (extractvalue     ) [ 0000111110]
processor_rMod_V   (call             ) [ 0000100000]
spectopmodule_ln61 (spectopmodule    ) [ 0000000000]
specinterface_ln61 (specinterface    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000]
P_V                (call             ) [ 0000011100]
R_V                (call             ) [ 0000000000]
store_ln114        (store            ) [ 0000000000]
br_ln114           (br               ) [ 0000000000]
i_8                (load             ) [ 0000001100]
tmp                (bitselect        ) [ 0000011100]
empty              (speclooptripcount) [ 0000000000]
br_ln114           (br               ) [ 0000000000]
R_V_1_load_1       (load             ) [ 0000001000]
R_V_1_load         (load             ) [ 0000000010]
specloopname_ln114 (specloopname     ) [ 0000000000]
ref_tmp_i_i        (call             ) [ 0000000100]
trunc_ln825        (trunc            ) [ 0000000000]
zext_ln825         (zext             ) [ 0000000000]
shl_ln825          (shl              ) [ 0000000000]
tmp_48             (bitselect        ) [ 0000000000]
trunc_ln825_1      (trunc            ) [ 0000000000]
and_ln             (bitconcatenate   ) [ 0000000000]
p_Result_s         (icmp             ) [ 0000011100]
br_ln116           (br               ) [ 0000000000]
store_ln116        (store            ) [ 0000000000]
br_ln116           (br               ) [ 0000000000]
ref_tmp10_i_i      (call             ) [ 0000000000]
store_ln118        (store            ) [ 0000000000]
br_ln118           (br               ) [ 0000000000]
i_9                (add              ) [ 0000000000]
store_ln114        (store            ) [ 0000000000]
br_ln114           (br               ) [ 0000000000]
result_V           (call             ) [ 0000000000]
zext_ln174_cast    (bitconcatenate   ) [ 0000000000]
zext_ln174         (zext             ) [ 0000000001]
write_ln174        (write            ) [ 0000000000]
ret_ln90           (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha2561"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="productMod<512>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="monProduct<512>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i583.i1.i6.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i584P128A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="R_V_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_V_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="584" slack="0"/>
<pin id="81" dir="0" index="2" bw="583" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_sha2561_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="518" slack="0"/>
<pin id="87" dir="0" index="1" bw="584" slack="0"/>
<pin id="88" dir="1" index="2" bw="518" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_productMod_512_s_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="512" slack="0"/>
<pin id="93" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="processor_rMod_V/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_monProduct_512_s_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="512" slack="0"/>
<pin id="97" dir="0" index="1" bw="512" slack="0"/>
<pin id="98" dir="0" index="2" bw="512" slack="0"/>
<pin id="99" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="P_V/3 ref_tmp_i_i/5 result_V/5 ref_tmp10_i_i/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_monProduct_512_s_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="512" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="R_V/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="512" slack="4"/>
<pin id="114" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_V_1_load_1/5 R_V_1_load/5 "/>
</bind>
</comp>

<comp id="117" class="1005" name="reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="512" slack="1"/>
<pin id="119" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="R_V_1_load_1 R_V_1_load "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln114_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="6" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="hash_tdata_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="518" slack="0"/>
<pin id="130" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_tdata_V/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="hash_tid_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="518" slack="0"/>
<pin id="135" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_tid_V/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln114_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="0"/>
<pin id="139" dir="0" index="1" bw="512" slack="3"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_8_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="4"/>
<pin id="144" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln825_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln825/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln825_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln825/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln825_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln825/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_48_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="20" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln825_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="20" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln825_1/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="and_ln_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Result_s_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="17" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln116_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="512" slack="0"/>
<pin id="196" dir="0" index="1" bw="512" slack="5"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln118_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="512" slack="0"/>
<pin id="201" dir="0" index="1" bw="512" slack="6"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_9_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln114_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="6"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln174_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="583" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="3"/>
<pin id="218" dir="0" index="3" bw="1" slack="0"/>
<pin id="219" dir="0" index="4" bw="512" slack="0"/>
<pin id="220" dir="1" index="5" bw="583" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln174_cast/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln174_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="583" slack="0"/>
<pin id="227" dir="1" index="1" bw="584" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/8 "/>
</bind>
</comp>

<comp id="230" class="1005" name="R_V_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="512" slack="3"/>
<pin id="232" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="R_V_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="245" class="1005" name="hash_tdata_V_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="512" slack="1"/>
<pin id="247" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="hash_tdata_V "/>
</bind>
</comp>

<comp id="250" class="1005" name="hash_tid_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="3"/>
<pin id="252" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="hash_tid_V "/>
</bind>
</comp>

<comp id="255" class="1005" name="processor_rMod_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="512" slack="1"/>
<pin id="257" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="processor_rMod_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="P_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="2"/>
<pin id="263" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="P_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="ref_tmp_i_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="512" slack="1"/>
<pin id="274" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp_i_i "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_Result_s_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="281" class="1005" name="zext_ln174_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="584" slack="1"/>
<pin id="283" dir="1" index="1" bw="584" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="68" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="91" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="111"><net_src comp="95" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="85" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="136"><net_src comp="85" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="102" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="160" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="166" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="95" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="95" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="224"><net_src comp="95" pin="3"/><net_sink comp="214" pin=4"/></net>

<net id="228"><net_src comp="214" pin="5"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="233"><net_src comp="70" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="241"><net_src comp="74" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="248"><net_src comp="128" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="253"><net_src comp="133" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="258"><net_src comp="91" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="264"><net_src comp="95" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="275"><net_src comp="95" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="280"><net_src comp="188" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="225" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: sha256 : input_r | {2 3 }
  - Chain level:
	State 1
		store_ln114 : 1
	State 2
	State 3
		hash_tdata_V : 1
		hash_tid_V : 1
		P_V : 2
		R_V : 1
	State 4
		store_ln114 : 1
	State 5
		tmp : 1
		br_ln114 : 2
		ref_tmp_i_i : 1
		result_V : 1
	State 6
		zext_ln825 : 1
		shl_ln825 : 2
		tmp_48 : 3
		trunc_ln825_1 : 3
		and_ln : 4
		p_Result_s : 5
		br_ln116 : 6
		ref_tmp10_i_i : 1
		store_ln116 : 1
	State 7
		store_ln118 : 1
		store_ln114 : 1
	State 8
		zext_ln174_cast : 1
		zext_ln174 : 2
		write_ln174 : 3
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      grp_sha2561_fu_85      |    0    | 40.4846 |  24099  |  107713 |    0    |
|   call   |  grp_productMod_512_s_fu_91 |    0    |    0    |   1556  |   3394  |    0    |
|          |  grp_monProduct_512_s_fu_95 |    0    |  1.161  |   3086  |   3061  |    0    |
|          | grp_monProduct_512_s_fu_102 |    0    |  1.161  |   3086  |   3061  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   icmp   |      p_Result_s_fu_188      |    0    |    0    |    0    |    13   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|    add   |          i_9_fu_204         |    0    |    0    |    0    |    13   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|    shl   |       shl_ln825_fu_160      |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   write  |       grp_write_fu_78       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|extractvalue|     hash_tdata_V_fu_128     |    0    |    0    |    0    |    0    |    0    |
|          |      hash_tid_V_fu_133      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
| bitselect|          tmp_fu_145         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_48_fu_166        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |      trunc_ln825_fu_153     |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln825_1_fu_174    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   zext   |      zext_ln825_fu_156      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln174_fu_225      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|        and_ln_fu_178        |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln174_cast_fu_214   |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    0    | 42.8066 |  31827  |  117266 |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       P_V_reg_261      |   512  |
|      R_V_1_reg_230     |   512  |
|  hash_tdata_V_reg_245  |   512  |
|   hash_tid_V_reg_250   |    6   |
|        i_reg_238       |    6   |
|   p_Result_s_reg_277   |    1   |
|processor_rMod_V_reg_255|   512  |
|   ref_tmp_i_i_reg_272  |   512  |
|         reg_117        |   512  |
|   zext_ln174_reg_281   |   584  |
+------------------------+--------+
|          Total         |  3669  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_78       |  p2  |   2  |  583 |  1166  ||    9    |
|  grp_monProduct_512_s_fu_95 |  p1  |   6  |  512 |  3072  ||    31   |
|  grp_monProduct_512_s_fu_95 |  p2  |   6  |  512 |  3072  ||    31   |
| grp_monProduct_512_s_fu_102 |  p1  |   2  |  512 |  1024  ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |  8334  || 1.81086 ||    80   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   42   |  31827 | 117266 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   80   |    -   |
|  Register |    -   |    -   |  3669  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   44   |  35496 | 117346 |    0   |
+-----------+--------+--------+--------+--------+--------+
