/******************************************************************************
 * COPYRIGHT CRAY INC. ar_nl_defs.h
 * FILE: ar_nl_defs.h
 * Created by v2h.c on Wed Oct  8 14:39:01 2014
 ******************************************************************************/

#ifndef _AR_NL_DEFS_H_
#define _AR_NL_DEFS_H_

#define AR_NL_N_MMRS                                           	868
#define AR_NL_N_DESCS                                          	0

/*
 *  AR NL MMR TABLE ADDRESS DEFINES
 */
#define AR_NL_PRF_CNTR                                         	(AR_NL_BASE+0x0000001000ull)
#define AR_NL_PRF_CNTR_BASE                                    	(AR_NL_BASE+0x0000001000ull)
#define AR_NL_PRF_CNTR_SIZE                                    	0x0000000800ull
#define AR_NL_PRF_CNTR_LIMIT                                   	AR_NL_PRF_CNTR_BASE+AR_NL_PRF_CNTR_SIZE-1
#define AR_NL_PRF_CNTR_N_ENTRY                                 	256
#define AR_NL_PRF_CNTR_DESC_INCR                               	0x00000008ull
#define AR_NL_PRF_CNTR_DESC_N_QUADWORDS                        	1
#define AR_NL_PRF_CNTR_ADDR(didx)                              	(((didx)*AR_NL_PRF_CNTR_DESC_INCR)\
								+ AR_NL_PRF_CNTR_BASE)
#define AR_NL_PRF_CNTR_LOWER                                   	(AR_NL_BASE+0x0000001000ull)
#define AR_NL_PRF_CNTR_LOWER_BASE                              	(AR_NL_BASE+0x0000001000ull)
#define AR_NL_PRF_CNTR_LOWER_SIZE                              	0x0000000400ull
#define AR_NL_PRF_CNTR_LOWER_LIMIT                             	AR_NL_PRF_CNTR_LOWER_BASE+AR_NL_PRF_CNTR_LOWER_SIZE-1
#define AR_NL_PRF_CNTR_LOWER_N_ENTRY                           	128
#define AR_NL_PRF_CNTR_LOWER_DESC_INCR                         	0x00000008ull
#define AR_NL_PRF_CNTR_LOWER_DESC_N_QUADWORDS                  	1
#define AR_NL_PRF_CNTR_LOWER_ADDR(didx)                        	(((didx)*AR_NL_PRF_CNTR_LOWER_DESC_INCR)\
								+ AR_NL_PRF_CNTR_LOWER_BASE)
#define AR_NL_PRF_SCRATCH_0                                    	(AR_NL_BASE+0x00000013c0ull)
#define AR_NL_PRF_SCRATCH_0_BASE                               	(AR_NL_BASE+0x00000013c0ull)
#define AR_NL_PRF_SCRATCH_0_SIZE                               	0x0000000040ull
#define AR_NL_PRF_SCRATCH_0_LIMIT                              	AR_NL_PRF_SCRATCH_0_BASE+AR_NL_PRF_SCRATCH_0_SIZE-1
#define AR_NL_PRF_SCRATCH_0_N_ENTRY                            	8
#define AR_NL_PRF_SCRATCH_0_DESC_INCR                          	0x00000008ull
#define AR_NL_PRF_SCRATCH_0_DESC_N_QUADWORDS                   	1
#define AR_NL_PRF_SCRATCH_0_ADDR(didx)                         	(((didx)*AR_NL_PRF_SCRATCH_0_DESC_INCR)\
								+ AR_NL_PRF_SCRATCH_0_BASE)
#define AR_NL_PRF_CNTR_UPPER                                   	(AR_NL_BASE+0x0000001400ull)
#define AR_NL_PRF_CNTR_UPPER_BASE                              	(AR_NL_BASE+0x0000001400ull)
#define AR_NL_PRF_CNTR_UPPER_SIZE                              	0x0000000400ull
#define AR_NL_PRF_CNTR_UPPER_LIMIT                             	AR_NL_PRF_CNTR_UPPER_BASE+AR_NL_PRF_CNTR_UPPER_SIZE-1
#define AR_NL_PRF_CNTR_UPPER_N_ENTRY                           	128
#define AR_NL_PRF_CNTR_UPPER_DESC_INCR                         	0x00000008ull
#define AR_NL_PRF_CNTR_UPPER_DESC_N_QUADWORDS                  	1
#define AR_NL_PRF_CNTR_UPPER_ADDR(didx)                        	(((didx)*AR_NL_PRF_CNTR_UPPER_DESC_INCR)\
								+ AR_NL_PRF_CNTR_UPPER_BASE)
#define AR_NL_PRF_SCRATCH_1                                    	(AR_NL_BASE+0x00000017c0ull)
#define AR_NL_PRF_SCRATCH_1_BASE                               	(AR_NL_BASE+0x00000017c0ull)
#define AR_NL_PRF_SCRATCH_1_SIZE                               	0x0000000040ull
#define AR_NL_PRF_SCRATCH_1_LIMIT                              	AR_NL_PRF_SCRATCH_1_BASE+AR_NL_PRF_SCRATCH_1_SIZE-1
#define AR_NL_PRF_SCRATCH_1_N_ENTRY                            	8
#define AR_NL_PRF_SCRATCH_1_DESC_INCR                          	0x00000008ull
#define AR_NL_PRF_SCRATCH_1_DESC_N_QUADWORDS                   	1
#define AR_NL_PRF_SCRATCH_1_ADDR(didx)                         	(((didx)*AR_NL_PRF_SCRATCH_1_DESC_INCR)\
								+ AR_NL_PRF_SCRATCH_1_BASE)

/*
 *  AR NL MMR ADDRESS DEFINES
 */
#define AR_NL_CFG_NODEID                                       	(AR_NL_BASE+0x0000000000ull)
#define AR_NL_CFG_NODEID_SIZE                                  	0x0000000008ull
#define AR_NL_CFG_NODEID_LIMIT                                 	AR_NL_CFG_NODEID+AR_NL_CFG_NODEID_SIZE-1
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_SIZE  	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_LIMIT 	AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_SIZE 	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_SIZE  	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LIMIT 	AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_SIZE	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_SIZE	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_SIZE	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_SIZE	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_SIZE	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_SIZE	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_SIZE	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_SIZE	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_SIZE	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_SIZE  	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_LIMIT 	AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_SIZE 	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_SIZE  	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_LIMIT 	AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_SIZE	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_SIZE	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_SIZE	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_SIZE	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_SIZE	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SIZE	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_SIZE	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_SIZE	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SIZE	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_SIZE	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_SIZE	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_SIZE	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_LIMIT	AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ              	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_SIZE         	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_LIMIT        	AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ             	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_SIZE        	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_LIMIT       	AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ              	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SIZE         	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_LIMIT        	AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ              	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_SIZE         	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_LIMIT        	AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ             	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_SIZE        	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_LIMIT       	AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ              	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SIZE         	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_LIMIT        	AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_SIZE       	0x0000000018ull
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_LIMIT      	AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ+AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_SIZE      	0x0000000010ull
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_LIMIT     	AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ+AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_SIZE       	0x0000000008ull
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_LIMIT      	AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ+AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_SIZE      	0x0000000018ull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_LIMIT     	AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ+AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ          	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_SIZE     	0x0000000010ull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_LIMIT    	AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ+AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_SIZE      	0x0000000008ull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_LIMIT     	AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ+AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_SIZE      	0x0000000018ull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_LIMIT     	AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ+AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ          	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_SIZE     	0x0000000010ull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_LIMIT    	AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ+AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_SIZE      	0x0000000008ull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_LIMIT     	AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ+AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_SIZE	0x0000000018ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_LIMIT	AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ+AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_SIZE	0x0000000010ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_LIMIT	AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ+AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_SIZE	0x0000000008ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_LIMIT	AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ+AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_SIZE    	0x0000000018ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_LIMIT   	AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ+AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_SIZE   	0x0000000010ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_LIMIT  	AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ+AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_SIZE    	0x0000000008ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LIMIT   	AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ+AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_SIZE    	0x0000000018ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_LIMIT   	AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ+AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_SIZE   	0x0000000010ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_LIMIT  	AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ+AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_SIZE    	0x0000000008ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_LIMIT   	AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ+AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_SIZE      	0x0000000018ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_LIMIT     	AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ+AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ          	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_SIZE     	0x0000000010ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_LIMIT    	AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ+AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_SIZE      	0x0000000008ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_LIMIT     	AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ+AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_SIZE      	0x0000000018ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_LIMIT     	AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ+AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ          	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_SIZE     	0x0000000010ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_LIMIT    	AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ+AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_SIZE-1
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_SIZE      	0x0000000008ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LIMIT     	AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ+AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF+AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_SIZE	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_LIMIT	AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF+AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_SIZE	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_LIMIT	AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF+AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_SIZE	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_LIMIT	AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF+AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_SIZE       	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_LIMIT      	AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF+AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_SIZE      	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_LIMIT     	AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF+AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_SIZE       	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_LIMIT      	AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF+AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF             	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_SIZE        	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_LIMIT       	AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF+AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_SIZE       	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_LIMIT      	AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF+AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF             	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_SIZE        	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_LIMIT       	AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF+AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_SIZE       	0x0000000018ull
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_LIMIT      	AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF+AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_SIZE      	0x0000000010ull
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_LIMIT     	AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF+AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_SIZE       	0x0000000008ull
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_LIMIT      	AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF+AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_SIZE    	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_SIZE   	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_LIMIT  	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_SIZE    	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF+AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_SIZE      	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_LIMIT     	AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF+AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF          	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_SIZE     	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_LIMIT    	AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF+AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SIZE      	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_LIMIT     	AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF+AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_SIZE       	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_LIMIT      	AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF+AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_SIZE      	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_LIMIT     	AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF+AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SIZE       	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LIMIT      	AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF+AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF          	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_SIZE     	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_LIMIT    	AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF+AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_SIZE    	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_LIMIT   	AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF+AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF          	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SIZE     	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_LIMIT    	AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF+AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_SIZE       	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_LIMIT      	AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF+AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_SIZE      	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_LIMIT     	AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF+AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SIZE       	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_LIMIT      	AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF+AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_SIZE       	0x0000000018ull
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_LIMIT      	AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF+AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF           	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_SIZE      	0x0000000010ull
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_LIMIT     	AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF+AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_SIZE-1
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF            	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_SIZE       	0x0000000008ull
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_LIMIT      	AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF+AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_SIZE-1
#define AR_RTR_SUBSW_INPUTS_0_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_0_HI_SUBSW+AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_0_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_0_MID_SUBSW+AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_0_LO_SUBSW+AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_1_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_1_HI_SUBSW+AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_1_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_1_MID_SUBSW+AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_1_LO_SUBSW+AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_2_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_2_HI_SUBSW+AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_2_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_2_MID_SUBSW+AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_2_LO_SUBSW+AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_3_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_3_HI_SUBSW+AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_3_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_3_MID_SUBSW+AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_3_LO_SUBSW+AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_4_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_4_HI_SUBSW+AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_4_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_4_MID_SUBSW+AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_4_LO_SUBSW+AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_5_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_5_HI_SUBSW+AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_5_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_5_MID_SUBSW+AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_5_LO_SUBSW+AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_6_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_6_HI_SUBSW+AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_6_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_6_MID_SUBSW+AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_6_LO_SUBSW+AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_7_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_7_HI_SUBSW+AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_7_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_7_MID_SUBSW+AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_7_LO_SUBSW+AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_8_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_8_HI_SUBSW+AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_8_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_8_MID_SUBSW+AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_8_LO_SUBSW+AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_9_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_9_HI_SUBSW+AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_9_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_9_MID_SUBSW+AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_9_LO_SUBSW+AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_A_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_A_HI_SUBSW+AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_A_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_A_MID_SUBSW+AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_A_LO_SUBSW+AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_B_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_B_HI_SUBSW+AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_B_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_B_MID_SUBSW+AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_B_LO_SUBSW+AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_C_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_C_HI_SUBSW+AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_C_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_C_MID_SUBSW+AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_C_LO_SUBSW+AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_D_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_D_HI_SUBSW+AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_D_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_D_MID_SUBSW+AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_D_LO_SUBSW+AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_E_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_E_HI_SUBSW+AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_E_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_E_MID_SUBSW+AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_E_LO_SUBSW+AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_F_HI_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_SIZE                    	0x0000000018ull
#define AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_F_HI_SUBSW+AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_F_MID_SUBSW                        	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_SIZE                   	0x0000000010ull
#define AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_LIMIT                  	AR_RTR_SUBSW_INPUTS_F_MID_SUBSW+AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW                         	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SIZE                    	0x0000000008ull
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_LIMIT                   	AR_RTR_SUBSW_INPUTS_F_LO_SUBSW+AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW+AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW+AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW+AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW+AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW+AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW+AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW+AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW+AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW+AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW+AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW+AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW+AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW+AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW+AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW+AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW+AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW+AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW+AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW+AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW+AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW+AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW+AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_SIZE             	0x0000000018ull
#define AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW+AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW                 	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_SIZE            	0x0000000010ull
#define AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_LIMIT           	AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW+AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW                  	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_SIZE             	0x0000000008ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_LIMIT            	AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW+AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_SIZE                  	0x0000000018ull
#define AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW+AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_SIZE                 	0x0000000010ull
#define AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_LIMIT                	AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW+AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SIZE                  	0x0000000008ull
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW+AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_SIZE                  	0x0000000018ull
#define AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW+AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_SIZE                 	0x0000000010ull
#define AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_LIMIT                	AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW+AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SIZE                  	0x0000000008ull
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW+AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_SIZE                  	0x0000000018ull
#define AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW+AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_SIZE                 	0x0000000010ull
#define AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_LIMIT                	AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW+AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SIZE                  	0x0000000008ull
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW+AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_SIZE                  	0x0000000018ull
#define AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW+AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_SIZE                 	0x0000000010ull
#define AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_LIMIT                	AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW+AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SIZE                  	0x0000000008ull
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW+AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_SIZE                  	0x0000000018ull
#define AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW+AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_SIZE                 	0x0000000010ull
#define AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_LIMIT                	AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW+AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SIZE                  	0x0000000008ull
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW+AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_SIZE                  	0x0000000018ull
#define AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW+AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_SIZE                 	0x0000000010ull
#define AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_LIMIT                	AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW+AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SIZE                  	0x0000000008ull
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW+AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_SIZE                  	0x0000000018ull
#define AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW+AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_SIZE                 	0x0000000010ull
#define AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_LIMIT                	AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW+AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SIZE                  	0x0000000008ull
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW+AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_SIZE                  	0x0000000018ull
#define AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW+AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_SIZE                 	0x0000000010ull
#define AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_LIMIT                	AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW+AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW                       	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SIZE                  	0x0000000008ull
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_LIMIT                 	AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW+AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_SIZE               	0x0000000018ull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW                   	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_SIZE              	0x0000000010ull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_LIMIT             	AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW                    	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_SIZE               	0x0000000008ull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LIMIT              	AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW+AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_SIZE                 	0x0000000018ull
#define AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW+AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW                     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_SIZE                	0x0000000010ull
#define AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_LIMIT               	AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW+AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_SIZE                 	0x0000000008ull
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW+AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_SIZE                 	0x0000000018ull
#define AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW+AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW                     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_SIZE                	0x0000000010ull
#define AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_LIMIT               	AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW+AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_SIZE                 	0x0000000008ull
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW+AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_SIZE                 	0x0000000018ull
#define AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW+AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW                     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_SIZE                	0x0000000010ull
#define AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_LIMIT               	AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW+AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_SIZE                 	0x0000000008ull
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW+AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_SIZE                 	0x0000000018ull
#define AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW+AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW                     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_SIZE                	0x0000000010ull
#define AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_LIMIT               	AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW+AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_SIZE                 	0x0000000008ull
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW+AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_SIZE                 	0x0000000018ull
#define AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW+AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW                     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_SIZE                	0x0000000010ull
#define AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_LIMIT               	AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW+AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_SIZE                 	0x0000000008ull
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW+AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_SIZE                 	0x0000000018ull
#define AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW+AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW                     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_SIZE                	0x0000000010ull
#define AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_LIMIT               	AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW+AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_SIZE                 	0x0000000008ull
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW+AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_SIZE                 	0x0000000018ull
#define AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW+AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW                     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_SIZE                	0x0000000010ull
#define AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_LIMIT               	AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW+AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_SIZE                 	0x0000000008ull
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW+AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_SIZE                 	0x0000000018ull
#define AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW+AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW                     	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_SIZE                	0x0000000010ull
#define AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_LIMIT               	AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW+AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_SIZE-1
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW                      	(AR_NL_BASE+0x0000000000ull)
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_SIZE                 	0x0000000008ull
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_LIMIT                	AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW+AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_SIZE-1
#define AR_NL_CFG_CRDT                                         	(AR_NL_BASE+0x0000000008ull)
#define AR_NL_CFG_CRDT_SIZE                                    	0x0000000008ull
#define AR_NL_CFG_CRDT_LIMIT                                   	AR_NL_CFG_CRDT+AR_NL_CFG_CRDT_SIZE-1
#define AR_NL_CFG_NL2TILE_PARAMS                               	(AR_NL_BASE+0x0000000010ull)
#define AR_NL_CFG_NL2TILE_PARAMS_SIZE                          	0x0000000008ull
#define AR_NL_CFG_NL2TILE_PARAMS_LIMIT                         	AR_NL_CFG_NL2TILE_PARAMS+AR_NL_CFG_NL2TILE_PARAMS_SIZE-1
#define AR_NL_CFG_TILE2NL_PARAMS                               	(AR_NL_BASE+0x0000000018ull)
#define AR_NL_CFG_TILE2NL_PARAMS_SIZE                          	0x0000000008ull
#define AR_NL_CFG_TILE2NL_PARAMS_LIMIT                         	AR_NL_CFG_TILE2NL_PARAMS+AR_NL_CFG_TILE2NL_PARAMS_SIZE-1
#define AR_NL_PRF_WM                                           	(AR_NL_BASE+0x0000000020ull)
#define AR_NL_PRF_WM_SIZE                                      	0x0000000008ull
#define AR_NL_PRF_WM_LIMIT                                     	AR_NL_PRF_WM+AR_NL_PRF_WM_SIZE-1
#define AR_NL_CFG_CONGESTION_CTRL                              	(AR_NL_BASE+0x0000000028ull)
#define AR_NL_CFG_CONGESTION_CTRL_SIZE                         	0x0000000008ull
#define AR_NL_CFG_CONGESTION_CTRL_LIMIT                        	AR_NL_CFG_CONGESTION_CTRL+AR_NL_CFG_CONGESTION_CTRL_SIZE-1
#define AR_NL_ERR_FLG                                          	(AR_NL_BASE+0x0000000030ull)
#define AR_NL_ERR_FLG_SIZE                                     	0x0000000008ull
#define AR_NL_ERR_FLG_LIMIT                                    	AR_NL_ERR_FLG+AR_NL_ERR_FLG_SIZE-1
#define AR_NL_ERR_CLR                                          	(AR_NL_BASE+0x0000000038ull)
#define AR_NL_ERR_CLR_SIZE                                     	0x0000000008ull
#define AR_NL_ERR_CLR_LIMIT                                    	AR_NL_ERR_CLR+AR_NL_ERR_CLR_SIZE-1
#define AR_NL_ERR_HSS_MSK                                      	(AR_NL_BASE+0x0000000040ull)
#define AR_NL_ERR_HSS_MSK_SIZE                                 	0x0000000008ull
#define AR_NL_ERR_HSS_MSK_LIMIT                                	AR_NL_ERR_HSS_MSK+AR_NL_ERR_HSS_MSK_SIZE-1
#define AR_NL_ERR_OS0_MSK                                      	(AR_NL_BASE+0x0000000048ull)
#define AR_NL_ERR_OS0_MSK_SIZE                                 	0x0000000008ull
#define AR_NL_ERR_OS0_MSK_LIMIT                                	AR_NL_ERR_OS0_MSK+AR_NL_ERR_OS0_MSK_SIZE-1
#define AR_NL_ERR_OS1_MSK                                      	(AR_NL_BASE+0x0000000050ull)
#define AR_NL_ERR_OS1_MSK_SIZE                                 	0x0000000008ull
#define AR_NL_ERR_OS1_MSK_LIMIT                                	AR_NL_ERR_OS1_MSK+AR_NL_ERR_OS1_MSK_SIZE-1
#define AR_NL_ERR_OS2_MSK                                      	(AR_NL_BASE+0x0000000058ull)
#define AR_NL_ERR_OS2_MSK_SIZE                                 	0x0000000008ull
#define AR_NL_ERR_OS2_MSK_LIMIT                                	AR_NL_ERR_OS2_MSK+AR_NL_ERR_OS2_MSK_SIZE-1
#define AR_NL_ERR_OS3_MSK                                      	(AR_NL_BASE+0x0000000060ull)
#define AR_NL_ERR_OS3_MSK_SIZE                                 	0x0000000008ull
#define AR_NL_ERR_OS3_MSK_LIMIT                                	AR_NL_ERR_OS3_MSK+AR_NL_ERR_OS3_MSK_SIZE-1
#define AR_NL_ERR_FIRST_FLG                                    	(AR_NL_BASE+0x0000000068ull)
#define AR_NL_ERR_FIRST_FLG_SIZE                               	0x0000000008ull
#define AR_NL_ERR_FIRST_FLG_LIMIT                              	AR_NL_ERR_FIRST_FLG+AR_NL_ERR_FIRST_FLG_SIZE-1
#define AR_NL_ERR_INFO_NIC_FLG                                 	(AR_NL_BASE+0x0000000070ull)
#define AR_NL_ERR_INFO_NIC_FLG_SIZE                            	0x0000000008ull
#define AR_NL_ERR_INFO_NIC_FLG_LIMIT                           	AR_NL_ERR_INFO_NIC_FLG+AR_NL_ERR_INFO_NIC_FLG_SIZE-1
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG                         	(AR_NL_BASE+0x0000000078ull)
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_LIMIT                   	AR_NL_ERR_INFO_REQ_TILE2NL_FLG+AR_NL_ERR_INFO_REQ_TILE2NL_FLG_SIZE-1
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG                         	(AR_NL_BASE+0x0000000080ull)
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_LIMIT                   	AR_NL_ERR_INFO_RSP_TILE2NL_FLG+AR_NL_ERR_INFO_RSP_TILE2NL_FLG_SIZE-1
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG                         	(AR_NL_BASE+0x0000000088ull)
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_LIMIT                   	AR_NL_ERR_INFO_REQ_NL2TILE_FLG+AR_NL_ERR_INFO_REQ_NL2TILE_FLG_SIZE-1
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG                         	(AR_NL_BASE+0x0000000090ull)
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_LIMIT                   	AR_NL_ERR_INFO_RSP_NL2TILE_FLG+AR_NL_ERR_INFO_RSP_NL2TILE_FLG_SIZE-1
#define AR_NL_NIC_BUFFER_STATUS                                	(AR_NL_BASE+0x0000000098ull)
#define AR_NL_NIC_BUFFER_STATUS_SIZE                           	0x0000000008ull
#define AR_NL_NIC_BUFFER_STATUS_LIMIT                          	AR_NL_NIC_BUFFER_STATUS+AR_NL_NIC_BUFFER_STATUS_SIZE-1
#define AR_NL_ERR_INFO_REQ_F2P                                 	(AR_NL_BASE+0x00000000a0ull)
#define AR_NL_ERR_INFO_REQ_F2P_SIZE                            	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_F2P_LIMIT                           	AR_NL_ERR_INFO_REQ_F2P+AR_NL_ERR_INFO_REQ_F2P_SIZE-1
#define AR_NL_ERR_INFO_REQ_CNT_PE_F2P                          	(AR_NL_BASE+0x00000000a8ull)
#define AR_NL_ERR_INFO_REQ_CNT_PE_F2P_SIZE                     	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_CNT_PE_F2P_LIMIT                    	AR_NL_ERR_INFO_REQ_CNT_PE_F2P+AR_NL_ERR_INFO_REQ_CNT_PE_F2P_SIZE-1
#define AR_NL_ERR_INFO_REQ_CNT_SBE_F2P                         	(AR_NL_BASE+0x00000000b0ull)
#define AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_LIMIT                   	AR_NL_ERR_INFO_REQ_CNT_SBE_F2P+AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_SIZE-1
#define AR_NL_ERR_INFO_REQ_CNT_MBE_F2P                         	(AR_NL_BASE+0x00000000b8ull)
#define AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_LIMIT                   	AR_NL_ERR_INFO_REQ_CNT_MBE_F2P+AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_SIZE-1
#define AR_NL_ERR_INFO_RSP_F2P                                 	(AR_NL_BASE+0x00000000c0ull)
#define AR_NL_ERR_INFO_RSP_F2P_SIZE                            	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_F2P_LIMIT                           	AR_NL_ERR_INFO_RSP_F2P+AR_NL_ERR_INFO_RSP_F2P_SIZE-1
#define AR_NL_ERR_INFO_RSP_CNT_PE_F2P                          	(AR_NL_BASE+0x00000000c8ull)
#define AR_NL_ERR_INFO_RSP_CNT_PE_F2P_SIZE                     	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_CNT_PE_F2P_LIMIT                    	AR_NL_ERR_INFO_RSP_CNT_PE_F2P+AR_NL_ERR_INFO_RSP_CNT_PE_F2P_SIZE-1
#define AR_NL_ERR_INFO_RSP_CNT_SBE_F2P                         	(AR_NL_BASE+0x00000000d0ull)
#define AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_LIMIT                   	AR_NL_ERR_INFO_RSP_CNT_SBE_F2P+AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_SIZE-1
#define AR_NL_ERR_INFO_RSP_CNT_MBE_F2P                         	(AR_NL_BASE+0x00000000d8ull)
#define AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_LIMIT                   	AR_NL_ERR_INFO_RSP_CNT_MBE_F2P+AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_SIZE-1
#define AR_NL_DBG_ERRINJ_F2P                                   	(AR_NL_BASE+0x00000000e0ull)
#define AR_NL_DBG_ERRINJ_F2P_SIZE                              	0x0000000008ull
#define AR_NL_DBG_ERRINJ_F2P_LIMIT                             	AR_NL_DBG_ERRINJ_F2P+AR_NL_DBG_ERRINJ_F2P_SIZE-1
#define AR_NL_ERR_INFO_REQ_P2F                                 	(AR_NL_BASE+0x00000000f0ull)
#define AR_NL_ERR_INFO_REQ_P2F_SIZE                            	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_P2F_LIMIT                           	AR_NL_ERR_INFO_REQ_P2F+AR_NL_ERR_INFO_REQ_P2F_SIZE-1
#define AR_NL_ERR_INFO_REQ_CNT_SBE_P2F                         	(AR_NL_BASE+0x00000000f8ull)
#define AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_LIMIT                   	AR_NL_ERR_INFO_REQ_CNT_SBE_P2F+AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_SIZE-1
#define AR_NL_ERR_INFO_REQ_CNT_MBE_P2F                         	(AR_NL_BASE+0x0000000100ull)
#define AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_LIMIT                   	AR_NL_ERR_INFO_REQ_CNT_MBE_P2F+AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_SIZE-1
#define AR_NL_ERR_INFO_RSP_P2F                                 	(AR_NL_BASE+0x0000000108ull)
#define AR_NL_ERR_INFO_RSP_P2F_SIZE                            	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_P2F_LIMIT                           	AR_NL_ERR_INFO_RSP_P2F+AR_NL_ERR_INFO_RSP_P2F_SIZE-1
#define AR_NL_ERR_INFO_RSP_CNT_SBE_P2F                         	(AR_NL_BASE+0x0000000110ull)
#define AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_LIMIT                   	AR_NL_ERR_INFO_RSP_CNT_SBE_P2F+AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_SIZE-1
#define AR_NL_ERR_INFO_RSP_CNT_MBE_P2F                         	(AR_NL_BASE+0x0000000118ull)
#define AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_LIMIT                   	AR_NL_ERR_INFO_RSP_CNT_MBE_P2F+AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_SIZE-1
#define AR_NL_DBG_ERRINJ_P2F                                   	(AR_NL_BASE+0x0000000120ull)
#define AR_NL_DBG_ERRINJ_P2F_SIZE                              	0x0000000008ull
#define AR_NL_DBG_ERRINJ_P2F_LIMIT                             	AR_NL_DBG_ERRINJ_P2F+AR_NL_DBG_ERRINJ_P2F_SIZE-1
#define AR_NL_ERR_INFO_PC                                      	(AR_NL_BASE+0x0000000130ull)
#define AR_NL_ERR_INFO_PC_SIZE                                 	0x0000000008ull
#define AR_NL_ERR_INFO_PC_LIMIT                                	AR_NL_ERR_INFO_PC+AR_NL_ERR_INFO_PC_SIZE-1
#define AR_NL_ERR_INFO_CNT_PERR_PC                             	(AR_NL_BASE+0x0000000138ull)
#define AR_NL_ERR_INFO_CNT_PERR_PC_SIZE                        	0x0000000008ull
#define AR_NL_ERR_INFO_CNT_PERR_PC_LIMIT                       	AR_NL_ERR_INFO_CNT_PERR_PC+AR_NL_ERR_INFO_CNT_PERR_PC_SIZE-1
#define AR_NL_DBG_ERRINJ_PC                                    	(AR_NL_BASE+0x0000000140ull)
#define AR_NL_DBG_ERRINJ_PC_SIZE                               	0x0000000008ull
#define AR_NL_DBG_ERRINJ_PC_LIMIT                              	AR_NL_DBG_ERRINJ_PC+AR_NL_DBG_ERRINJ_PC_SIZE-1
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT                         	(AR_NL_BASE+0x0000000150ull)
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_LIMIT                   	AR_NL_ERR_INFO_REQ_BAD_BIT_CNT+AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_SIZE-1
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT                         	(AR_NL_BASE+0x0000000158ull)
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_LIMIT                   	AR_NL_ERR_INFO_RSP_BAD_BIT_CNT+AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_SIZE-1
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT                         	(AR_NL_BASE+0x0000000160ull)
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_LIMIT                   	AR_NL_ERR_INFO_REQ_BAD_CRC_CNT+AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_SIZE-1
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT                         	(AR_NL_BASE+0x0000000168ull)
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_SIZE                    	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_LIMIT                   	AR_NL_ERR_INFO_RSP_BAD_CRC_CNT+AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_SIZE-1
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT                          	(AR_NL_BASE+0x0000000170ull)
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_SIZE                     	0x0000000008ull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_LIMIT                    	AR_NL_ERR_INFO_REQ_SQUASH_CNT+AR_NL_ERR_INFO_REQ_SQUASH_CNT_SIZE-1
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT                          	(AR_NL_BASE+0x0000000178ull)
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_SIZE                     	0x0000000008ull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_LIMIT                    	AR_NL_ERR_INFO_RSP_SQUASH_CNT+AR_NL_ERR_INFO_RSP_SQUASH_CNT_SIZE-1
#define AR_NL_ERR_INFO_CNT_CLR                                 	(AR_NL_BASE+0x0000000180ull)
#define AR_NL_ERR_INFO_CNT_CLR_SIZE                            	0x0000000008ull
#define AR_NL_ERR_INFO_CNT_CLR_LIMIT                           	AR_NL_ERR_INFO_CNT_CLR+AR_NL_ERR_INFO_CNT_CLR_SIZE-1
#define AR_NL_PRF_CTRL                                         	(AR_NL_BASE+0x0000001800ull)
#define AR_NL_PRF_CTRL_SIZE                                    	0x0000000008ull
#define AR_NL_PRF_CTRL_LIMIT                                   	AR_NL_PRF_CTRL+AR_NL_PRF_CTRL_SIZE-1

/*
 *  AR_NL_CFG_NODEID DEFINES
 */
#define AR_NL_CFG_NODEID_NODE_ID_MASK                                   	0x000000000000ffffull
#define AR_NL_CFG_NODEID_NODE_ID_BP                                     	0
#define AR_NL_CFG_NODEID_NODE_ID_QW                                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0_MASK	0x8000000000000000ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0_MASK	0x7fffffffffffff80ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR_MASK	0x0000000000000040ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13_MASK	0x0000000000000020ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE_MASK	0x0000000000000010ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL_MASK	0x0000000000000008ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT_MASK	0x0000000000000004ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL_MASK	0x0000000000000002ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT_MASK	0x0000000000000001ull
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0_BP	63
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0_BP	7
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR_BP	6
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13_BP	5
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE_BP	4
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL_BP	3
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT_BP	2
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL_BP	1
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT_BP	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0_QW	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0_QW	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR_QW	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13_QW	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE_QW	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL_QW	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT_QW	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL_QW	0
#define AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47_MASK	0xc000000000000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8_MASK	0x3ffe000000000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN_MASK	0x0001000000000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN_MASK	0x0000800000000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0_MASK	0x0000700000000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0_MASK	0x00000e0000000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0_MASK	0x000001e000000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0_MASK	0x0000001fe0000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0_MASK	0x000000001e000000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0_MASK	0x0000000001fe0000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0_MASK	0x0000000000018000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4_MASK	0x0000000000004000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK_MASK	0x0000000000002000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK_MASK	0x0000000000001000ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1_MASK	0x0000000000000800ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1_MASK	0x0000000000000400ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1_MASK	0x0000000000000200ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1_MASK	0x0000000000000100ull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0_MASK	0x00000000000000ffull
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47_BP	62
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8_BP	49
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN_BP  	48
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN_BP  	47
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0_BP	44
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0_BP	41
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0_BP	37
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0_BP	29
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0_BP	25
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0_BP	17
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0_BP	15
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4_BP	14
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK_BP	13
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK_BP	12
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1_BP	11
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1_BP	10
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1_BP	9
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1_BP	8
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0_BP	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN_QW  	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN_QW  	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1_QW	0
#define AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26_MASK	0xfe00000000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8_MASK	0x01f8000000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0_MASK	0x0007000000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN_MASK	0x0000800000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_MASK	0x0000700000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4_MASK	0x0000080000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL_MASK	0x0000040000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL_MASK	0x0000020000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4_MASK	0x0000010000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_MASK	0x000000ffff000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4_MASK	0x0000000000f00000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_MASK	0x00000000000ff000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_MASK	0x0000000000000fffull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26_BP	57
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8_BP	51
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0_BP	48
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN_BP	47
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_BP	44
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4_BP	43
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL_BP	42
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL_BP	41
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4_BP	40
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_BP	24
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4_BP	20
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_BP	12
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_BP	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26_MASK	0xfe00000000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8_MASK	0x01f8000000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0_MASK	0x0007000000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN_MASK	0x0000800000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_MASK	0x0000700000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4_MASK	0x0000080000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL_MASK	0x0000040000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL_MASK	0x0000020000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4_MASK	0x0000010000000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_MASK	0x000000ffff000000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4_MASK	0x0000000000f00000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_MASK	0x00000000000ff000ull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_MASK	0x0000000000000fffull
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26_BP	57
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8_BP	51
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0_BP	48
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN_BP	47
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_BP	44
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4_BP	43
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL_BP	42
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL_BP	41
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4_BP	40
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_BP	24
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4_BP	20
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_BP	12
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_BP	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6_MASK	0x2000000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0_MASK	0x1ffffffffffff000ull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12_MASK	0x0000000000000800ull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0_MASK	0x00000000000007f8ull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0_MASK	0x0000000000000007ull
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6_BP	61
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0_BP	12
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12_BP	11
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0_BP	3
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0_BP	0
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0_MASK	0xfe00000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0_MASK	0x01fe000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0_MASK	0x0001f00000000000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0_MASK	0x00000f8000000000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0_MASK	0x0000007800000000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11_MASK	0x0000000400000000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24_MASK	0x0000000300000000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8_MASK	0x00000000ffc00000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0_MASK	0x00000000003f0000ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0_MASK	0x000000000000fc00ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0_MASK	0x00000000000003c0ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0_MASK	0x0000000000000038ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0_MASK	0x0000000000000007ull
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0_BP	57
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0_BP	49
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0_BP	44
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0_BP	39
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0_BP	35
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11_BP	34
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24_BP	32
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8_BP	22
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0_BP	16
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0_BP	10
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0_BP	6
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0_BP	3
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0_BP	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26_MASK	0xf800000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420_MASK	0x0780000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420_MASK	0x0078000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420_MASK	0x0007800000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0_MASK	0x0000600000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0_MASK	0x0000180000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0_MASK	0x0000060000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0_MASK	0x0000018000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0_MASK	0x0000007000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0_MASK	0x0000000e00000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0_MASK	0x00000001c0000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_MASK	0x0000000038000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2_MASK	0x0000000006000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2_MASK	0x0000000001800000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2_MASK	0x0000000000600000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2_MASK	0x0000000000180000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0_MASK	0x0000000000070000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0_MASK	0x000000000000e000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0_MASK	0x0000000000001c00ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_MASK	0x0000000000000380ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0_MASK	0x0000000000000040ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0_MASK	0x0000000000000030ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0_MASK	0x0000000000000008ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0_MASK	0x0000000000000007ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26_BP	59
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420_BP	55
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420_BP	51
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420_BP	47
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0_BP	45
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0_BP	43
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0_BP	41
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0_BP	39
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0_BP	36
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0_BP	33
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0_BP	30
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_BP	27
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2_BP	25
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2_BP	23
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2_BP	21
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2_BP	19
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0_BP	16
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0_BP	13
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0_BP	10
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_BP	7
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0_BP	6
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0_BP	4
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0_BP	3
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0_BP	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26_MASK	0xf800000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531_MASK	0x0780000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531_MASK	0x0078000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531_MASK	0x0007800000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0_MASK	0x0000600000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0_MASK	0x0000180000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0_MASK	0x0000060000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0_MASK	0x0000018000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0_MASK	0x0000007000000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0_MASK	0x0000000e00000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0_MASK	0x00000001c0000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_MASK	0x0000000038000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2_MASK	0x0000000006000000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2_MASK	0x0000000001800000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2_MASK	0x0000000000600000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2_MASK	0x0000000000180000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0_MASK	0x0000000000070000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0_MASK	0x000000000000e000ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0_MASK	0x0000000000001c00ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_MASK	0x0000000000000380ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1_MASK	0x0000000000000040ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0_MASK	0x0000000000000030ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1_MASK	0x0000000000000008ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0_MASK	0x0000000000000007ull
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26_BP	59
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531_BP	55
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531_BP	51
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531_BP	47
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0_BP	45
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0_BP	43
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0_BP	41
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0_BP	39
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0_BP	36
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0_BP	33
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0_BP	30
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_BP	27
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2_BP	25
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2_BP	23
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2_BP	21
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2_BP	19
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0_BP	16
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0_BP	13
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0_BP	10
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_BP	7
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1_BP	6
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0_BP	4
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1_BP	3
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0_BP	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1_QW	0
#define AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26_MASK	0xe000000000000000ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB_MASK	0x1000000000000000ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0_MASK	0x0ff0000000000000ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0_MASK	0x000ff00000000000ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0_MASK	0x00000ff000000000ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0_MASK	0x0000000ff0000000ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0_MASK	0x000000000e000000ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5_MASK	0x0000000001000000ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0_MASK	0x0000000000ffff00ull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0_MASK	0x00000000000000ffull
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26_BP	61
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB_BP	60
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0_BP	52
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0_BP	44
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0_BP	36
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0_BP	28
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0_BP	25
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5_BP	24
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0_BP	8
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0_BP	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0_QW	0
#define AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128_MASK   	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128_BP     	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128_QW     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64_MASK   	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64_BP     	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64_QW     	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56_MASK	0xffe0000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0_MASK   	0x001ffffffffffff0ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0_MASK 	0x0000000000000008ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0_MASK	0x0000000000000007ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56_BP	53
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0_BP     	4
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0_BP   	3
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0_BP 	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56_QW	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0_QW     	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0_QW   	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0_QW 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128_MASK   	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128_BP     	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128_QW     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64_MASK   	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64_BP     	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64_QW     	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56_MASK	0xffe0000000000000ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0_MASK   	0x001ffffffffffff0ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1_MASK 	0x0000000000000008ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0_MASK	0x0000000000000007ull
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56_BP	53
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0_BP     	4
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1_BP   	3
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0_BP 	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56_QW	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0_QW     	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1_QW   	0
#define AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0_QW 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128_MASK 	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128_BP   	0
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128_QW   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64_MASK 	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64_BP   	0
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0_BP	0
#define AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_BP  	0
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_BP  	0
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_QW  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57_MASK  	0xfe00000000000000ull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE_MASK    	0x0100000000000000ull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC_MASK      	0x00fe000000000000ull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS_MASK      	0x0001ffffffffffffull
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57_BP    	57
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE_BP      	56
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC_BP        	49
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS_BP        	0
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57_QW    	0
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE_QW      	0
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC_QW        	0
#define AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128_BP  	0
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64_BP  	0
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64_QW  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57_MASK  	0xfe00000000000000ull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE_MASK    	0x0100000000000000ull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC_MASK      	0x00fe000000000000ull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS_MASK      	0x0001ffffffffffffull
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57_BP    	57
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE_BP      	56
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC_BP        	49
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS_BP        	0
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57_QW    	0
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE_QW      	0
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC_QW        	0
#define AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61_MASK	0xe000000000000000ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY_MASK	0x1000000000000000ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_MASK	0x0800000000000000ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK_MASK 	0x07e0000000000000ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC_MASK	0x0018000000000000ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL_MASK	0x0004000000000000ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49_MASK	0x0002000000000000ull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0_MASK	0x0001ffffffffffffull
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61_BP	61
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY_BP	60
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_BP	59
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK_BP   	53
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC_BP 	51
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL_BP	50
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49_BP	49
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0_BP	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61_QW	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY_QW	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_QW	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK_QW   	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC_QW 	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL_QW	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49_QW	0
#define AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE_MASK  	0xfc00000000000000ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS_MASK     	0x0200000000000000ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT_MASK	0x0100000000000000ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC_MASK	0x00fe000000000000ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA_MASK	0x0001ffffffffffffull
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE_BP    	58
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS_BP       	57
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT_BP  	56
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC_BP 	49
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA_BP	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE_QW    	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS_QW       	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT_QW  	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC_QW 	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128_BP	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64_BP	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58_MASK	0xfc00000000000000ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ_MASK     	0x0200000000000000ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT_MASK	0x0100000000000000ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC_MASK	0x00fe000000000000ull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA_MASK	0x0001ffffffffffffull
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58_BP  	58
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ_BP       	57
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT_BP  	56
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC_BP 	49
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA_BP	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58_QW  	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ_QW       	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT_QW  	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC_QW 	0
#define AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128_BP  	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64_BP  	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64_QW  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62_MASK  	0xc000000000000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6_MASK  	0x2000000000000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6_MASK	0x1ffffffffffff000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12_MASK 	0x0000000000000800ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO_MASK    	0x00000000000007f8ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL_MASK	0x0000000000000007ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62_BP    	62
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6_BP    	61
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6_BP  	12
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12_BP   	11
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO_BP      	3
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL_BP  	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62_QW    	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6_QW    	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6_QW  	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12_QW   	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO_QW      	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL_QW  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128_BP  	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64_BP  	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64_QW  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ DEFINES
 */
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11_MASK	0xfe00000000000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11_MASK	0x01fe000000000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11_MASK	0x0001f00000000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11_MASK	0x00000f8000000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11_MASK	0x0000007800000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11_MASK	0x0000000400000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24_MASK	0x0000000300000000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8_MASK	0x00000000ffc00000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0_MASK 	0x00000000003f0000ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11_MASK    	0x000000000000fc00ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11_MASK	0x00000000000003c0ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11_MASK   	0x0000000000000038ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11_MASK	0x0000000000000007ull
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11_BP	57
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11_BP	49
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11_BP	44
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11_BP	39
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11_BP	35
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11_BP	34
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24_BP 	32
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8_BP  	22
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0_BP   	16
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11_BP      	10
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11_BP	6
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11_BP     	3
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11_BP	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11_QW	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11_QW	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11_QW	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11_QW	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11_QW	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11_QW	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24_QW 	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8_QW  	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0_QW   	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11_QW      	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11_QW	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11_QW     	0
#define AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK_MASK 	0x000c000000000000ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT_MASK	0x0003f80000000000ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT_MASK	0x000007f000000000ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS_MASK	0x0000000fc0000000ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT_MASK	0x000000003f000000ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID_MASK	0x0000000000fc0000ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS_MASK	0x000000000003f000ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_MASK	0x0000000000000fc0ull
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID_MASK	0x000000000000003full
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK_BP   	50
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT_BP	43
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT_BP	36
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS_BP	30
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT_BP	24
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID_BP	18
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS_BP	12
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BP 	6
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID_BP	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK_QW   	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT_QW	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT_QW	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS_QW	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT_QW	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID_QW	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS_QW	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_QW 	0
#define AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128_BP   	0
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128_QW   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64_BP   	0
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT_MASK 	0x0000000002000000ull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT_MASK  	0x0000000001000000ull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW_MASK 	0x0000000000fc0000ull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW_MASK  	0x000000000003f000ull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW_MASK  	0x0000000000000fc0ull
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW_MASK   	0x000000000000003full
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT_BP   	25
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT_BP    	24
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW_BP   	18
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW_BP    	12
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW_BP    	6
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW_BP     	0
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT_QW   	0
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT_QW    	0
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW_QW   	0
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW_QW    	0
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW_QW    	0
#define AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW_QW     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128_MASK  	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128_BP    	0
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128_QW    	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64_MASK  	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64_BP    	0
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64_QW    	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING_MASK  	0x8000000000000000ull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB_MASK	0x4000000000000000ull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD_MASK  	0x3f00000000000000ull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC_MASK        	0x00fe000000000000ull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS_MASK        	0x0001ffffffffffffull
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING_BP    	63
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB_BP	62
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD_BP    	56
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC_BP          	49
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS_BP          	0
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING_QW    	0
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB_QW	0
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD_QW    	0
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC_QW          	0
#define AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS_QW          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128_BP   	0
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128_QW   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64_BP   	0
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD_MASK 	0x3f00000000000000ull
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC_MASK       	0x00fe000000000000ull
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS_MASK       	0x0001ffffffffffffull
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD_BP   	56
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC_BP         	49
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS_BP         	0
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD_QW   	0
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC_QW         	0
#define AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_QW	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_BP	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_MASK	0xff00000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_MASK    	0x00fe000000000000ull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_MASK    	0x0001ffffffffffffull
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_BP  	56
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_BP      	49
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_BP      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_QW  	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_QW      	0
#define AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128_BP  	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64_BP  	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64_QW  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0_MASK       	0x8000000000000000ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0_MASK       	0x4000000000000000ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3_MASK   	0x2000000000000000ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59_MASK  	0x1800000000000000ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2_MASK        	0x0400000000000000ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2_MASK      	0x0200000000000000ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2_MASK	0x0100000000000000ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2_MASK       	0x00fe000000000000ull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2_MASK       	0x0001ffffffffffffull
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0_BP         	63
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0_BP         	62
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3_BP     	61
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59_BP    	59
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2_BP          	58
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2_BP        	57
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2_BP	56
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2_BP         	49
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2_BP         	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0_QW         	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0_QW         	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3_QW     	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59_QW    	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2_QW          	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2_QW        	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2_QW	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2_QW         	0
#define AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128_BP   	0
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128_QW   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64_BP   	0
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ_MASK     	0xf000000000000000ull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT_MASK      	0x0f80000000000000ull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS_MASK  	0x0040000000000000ull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR_MASK         	0x0038000000000000ull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE_MASK          	0x0007ffffffffffffull
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ_BP       	60
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT_BP        	55
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS_BP    	54
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR_BP           	51
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE_BP            	0
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ_QW       	0
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT_QW        	0
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS_QW    	0
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR_QW           	0
#define AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE_QW            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128_BP 	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128_QW 	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64_MASK	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64_BP 	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64_QW 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0_MASK 	0xffffffff00000000ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0_MASK  	0x0000000080000000ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0_MASK   	0x0000000070000000ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0_MASK   	0x000000000e000000ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER_MASK    	0x0000000001fe0000ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ_MASK   	0x000000000001fe00ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB_MASK    	0x0000000000000100ull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC_MASK 	0x00000000000000ffull
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0_BP   	32
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0_BP    	31
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0_BP     	28
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0_BP     	25
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER_BP      	17
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ_BP     	9
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB_BP      	8
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC_BP   	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0_QW   	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0_QW    	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0_QW     	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0_QW     	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER_QW      	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ_QW     	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB_QW      	0
#define AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC_QW   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128_BP   	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128_QW   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64_BP   	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61_MASK   	0xe000000000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT_MASK    	0x1fe0000000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0_MASK       	0x001fc00000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0_MASK       	0x0000200000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0_MASK       	0x0000100000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43_MASK      	0x0000080000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0_MASK     	0x0000070000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39_MASK      	0x0000008000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0_MASK     	0x0000007000000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33_MASK   	0x0000000e00000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0_MASK        	0x0000000100000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27_MASK   	0x00000000f8000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0_MASK	0x0000000004000000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0_MASK   	0x0000000003f80000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0_MASK    	0x0000000000040000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3_MASK    	0x0000000000020000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR_MASK    	0x0000000000010000ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT_MASK	0x000000000000fc00ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW_MASK	0x0000000000000300ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7_MASK       	0x0000000000000080ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR_MASK  	0x0000000000000070ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3_MASK       	0x0000000000000008ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT_MASK	0x0000000000000007ull
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61_BP     	61
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT_BP      	53
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0_BP         	46
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0_BP         	45
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0_BP         	44
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43_BP        	43
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0_BP       	40
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39_BP        	39
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0_BP       	36
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33_BP     	33
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0_BP          	32
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27_BP     	27
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0_BP  	26
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0_BP     	19
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0_BP      	18
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3_BP      	17
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR_BP      	16
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT_BP 	10
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW_BP  	8
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7_BP         	7
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR_BP    	4
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3_BP         	3
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT_BP	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61_QW     	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT_QW      	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0_QW         	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0_QW         	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0_QW         	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43_QW        	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0_QW       	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39_QW        	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0_QW       	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33_QW     	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0_QW          	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27_QW     	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0_QW  	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0_QW     	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0_QW      	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3_QW      	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR_QW      	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT_QW 	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW_QW  	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7_QW         	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR_QW    	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3_QW         	0
#define AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128_BP   	0
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128_QW   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64_MASK 	0xffffffffffffffffull
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64_BP   	0
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64_QW   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF DEFINES
 */
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26_MASK   	0xfffffffffc000000ull
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT_MASK	0x0000000003ff8000ull
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT_MASK	0x0000000000007fffull
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26_BP     	26
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT_BP	15
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT_BP	0
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26_QW     	0
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT_QW	0
#define AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_0_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_0_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_0_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_1_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_1_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_1_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_2_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_2_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_2_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_3_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_3_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_3_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_4_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_4_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_4_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_5_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_5_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_5_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_6_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_6_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_6_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_7_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_7_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_7_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_8_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_8_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_8_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_9_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_9_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_9_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128_BP                	0
#define AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64_MASK              	0xffffffffffffffffull
#define AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64_BP                	0
#define AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_INPUTS_F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61_MASK                	0xe000000000000000ull
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN_MASK                        	0x1000000000000000ull
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY_MASK                      	0x0800000000000000ull
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0_MASK                   	0x07e0000000000000ull
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0_MASK                  	0x0018000000000000ull
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0_MASK                  	0x0006000000000000ull
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0_MASK                   	0x0001ffffffffffffull
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61_BP                  	61
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN_BP                          	60
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY_BP                        	59
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0_BP                     	53
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0_BP                    	51
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0_BP                    	49
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0_BP                     	0
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61_QW                  	0
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN_QW                          	0
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY_QW                        	0
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0_QW                     	0
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0_QW                    	0
#define AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD_MASK                  	0x8000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD_MASK                 	0x4000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL_MASK                 	0x2000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW_MASK                	0x1000000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW_MASK                	0x0800000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD_MASK              	0x0400000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY_MASK               	0x0200000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0_MASK            	0x01f8000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0_MASK           	0x0006000000000000ull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0_MASK            	0x0001ffffffffffffull
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD_BP                    	63
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD_BP                   	62
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL_BP                   	61
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW_BP                  	60
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW_BP                  	59
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD_BP                	58
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY_BP                 	57
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0_BP              	51
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0_BP             	49
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0_BP              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD_QW                    	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL_QW                   	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW_QW                  	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD_QW                	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY_QW                 	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0_QW              	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0_QW             	0
#define AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48_MASK         	0xffff000000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0_MASK         	0x0000fc0000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0_MASK         	0x000003f000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0_MASK         	0x0000000fc0000000ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0_MASK         	0x000000003f000000ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0_MASK         	0x0000000000fc0000ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0_MASK         	0x000000000003f000ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0_MASK         	0x0000000000000fc0ull
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0_MASK         	0x000000000000003full
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48_BP           	48
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0_BP           	42
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0_BP           	36
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0_BP           	30
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0_BP           	24
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0_BP           	18
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0_BP           	12
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0_BP           	6
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0_BP           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48_MASK         	0xffff000000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0_MASK         	0x0000fc0000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0_MASK         	0x000003f000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0_MASK         	0x0000000fc0000000ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0_MASK         	0x000000003f000000ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0_MASK         	0x0000000000fc0000ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0_MASK         	0x000000000003f000ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0_MASK         	0x0000000000000fc0ull
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0_MASK         	0x000000000000003full
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48_BP           	48
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0_BP           	42
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0_BP           	36
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0_BP           	30
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0_BP           	24
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0_BP           	18
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0_BP           	12
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0_BP           	6
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0_BP           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48_MASK         	0xffff000000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0_MASK         	0x0000fc0000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0_MASK         	0x000003f000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0_MASK         	0x0000000fc0000000ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0_MASK         	0x000000003f000000ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0_MASK         	0x0000000000fc0000ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0_MASK         	0x000000000003f000ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0_MASK         	0x0000000000000fc0ull
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0_MASK         	0x000000000000003full
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48_BP           	48
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0_BP           	42
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0_BP           	36
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0_BP           	30
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0_BP           	24
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0_BP           	18
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0_BP           	12
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0_BP           	6
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0_BP           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48_MASK         	0xffff000000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0_MASK         	0x0000fc0000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0_MASK         	0x000003f000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0_MASK         	0x0000000fc0000000ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0_MASK         	0x000000003f000000ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0_MASK         	0x0000000000fc0000ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0_MASK         	0x000000000003f000ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0_MASK         	0x0000000000000fc0ull
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0_MASK         	0x000000000000003full
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48_BP           	48
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0_BP           	42
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0_BP           	36
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0_BP           	30
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0_BP           	24
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0_BP           	18
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0_BP           	12
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0_BP           	6
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0_BP           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48_MASK         	0xffff000000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0_MASK         	0x0000fc0000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0_MASK         	0x000003f000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0_MASK         	0x0000000fc0000000ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0_MASK         	0x000000003f000000ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0_MASK         	0x0000000000fc0000ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0_MASK         	0x000000000003f000ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0_MASK         	0x0000000000000fc0ull
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0_MASK         	0x000000000000003full
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48_BP           	48
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0_BP           	42
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0_BP           	36
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0_BP           	30
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0_BP           	24
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0_BP           	18
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0_BP           	12
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0_BP           	6
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0_BP           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48_MASK         	0xffff000000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0_MASK         	0x0000fc0000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0_MASK         	0x000003f000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0_MASK         	0x0000000fc0000000ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0_MASK         	0x000000003f000000ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0_MASK         	0x0000000000fc0000ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0_MASK         	0x000000000003f000ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0_MASK         	0x0000000000000fc0ull
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0_MASK         	0x000000000000003full
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48_BP           	48
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0_BP           	42
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0_BP           	36
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0_BP           	30
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0_BP           	24
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0_BP           	18
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0_BP           	12
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0_BP           	6
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0_BP           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48_MASK         	0xffff000000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0_MASK         	0x0000fc0000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0_MASK         	0x000003f000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0_MASK         	0x0000000fc0000000ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0_MASK         	0x000000003f000000ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0_MASK         	0x0000000000fc0000ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0_MASK         	0x000000000003f000ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0_MASK         	0x0000000000000fc0ull
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0_MASK         	0x000000000000003full
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48_BP           	48
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0_BP           	42
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0_BP           	36
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0_BP           	30
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0_BP           	24
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0_BP           	18
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0_BP           	12
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0_BP           	6
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0_BP           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64_MASK       	0xffffffffffffffffull
#define AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64_BP         	0
#define AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48_MASK         	0xffff000000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0_MASK         	0x0000fc0000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0_MASK         	0x000003f000000000ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0_MASK         	0x0000000fc0000000ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0_MASK         	0x000000003f000000ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0_MASK         	0x0000000000fc0000ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0_MASK         	0x000000000003f000ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0_MASK         	0x0000000000000fc0ull
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0_MASK         	0x000000000000003full
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48_BP           	48
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0_BP           	42
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0_BP           	36
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0_BP           	30
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0_BP           	24
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0_BP           	18
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0_BP           	12
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0_BP           	6
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0_BP           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0_QW           	0
#define AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14_MASK              	0xffffffffffffc000ull
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0_MASK                  	0x0000000000003fc0ull
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0_MASK             	0x0000000000000038ull
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0_MASK                	0x0000000000000007ull
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14_BP                	14
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0_BP                    	6
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0_BP               	3
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0_BP                  	0
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14_QW                	0
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0_QW                    	0
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0_QW               	0
#define AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14_MASK              	0xffffffffffffc000ull
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0_MASK                  	0x0000000000003fc0ull
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0_MASK             	0x0000000000000038ull
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0_MASK                	0x0000000000000007ull
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14_BP                	14
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0_BP                    	6
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0_BP               	3
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0_BP                  	0
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14_QW                	0
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0_QW                    	0
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0_QW               	0
#define AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14_MASK              	0xffffffffffffc000ull
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0_MASK                  	0x0000000000003fc0ull
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0_MASK             	0x0000000000000038ull
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0_MASK                	0x0000000000000007ull
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14_BP                	14
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0_BP                    	6
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0_BP               	3
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0_BP                  	0
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14_QW                	0
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0_QW                    	0
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0_QW               	0
#define AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14_MASK              	0xffffffffffffc000ull
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0_MASK                  	0x0000000000003fc0ull
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0_MASK             	0x0000000000000038ull
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0_MASK                	0x0000000000000007ull
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14_BP                	14
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0_BP                    	6
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0_BP               	3
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0_BP                  	0
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14_QW                	0
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0_QW                    	0
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0_QW               	0
#define AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14_MASK              	0xffffffffffffc000ull
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0_MASK                  	0x0000000000003fc0ull
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0_MASK             	0x0000000000000038ull
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0_MASK                	0x0000000000000007ull
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14_BP                	14
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0_BP                    	6
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0_BP               	3
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0_BP                  	0
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14_QW                	0
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0_QW                    	0
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0_QW               	0
#define AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14_MASK              	0xffffffffffffc000ull
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0_MASK                  	0x0000000000003fc0ull
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0_MASK             	0x0000000000000038ull
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0_MASK                	0x0000000000000007ull
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14_BP                	14
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0_BP                    	6
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0_BP               	3
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0_BP                  	0
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14_QW                	0
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0_QW                    	0
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0_QW               	0
#define AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14_MASK              	0xffffffffffffc000ull
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0_MASK                  	0x0000000000003fc0ull
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0_MASK             	0x0000000000000038ull
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0_MASK                	0x0000000000000007ull
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14_BP                	14
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0_BP                    	6
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0_BP               	3
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0_BP                  	0
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14_QW                	0
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0_QW                    	0
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0_QW               	0
#define AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64_MASK            	0xffffffffffffffffull
#define AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64_BP              	0
#define AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64_QW              	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14_MASK              	0xffffffffffffc000ull
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0_MASK                  	0x0000000000003fc0ull
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0_MASK             	0x0000000000000038ull
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0_MASK                	0x0000000000000007ull
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14_BP                	14
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0_BP                    	6
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0_BP               	3
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0_BP                  	0
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14_QW                	0
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0_QW                    	0
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0_QW               	0
#define AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0_MASK              	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0_MASK               	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0_MASK             	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0_BP                	32
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0_BP                 	16
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0_BP               	0
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0_QW                 	0
#define AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64_MASK         	0xffffffffffffffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64_BP           	0
#define AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50_MASK           	0xfffc000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED_MASK                 	0x0002000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED_MASK                	0x0001000000000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16_MASK             	0x0000ffff00000000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16_MASK              	0x00000000ffff0000ull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16_MASK            	0x000000000000ffffull
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50_BP             	50
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED_BP                   	49
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED_BP                  	48
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16_BP               	32
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16_BP                	16
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16_BP              	0
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50_QW             	0
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED_QW                   	0
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED_QW                  	0
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16_QW               	0
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16_QW                	0
#define AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24_MASK             	0xffffffffff000000ull
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0_MASK                 	0x0000000000ff0000ull
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0_MASK                  	0x000000000000ff00ull
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0_MASK                	0x00000000000000ffull
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24_BP               	24
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0_BP                   	16
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0_BP                    	8
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0_BP                  	0
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24_QW               	0
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0_QW                   	0
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0_QW                    	0
#define AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24_MASK             	0xffffffffff000000ull
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0_MASK                 	0x0000000000ff0000ull
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0_MASK                  	0x000000000000ff00ull
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0_MASK                	0x00000000000000ffull
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24_BP               	24
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0_BP                   	16
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0_BP                    	8
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0_BP                  	0
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24_QW               	0
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0_QW                   	0
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0_QW                    	0
#define AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24_MASK             	0xffffffffff000000ull
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0_MASK                 	0x0000000000ff0000ull
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0_MASK                  	0x000000000000ff00ull
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0_MASK                	0x00000000000000ffull
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24_BP               	24
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0_BP                   	16
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0_BP                    	8
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0_BP                  	0
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24_QW               	0
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0_QW                   	0
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0_QW                    	0
#define AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24_MASK             	0xffffffffff000000ull
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0_MASK                 	0x0000000000ff0000ull
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0_MASK                  	0x000000000000ff00ull
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0_MASK                	0x00000000000000ffull
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24_BP               	24
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0_BP                   	16
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0_BP                    	8
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0_BP                  	0
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24_QW               	0
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0_QW                   	0
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0_QW                    	0
#define AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24_MASK             	0xffffffffff000000ull
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0_MASK                 	0x0000000000ff0000ull
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0_MASK                  	0x000000000000ff00ull
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0_MASK                	0x00000000000000ffull
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24_BP               	24
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0_BP                   	16
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0_BP                    	8
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0_BP                  	0
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24_QW               	0
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0_QW                   	0
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0_QW                    	0
#define AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24_MASK             	0xffffffffff000000ull
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0_MASK                 	0x0000000000ff0000ull
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0_MASK                  	0x000000000000ff00ull
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0_MASK                	0x00000000000000ffull
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24_BP               	24
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0_BP                   	16
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0_BP                    	8
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0_BP                  	0
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24_QW               	0
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0_QW                   	0
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0_QW                    	0
#define AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24_MASK             	0xffffffffff000000ull
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0_MASK                 	0x0000000000ff0000ull
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0_MASK                  	0x000000000000ff00ull
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0_MASK                	0x00000000000000ffull
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24_BP               	24
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0_BP                   	16
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0_BP                    	8
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0_BP                  	0
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24_QW               	0
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0_QW                   	0
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0_QW                    	0
#define AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128_QW             	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64_MASK           	0xffffffffffffffffull
#define AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64_BP             	0
#define AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW DEFINES
 */
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24_MASK             	0xffffffffff000000ull
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0_MASK                 	0x0000000000ff0000ull
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0_MASK                  	0x000000000000ff00ull
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0_MASK                	0x00000000000000ffull
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24_BP               	24
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0_BP                   	16
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0_BP                    	8
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0_BP                  	0
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24_QW               	0
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0_QW                   	0
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0_QW                    	0
#define AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CFG_CRDT DEFINES
 */
#define AR_NL_CFG_CRDT_PHIT_RSP_CREDITS_MASK                            	0x000ff00000000000ull
#define AR_NL_CFG_CRDT_PHIT_REQ_CREDITS_MASK                            	0x00000ff000000000ull
#define AR_NL_CFG_CRDT_NIC_RSP_CREDITS_MASK                             	0x0000000fff000000ull
#define AR_NL_CFG_CRDT_NIC_REQ_CREDITS_MASK                             	0x0000000000ff0000ull
#define AR_NL_CFG_CRDT_PTILE_RSP_CREDITS_MASK                           	0x000000000000ff00ull
#define AR_NL_CFG_CRDT_PTILE_REQ_CREDITS_MASK                           	0x00000000000000ffull
#define AR_NL_CFG_CRDT_PHIT_RSP_CREDITS_BP                              	44
#define AR_NL_CFG_CRDT_PHIT_REQ_CREDITS_BP                              	36
#define AR_NL_CFG_CRDT_NIC_RSP_CREDITS_BP                               	24
#define AR_NL_CFG_CRDT_NIC_REQ_CREDITS_BP                               	16
#define AR_NL_CFG_CRDT_PTILE_RSP_CREDITS_BP                             	8
#define AR_NL_CFG_CRDT_PTILE_REQ_CREDITS_BP                             	0
#define AR_NL_CFG_CRDT_PHIT_RSP_CREDITS_QW                              	0
#define AR_NL_CFG_CRDT_PHIT_REQ_CREDITS_QW                              	0
#define AR_NL_CFG_CRDT_NIC_RSP_CREDITS_QW                               	0
#define AR_NL_CFG_CRDT_NIC_REQ_CREDITS_QW                               	0
#define AR_NL_CFG_CRDT_PTILE_RSP_CREDITS_QW                             	0
#define AR_NL_CFG_CRDT_PTILE_REQ_CREDITS_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CFG_NL2TILE_PARAMS DEFINES
 */
#define AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP_MASK                        	0x4000000000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP_MASK                         	0x2000000000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP_MASK                   	0x1000000000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP_MASK                   	0x0ff0000000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP_MASK                  	0x0008000000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP_MASK                   	0x0004000000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP_MASK            	0x0002000000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP_MASK               	0x0001000000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP_MASK              	0x0000800000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP_MASK               	0x0000400000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP_MASK              	0x0000200000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP_MASK                   	0x0000100000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP_MASK                	0x0000080000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP_MASK                    	0x0000070000000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_USED_RSP_MASK                          	0xffffffff00000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP_MASK                  	0x000000ff00000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ_MASK                        	0x0000000040000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ_MASK                         	0x0000000020000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ_MASK                   	0x0000000010000000ull
#define AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ_MASK                   	0x000000000ff00000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ_MASK                  	0x0000000000080000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ_MASK                   	0x0000000000040000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ_MASK            	0x0000000000020000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ_MASK               	0x0000000000010000ull
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ_MASK              	0x0000000000008000ull
#define AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ_MASK               	0x0000000000004000ull
#define AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ_MASK              	0x0000000000002000ull
#define AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ_MASK                   	0x0000000000001000ull
#define AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ_MASK                	0x0000000000000800ull
#define AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ_MASK                    	0x0000000000000700ull
#define AR_NL_CFG_NL2TILE_PARAMS_USED_REQ_MASK                          	0x00000000ffffffffull
#define AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ_MASK                  	0x00000000000000ffull
#define AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP_BP                          	62
#define AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP_BP                           	61
#define AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP_BP                     	60
#define AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP_BP                     	52
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP_BP                    	51
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP_BP                     	50
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP_BP              	49
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP_BP                 	48
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP_BP                	47
#define AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP_BP                 	46
#define AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP_BP                	45
#define AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP_BP                     	44
#define AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP_BP                  	43
#define AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP_BP                      	40
#define AR_NL_CFG_NL2TILE_PARAMS_USED_RSP_BP                            	32
#define AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP_BP                    	32
#define AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ_BP                          	30
#define AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ_BP                           	29
#define AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ_BP                     	28
#define AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ_BP                     	20
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ_BP                    	19
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ_BP                     	18
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ_BP              	17
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ_BP                 	16
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ_BP                	15
#define AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ_BP                 	14
#define AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ_BP                	13
#define AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ_BP                     	12
#define AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ_BP                  	11
#define AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ_BP                      	8
#define AR_NL_CFG_NL2TILE_PARAMS_USED_REQ_BP                            	0
#define AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ_BP                    	0
#define AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP_QW                          	0
#define AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP_QW                           	0
#define AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP_QW                     	0
#define AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP_QW                     	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP_QW                    	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP_QW                     	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP_QW              	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP_QW                 	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP_QW                	0
#define AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP_QW                 	0
#define AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP_QW                	0
#define AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP_QW                     	0
#define AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP_QW                  	0
#define AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP_QW                      	0
#define AR_NL_CFG_NL2TILE_PARAMS_USED_RSP_QW                            	0
#define AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP_QW                    	0
#define AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ_QW                          	0
#define AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ_QW                           	0
#define AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ_QW                     	0
#define AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ_QW                     	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ_QW                    	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ_QW                     	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ_QW              	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ_QW                 	0
#define AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ_QW                	0
#define AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ_QW                 	0
#define AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ_QW                	0
#define AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ_QW                     	0
#define AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ_QW                  	0
#define AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ_QW                      	0
#define AR_NL_CFG_NL2TILE_PARAMS_USED_REQ_QW                            	0
#define AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CFG_TILE2NL_PARAMS DEFINES
 */
#define AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP_MASK                   	0x00000000ff000000ull
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP_MASK            	0x0000000000200000ull
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP_MASK                   	0x0000000000100000ull
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP_MASK               	0x0000000000080000ull
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP_MASK                 	0x0000000000040000ull
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP_MASK              	0x0000000000020000ull
#define AR_NL_CFG_TILE2NL_PARAMS_USED_RSP_MASK                          	0x00000000ffff0000ull
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP_MASK                	0x0000000000010000ull
#define AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ_MASK                   	0x000000000000ff00ull
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ_MASK            	0x0000000000000020ull
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ_MASK                   	0x0000000000000010ull
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ_MASK               	0x0000000000000008ull
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ_MASK                 	0x0000000000000004ull
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ_MASK              	0x0000000000000002ull
#define AR_NL_CFG_TILE2NL_PARAMS_USED_REQ_MASK                          	0x000000000000ffffull
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ_MASK                	0x0000000000000001ull
#define AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP_BP                     	24
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP_BP              	21
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP_BP                     	20
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP_BP                 	19
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP_BP                   	18
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP_BP                	17
#define AR_NL_CFG_TILE2NL_PARAMS_USED_RSP_BP                            	16
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP_BP                  	16
#define AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ_BP                     	8
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ_BP              	5
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ_BP                     	4
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ_BP                 	3
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ_BP                   	2
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ_BP                	1
#define AR_NL_CFG_TILE2NL_PARAMS_USED_REQ_BP                            	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ_BP                  	0
#define AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP_QW                     	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP_QW              	0
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP_QW                     	0
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP_QW                 	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP_QW                   	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP_QW                	0
#define AR_NL_CFG_TILE2NL_PARAMS_USED_RSP_QW                            	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP_QW                  	0
#define AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ_QW                     	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ_QW              	0
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ_QW                     	0
#define AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ_QW                 	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ_QW                   	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ_QW                	0
#define AR_NL_CFG_TILE2NL_PARAMS_USED_REQ_QW                            	0
#define AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_PRF_WM DEFINES
 */
#define AR_NL_PRF_WM_RSP_WATERMARK_HI_MASK                              	0x0000ff0000000000ull
#define AR_NL_PRF_WM_RSP_WATERMARK_MED_MASK                             	0x000000ff00000000ull
#define AR_NL_PRF_WM_RSP_WATERMARK_LO_MASK                              	0x00000000ff000000ull
#define AR_NL_PRF_WM_REQ_WATERMARK_HI_MASK                              	0x0000000000ff0000ull
#define AR_NL_PRF_WM_REQ_WATERMARK_MED_MASK                             	0x000000000000ff00ull
#define AR_NL_PRF_WM_REQ_WATERMARK_LO_MASK                              	0x00000000000000ffull
#define AR_NL_PRF_WM_RSP_WATERMARK_HI_BP                                	40
#define AR_NL_PRF_WM_RSP_WATERMARK_MED_BP                               	32
#define AR_NL_PRF_WM_RSP_WATERMARK_LO_BP                                	24
#define AR_NL_PRF_WM_REQ_WATERMARK_HI_BP                                	16
#define AR_NL_PRF_WM_REQ_WATERMARK_MED_BP                               	8
#define AR_NL_PRF_WM_REQ_WATERMARK_LO_BP                                	0
#define AR_NL_PRF_WM_RSP_WATERMARK_HI_QW                                	0
#define AR_NL_PRF_WM_RSP_WATERMARK_MED_QW                               	0
#define AR_NL_PRF_WM_RSP_WATERMARK_LO_QW                                	0
#define AR_NL_PRF_WM_REQ_WATERMARK_HI_QW                                	0
#define AR_NL_PRF_WM_REQ_WATERMARK_MED_QW                               	0
#define AR_NL_PRF_WM_REQ_WATERMARK_LO_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_CFG_CONGESTION_CTRL DEFINES
 */
#define AR_NL_CFG_CONGESTION_CTRL_DISABLE_MASK                          	0x0000000000000001ull
#define AR_NL_CFG_CONGESTION_CTRL_DISABLE_BP                            	0
#define AR_NL_CFG_CONGESTION_CTRL_DISABLE_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_FLG DEFINES
 */
#define AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0_MASK                          	0x0800000000000000ull
#define AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0_MASK                           	0x0400000000000000ull
#define AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0_MASK                          	0x0200000000000000ull
#define AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0_MASK                           	0x0100000000000000ull
#define AR_NL_ERR_FLG_LM_LCLK_PERR_MASK                                 	0x0080000000000000ull
#define AR_NL_ERR_FLG_LM_CCLK_PERR_MASK                                 	0x0040000000000000ull
#define AR_NL_ERR_FLG_PERF_CNTR_PERR_UP_MASK                            	0x0020000000000000ull
#define AR_NL_ERR_FLG_PERF_CNTR_PERR_LO_MASK                            	0x0010000000000000ull
#define AR_NL_ERR_FLG_CNTR_OVFLOW_MASK                                  	0x0008000000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW_MASK                           	0x0004000000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW_MASK                           	0x0002000000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_SQUASH_MASK                               	0x0001000000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_MBE_MASK                                  	0x0000800000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_SBE_MASK                                  	0x0000400000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_BAD_CRC_MASK                              	0x0000200000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_BAD_BIT_MASK                              	0x0000100000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT_MASK                            	0x0000080000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_MALFORMED_MASK                            	0x0000040000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_BAD_VC_MASK                               	0x0000020000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID_MASK                            	0x0000010000000000ull
#define AR_NL_ERR_FLG_P2F_RSP_BAD_TGT_MASK                              	0x0000008000000000ull
#define AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW_MASK                           	0x0000004000000000ull
#define AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW_MASK                           	0x0000002000000000ull
#define AR_NL_ERR_FLG_P2F_REQ_SQUASH_MASK                               	0x0000001000000000ull
#define AR_NL_ERR_FLG_P2F_REQ_MBE_MASK                                  	0x0000000800000000ull
#define AR_NL_ERR_FLG_P2F_REQ_SBE_MASK                                  	0x0000000400000000ull
#define AR_NL_ERR_FLG_P2F_REQ_BAD_CRC_MASK                              	0x0000000200000000ull
#define AR_NL_ERR_FLG_P2F_REQ_BAD_BIT_MASK                              	0x0000000100000000ull
#define AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT_MASK                            	0x0000000080000000ull
#define AR_NL_ERR_FLG_P2F_REQ_MALFORMED_MASK                            	0x0000000040000000ull
#define AR_NL_ERR_FLG_P2F_REQ_BAD_VC_MASK                               	0x0000000020000000ull
#define AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID_MASK                            	0x0000000010000000ull
#define AR_NL_ERR_FLG_P2F_REQ_BAD_TGT_MASK                              	0x0000000008000000ull
#define AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW_MASK                           	0x0000000004000000ull
#define AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW_MASK                           	0x0000000002000000ull
#define AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL_MASK                             	0x0000000001000000ull
#define AR_NL_ERR_FLG_F2P_RSP_BAD_BIT_MASK                              	0x0000000000800000ull
#define AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT_MASK                            	0x0000000000400000ull
#define AR_NL_ERR_FLG_F2P_RSP_PE_MASK                                   	0x0000000000200000ull
#define AR_NL_ERR_FLG_F2P_RSP_MBE_MASK                                  	0x0000000000100000ull
#define AR_NL_ERR_FLG_F2P_RSP_SBE_MASK                                  	0x0000000000080000ull
#define AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW_MASK                           	0x0000000000040000ull
#define AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW_MASK                           	0x0000000000020000ull
#define AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL_MASK                             	0x0000000000010000ull
#define AR_NL_ERR_FLG_F2P_REQ_BAD_BIT_MASK                              	0x0000000000008000ull
#define AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT_MASK                            	0x0000000000004000ull
#define AR_NL_ERR_FLG_F2P_REQ_PE_MASK                                   	0x0000000000002000ull
#define AR_NL_ERR_FLG_F2P_REQ_MBE_MASK                                  	0x0000000000001000ull
#define AR_NL_ERR_FLG_F2P_REQ_SBE_MASK                                  	0x0000000000000800ull
#define AR_NL_ERR_FLG_NIC_RSP_WEDGED_MASK                               	0x0000000000000400ull
#define AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW_MASK                           	0x0000000000000200ull
#define AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW_MASK                           	0x0000000000000100ull
#define AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT_MASK                            	0x0000000000000080ull
#define AR_NL_ERR_FLG_NIC_RSP_BUBBLE_MASK                               	0x0000000000000040ull
#define AR_NL_ERR_FLG_NIC_REQ_WEDGED_MASK                               	0x0000000000000020ull
#define AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW_MASK                           	0x0000000000000010ull
#define AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW_MASK                           	0x0000000000000008ull
#define AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT_MASK                            	0x0000000000000004ull
#define AR_NL_ERR_FLG_NIC_REQ_BUBBLE_MASK                               	0x0000000000000002ull
#define AR_NL_ERR_FLG_DIAG_ONLY_MASK                                    	0x0000000000000001ull
#define AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0_BP                            	59
#define AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0_BP                             	58
#define AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0_BP                            	57
#define AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0_BP                             	56
#define AR_NL_ERR_FLG_LM_LCLK_PERR_BP                                   	55
#define AR_NL_ERR_FLG_LM_CCLK_PERR_BP                                   	54
#define AR_NL_ERR_FLG_PERF_CNTR_PERR_UP_BP                              	53
#define AR_NL_ERR_FLG_PERF_CNTR_PERR_LO_BP                              	52
#define AR_NL_ERR_FLG_CNTR_OVFLOW_BP                                    	51
#define AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW_BP                             	50
#define AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW_BP                             	49
#define AR_NL_ERR_FLG_P2F_RSP_SQUASH_BP                                 	48
#define AR_NL_ERR_FLG_P2F_RSP_MBE_BP                                    	47
#define AR_NL_ERR_FLG_P2F_RSP_SBE_BP                                    	46
#define AR_NL_ERR_FLG_P2F_RSP_BAD_CRC_BP                                	45
#define AR_NL_ERR_FLG_P2F_RSP_BAD_BIT_BP                                	44
#define AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT_BP                              	43
#define AR_NL_ERR_FLG_P2F_RSP_MALFORMED_BP                              	42
#define AR_NL_ERR_FLG_P2F_RSP_BAD_VC_BP                                 	41
#define AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID_BP                              	40
#define AR_NL_ERR_FLG_P2F_RSP_BAD_TGT_BP                                	39
#define AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW_BP                             	38
#define AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW_BP                             	37
#define AR_NL_ERR_FLG_P2F_REQ_SQUASH_BP                                 	36
#define AR_NL_ERR_FLG_P2F_REQ_MBE_BP                                    	35
#define AR_NL_ERR_FLG_P2F_REQ_SBE_BP                                    	34
#define AR_NL_ERR_FLG_P2F_REQ_BAD_CRC_BP                                	33
#define AR_NL_ERR_FLG_P2F_REQ_BAD_BIT_BP                                	32
#define AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT_BP                              	31
#define AR_NL_ERR_FLG_P2F_REQ_MALFORMED_BP                              	30
#define AR_NL_ERR_FLG_P2F_REQ_BAD_VC_BP                                 	29
#define AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID_BP                              	28
#define AR_NL_ERR_FLG_P2F_REQ_BAD_TGT_BP                                	27
#define AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW_BP                             	26
#define AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW_BP                             	25
#define AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL_BP                               	24
#define AR_NL_ERR_FLG_F2P_RSP_BAD_BIT_BP                                	23
#define AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT_BP                              	22
#define AR_NL_ERR_FLG_F2P_RSP_PE_BP                                     	21
#define AR_NL_ERR_FLG_F2P_RSP_MBE_BP                                    	20
#define AR_NL_ERR_FLG_F2P_RSP_SBE_BP                                    	19
#define AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW_BP                             	18
#define AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW_BP                             	17
#define AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL_BP                               	16
#define AR_NL_ERR_FLG_F2P_REQ_BAD_BIT_BP                                	15
#define AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT_BP                              	14
#define AR_NL_ERR_FLG_F2P_REQ_PE_BP                                     	13
#define AR_NL_ERR_FLG_F2P_REQ_MBE_BP                                    	12
#define AR_NL_ERR_FLG_F2P_REQ_SBE_BP                                    	11
#define AR_NL_ERR_FLG_NIC_RSP_WEDGED_BP                                 	10
#define AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW_BP                             	9
#define AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW_BP                             	8
#define AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT_BP                              	7
#define AR_NL_ERR_FLG_NIC_RSP_BUBBLE_BP                                 	6
#define AR_NL_ERR_FLG_NIC_REQ_WEDGED_BP                                 	5
#define AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW_BP                             	4
#define AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW_BP                             	3
#define AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT_BP                              	2
#define AR_NL_ERR_FLG_NIC_REQ_BUBBLE_BP                                 	1
#define AR_NL_ERR_FLG_DIAG_ONLY_BP                                      	0
#define AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0_QW                            	0
#define AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0_QW                             	0
#define AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0_QW                            	0
#define AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0_QW                             	0
#define AR_NL_ERR_FLG_LM_LCLK_PERR_QW                                   	0
#define AR_NL_ERR_FLG_LM_CCLK_PERR_QW                                   	0
#define AR_NL_ERR_FLG_PERF_CNTR_PERR_UP_QW                              	0
#define AR_NL_ERR_FLG_PERF_CNTR_PERR_LO_QW                              	0
#define AR_NL_ERR_FLG_CNTR_OVFLOW_QW                                    	0
#define AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_FLG_P2F_RSP_SQUASH_QW                                 	0
#define AR_NL_ERR_FLG_P2F_RSP_MBE_QW                                    	0
#define AR_NL_ERR_FLG_P2F_RSP_SBE_QW                                    	0
#define AR_NL_ERR_FLG_P2F_RSP_BAD_CRC_QW                                	0
#define AR_NL_ERR_FLG_P2F_RSP_BAD_BIT_QW                                	0
#define AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT_QW                              	0
#define AR_NL_ERR_FLG_P2F_RSP_MALFORMED_QW                              	0
#define AR_NL_ERR_FLG_P2F_RSP_BAD_VC_QW                                 	0
#define AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID_QW                              	0
#define AR_NL_ERR_FLG_P2F_RSP_BAD_TGT_QW                                	0
#define AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_FLG_P2F_REQ_SQUASH_QW                                 	0
#define AR_NL_ERR_FLG_P2F_REQ_MBE_QW                                    	0
#define AR_NL_ERR_FLG_P2F_REQ_SBE_QW                                    	0
#define AR_NL_ERR_FLG_P2F_REQ_BAD_CRC_QW                                	0
#define AR_NL_ERR_FLG_P2F_REQ_BAD_BIT_QW                                	0
#define AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT_QW                              	0
#define AR_NL_ERR_FLG_P2F_REQ_MALFORMED_QW                              	0
#define AR_NL_ERR_FLG_P2F_REQ_BAD_VC_QW                                 	0
#define AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID_QW                              	0
#define AR_NL_ERR_FLG_P2F_REQ_BAD_TGT_QW                                	0
#define AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL_QW                               	0
#define AR_NL_ERR_FLG_F2P_RSP_BAD_BIT_QW                                	0
#define AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT_QW                              	0
#define AR_NL_ERR_FLG_F2P_RSP_PE_QW                                     	0
#define AR_NL_ERR_FLG_F2P_RSP_MBE_QW                                    	0
#define AR_NL_ERR_FLG_F2P_RSP_SBE_QW                                    	0
#define AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL_QW                               	0
#define AR_NL_ERR_FLG_F2P_REQ_BAD_BIT_QW                                	0
#define AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT_QW                              	0
#define AR_NL_ERR_FLG_F2P_REQ_PE_QW                                     	0
#define AR_NL_ERR_FLG_F2P_REQ_MBE_QW                                    	0
#define AR_NL_ERR_FLG_F2P_REQ_SBE_QW                                    	0
#define AR_NL_ERR_FLG_NIC_RSP_WEDGED_QW                                 	0
#define AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT_QW                              	0
#define AR_NL_ERR_FLG_NIC_RSP_BUBBLE_QW                                 	0
#define AR_NL_ERR_FLG_NIC_REQ_WEDGED_QW                                 	0
#define AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT_QW                              	0
#define AR_NL_ERR_FLG_NIC_REQ_BUBBLE_QW                                 	0
#define AR_NL_ERR_FLG_DIAG_ONLY_QW                                      	0
#ifdef EXCEPTIONS_DEFS
#define AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0_EC                            	A_EC_INFO
#define AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0_EC                             	A_EC_INFO
#define AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0_EC                            	A_EC_INFO
#define AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0_EC                             	A_EC_INFO
#define AR_NL_ERR_FLG_LM_LCLK_PERR_EC                                   	A_EC_INFO
#define AR_NL_ERR_FLG_LM_CCLK_PERR_EC                                   	A_EC_INFO
#define AR_NL_ERR_FLG_PERF_CNTR_PERR_UP_EC                              	A_EC_INFO
#define AR_NL_ERR_FLG_PERF_CNTR_PERR_LO_EC                              	A_EC_INFO
#define AR_NL_ERR_FLG_CNTR_OVFLOW_EC                                    	A_EC_INFO
#define AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_P2F_RSP_SQUASH_EC                                 	A_EC_INFO
#define AR_NL_ERR_FLG_P2F_RSP_MBE_EC                                    	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_RSP_SBE_EC                                    	A_EC_CORR
#define AR_NL_ERR_FLG_P2F_RSP_BAD_CRC_EC                                	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_RSP_BAD_BIT_EC                                	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT_EC                              	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_RSP_MALFORMED_EC                              	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_RSP_BAD_VC_EC                                 	A_EC_CRIT
#define AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID_EC                              	A_EC_XACT
#define AR_NL_ERR_FLG_P2F_RSP_BAD_TGT_EC                                	A_EC_XACT
#define AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_P2F_REQ_SQUASH_EC                                 	A_EC_INFO
#define AR_NL_ERR_FLG_P2F_REQ_MBE_EC                                    	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_REQ_SBE_EC                                    	A_EC_CORR
#define AR_NL_ERR_FLG_P2F_REQ_BAD_CRC_EC                                	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_REQ_BAD_BIT_EC                                	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT_EC                              	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_REQ_MALFORMED_EC                              	A_EC_XIENT
#define AR_NL_ERR_FLG_P2F_REQ_BAD_VC_EC                                 	A_EC_CRIT
#define AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID_EC                              	A_EC_XACT
#define AR_NL_ERR_FLG_P2F_REQ_BAD_TGT_EC                                	A_EC_XACT
#define AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL_EC                               	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_RSP_BAD_BIT_EC                                	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT_EC                              	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_RSP_PE_EC                                     	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_RSP_MBE_EC                                    	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_RSP_SBE_EC                                    	A_EC_CORR
#define AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL_EC                               	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_REQ_BAD_BIT_EC                                	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT_EC                              	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_REQ_PE_EC                                     	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_REQ_MBE_EC                                    	A_EC_XIENT
#define AR_NL_ERR_FLG_F2P_REQ_SBE_EC                                    	A_EC_CORR
#define AR_NL_ERR_FLG_NIC_RSP_WEDGED_EC                                 	A_EC_INFO
#define AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT_EC                              	A_EC_XIENT
#define AR_NL_ERR_FLG_NIC_RSP_BUBBLE_EC                                 	A_EC_CRIT
#define AR_NL_ERR_FLG_NIC_REQ_WEDGED_EC                                 	A_EC_INFO
#define AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW_EC                             	A_EC_CRIT
#define AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT_EC                              	A_EC_XIENT
#define AR_NL_ERR_FLG_NIC_REQ_BUBBLE_EC                                 	A_EC_CRIT
#define AR_NL_ERR_FLG_DIAG_ONLY_EC                                      	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_CLR DEFINES
 */
#define AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0_MASK                          	0x0800000000000000ull
#define AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0_MASK                           	0x0400000000000000ull
#define AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0_MASK                          	0x0200000000000000ull
#define AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0_MASK                           	0x0100000000000000ull
#define AR_NL_ERR_CLR_LM_LCLK_PERR_MASK                                 	0x0080000000000000ull
#define AR_NL_ERR_CLR_LM_CCLK_PERR_MASK                                 	0x0040000000000000ull
#define AR_NL_ERR_CLR_PERF_CNTR_PERR_UP_MASK                            	0x0020000000000000ull
#define AR_NL_ERR_CLR_PERF_CNTR_PERR_LO_MASK                            	0x0010000000000000ull
#define AR_NL_ERR_CLR_CNTR_OVFLOW_MASK                                  	0x0008000000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW_MASK                           	0x0004000000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW_MASK                           	0x0002000000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_SQUASH_MASK                               	0x0001000000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_MBE_MASK                                  	0x0000800000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_SBE_MASK                                  	0x0000400000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_BAD_CRC_MASK                              	0x0000200000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_BAD_BIT_MASK                              	0x0000100000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT_MASK                            	0x0000080000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_MALFORMED_MASK                            	0x0000040000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_BAD_VC_MASK                               	0x0000020000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID_MASK                            	0x0000010000000000ull
#define AR_NL_ERR_CLR_P2F_RSP_BAD_TGT_MASK                              	0x0000008000000000ull
#define AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW_MASK                           	0x0000004000000000ull
#define AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW_MASK                           	0x0000002000000000ull
#define AR_NL_ERR_CLR_P2F_REQ_SQUASH_MASK                               	0x0000001000000000ull
#define AR_NL_ERR_CLR_P2F_REQ_MBE_MASK                                  	0x0000000800000000ull
#define AR_NL_ERR_CLR_P2F_REQ_SBE_MASK                                  	0x0000000400000000ull
#define AR_NL_ERR_CLR_P2F_REQ_BAD_CRC_MASK                              	0x0000000200000000ull
#define AR_NL_ERR_CLR_P2F_REQ_BAD_BIT_MASK                              	0x0000000100000000ull
#define AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT_MASK                            	0x0000000080000000ull
#define AR_NL_ERR_CLR_P2F_REQ_MALFORMED_MASK                            	0x0000000040000000ull
#define AR_NL_ERR_CLR_P2F_REQ_BAD_VC_MASK                               	0x0000000020000000ull
#define AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID_MASK                            	0x0000000010000000ull
#define AR_NL_ERR_CLR_P2F_REQ_BAD_TGT_MASK                              	0x0000000008000000ull
#define AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW_MASK                           	0x0000000004000000ull
#define AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW_MASK                           	0x0000000002000000ull
#define AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL_MASK                             	0x0000000001000000ull
#define AR_NL_ERR_CLR_F2P_RSP_BAD_BIT_MASK                              	0x0000000000800000ull
#define AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT_MASK                            	0x0000000000400000ull
#define AR_NL_ERR_CLR_F2P_RSP_PE_MASK                                   	0x0000000000200000ull
#define AR_NL_ERR_CLR_F2P_RSP_MBE_MASK                                  	0x0000000000100000ull
#define AR_NL_ERR_CLR_F2P_RSP_SBE_MASK                                  	0x0000000000080000ull
#define AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW_MASK                           	0x0000000000040000ull
#define AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW_MASK                           	0x0000000000020000ull
#define AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL_MASK                             	0x0000000000010000ull
#define AR_NL_ERR_CLR_F2P_REQ_BAD_BIT_MASK                              	0x0000000000008000ull
#define AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT_MASK                            	0x0000000000004000ull
#define AR_NL_ERR_CLR_F2P_REQ_PE_MASK                                   	0x0000000000002000ull
#define AR_NL_ERR_CLR_F2P_REQ_MBE_MASK                                  	0x0000000000001000ull
#define AR_NL_ERR_CLR_F2P_REQ_SBE_MASK                                  	0x0000000000000800ull
#define AR_NL_ERR_CLR_NIC_RSP_WEDGED_MASK                               	0x0000000000000400ull
#define AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW_MASK                           	0x0000000000000200ull
#define AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW_MASK                           	0x0000000000000100ull
#define AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT_MASK                            	0x0000000000000080ull
#define AR_NL_ERR_CLR_NIC_RSP_BUBBLE_MASK                               	0x0000000000000040ull
#define AR_NL_ERR_CLR_NIC_REQ_WEDGED_MASK                               	0x0000000000000020ull
#define AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW_MASK                           	0x0000000000000010ull
#define AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW_MASK                           	0x0000000000000008ull
#define AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT_MASK                            	0x0000000000000004ull
#define AR_NL_ERR_CLR_NIC_REQ_BUBBLE_MASK                               	0x0000000000000002ull
#define AR_NL_ERR_CLR_DIAG_ONLY_MASK                                    	0x0000000000000001ull
#define AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0_BP                            	59
#define AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0_BP                             	58
#define AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0_BP                            	57
#define AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0_BP                             	56
#define AR_NL_ERR_CLR_LM_LCLK_PERR_BP                                   	55
#define AR_NL_ERR_CLR_LM_CCLK_PERR_BP                                   	54
#define AR_NL_ERR_CLR_PERF_CNTR_PERR_UP_BP                              	53
#define AR_NL_ERR_CLR_PERF_CNTR_PERR_LO_BP                              	52
#define AR_NL_ERR_CLR_CNTR_OVFLOW_BP                                    	51
#define AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW_BP                             	50
#define AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW_BP                             	49
#define AR_NL_ERR_CLR_P2F_RSP_SQUASH_BP                                 	48
#define AR_NL_ERR_CLR_P2F_RSP_MBE_BP                                    	47
#define AR_NL_ERR_CLR_P2F_RSP_SBE_BP                                    	46
#define AR_NL_ERR_CLR_P2F_RSP_BAD_CRC_BP                                	45
#define AR_NL_ERR_CLR_P2F_RSP_BAD_BIT_BP                                	44
#define AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT_BP                              	43
#define AR_NL_ERR_CLR_P2F_RSP_MALFORMED_BP                              	42
#define AR_NL_ERR_CLR_P2F_RSP_BAD_VC_BP                                 	41
#define AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID_BP                              	40
#define AR_NL_ERR_CLR_P2F_RSP_BAD_TGT_BP                                	39
#define AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW_BP                             	38
#define AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW_BP                             	37
#define AR_NL_ERR_CLR_P2F_REQ_SQUASH_BP                                 	36
#define AR_NL_ERR_CLR_P2F_REQ_MBE_BP                                    	35
#define AR_NL_ERR_CLR_P2F_REQ_SBE_BP                                    	34
#define AR_NL_ERR_CLR_P2F_REQ_BAD_CRC_BP                                	33
#define AR_NL_ERR_CLR_P2F_REQ_BAD_BIT_BP                                	32
#define AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT_BP                              	31
#define AR_NL_ERR_CLR_P2F_REQ_MALFORMED_BP                              	30
#define AR_NL_ERR_CLR_P2F_REQ_BAD_VC_BP                                 	29
#define AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID_BP                              	28
#define AR_NL_ERR_CLR_P2F_REQ_BAD_TGT_BP                                	27
#define AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW_BP                             	26
#define AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW_BP                             	25
#define AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL_BP                               	24
#define AR_NL_ERR_CLR_F2P_RSP_BAD_BIT_BP                                	23
#define AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT_BP                              	22
#define AR_NL_ERR_CLR_F2P_RSP_PE_BP                                     	21
#define AR_NL_ERR_CLR_F2P_RSP_MBE_BP                                    	20
#define AR_NL_ERR_CLR_F2P_RSP_SBE_BP                                    	19
#define AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW_BP                             	18
#define AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW_BP                             	17
#define AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL_BP                               	16
#define AR_NL_ERR_CLR_F2P_REQ_BAD_BIT_BP                                	15
#define AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT_BP                              	14
#define AR_NL_ERR_CLR_F2P_REQ_PE_BP                                     	13
#define AR_NL_ERR_CLR_F2P_REQ_MBE_BP                                    	12
#define AR_NL_ERR_CLR_F2P_REQ_SBE_BP                                    	11
#define AR_NL_ERR_CLR_NIC_RSP_WEDGED_BP                                 	10
#define AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW_BP                             	9
#define AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW_BP                             	8
#define AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT_BP                              	7
#define AR_NL_ERR_CLR_NIC_RSP_BUBBLE_BP                                 	6
#define AR_NL_ERR_CLR_NIC_REQ_WEDGED_BP                                 	5
#define AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW_BP                             	4
#define AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW_BP                             	3
#define AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT_BP                              	2
#define AR_NL_ERR_CLR_NIC_REQ_BUBBLE_BP                                 	1
#define AR_NL_ERR_CLR_DIAG_ONLY_BP                                      	0
#define AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0_QW                            	0
#define AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0_QW                             	0
#define AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0_QW                            	0
#define AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0_QW                             	0
#define AR_NL_ERR_CLR_LM_LCLK_PERR_QW                                   	0
#define AR_NL_ERR_CLR_LM_CCLK_PERR_QW                                   	0
#define AR_NL_ERR_CLR_PERF_CNTR_PERR_UP_QW                              	0
#define AR_NL_ERR_CLR_PERF_CNTR_PERR_LO_QW                              	0
#define AR_NL_ERR_CLR_CNTR_OVFLOW_QW                                    	0
#define AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_CLR_P2F_RSP_SQUASH_QW                                 	0
#define AR_NL_ERR_CLR_P2F_RSP_MBE_QW                                    	0
#define AR_NL_ERR_CLR_P2F_RSP_SBE_QW                                    	0
#define AR_NL_ERR_CLR_P2F_RSP_BAD_CRC_QW                                	0
#define AR_NL_ERR_CLR_P2F_RSP_BAD_BIT_QW                                	0
#define AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT_QW                              	0
#define AR_NL_ERR_CLR_P2F_RSP_MALFORMED_QW                              	0
#define AR_NL_ERR_CLR_P2F_RSP_BAD_VC_QW                                 	0
#define AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID_QW                              	0
#define AR_NL_ERR_CLR_P2F_RSP_BAD_TGT_QW                                	0
#define AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_CLR_P2F_REQ_SQUASH_QW                                 	0
#define AR_NL_ERR_CLR_P2F_REQ_MBE_QW                                    	0
#define AR_NL_ERR_CLR_P2F_REQ_SBE_QW                                    	0
#define AR_NL_ERR_CLR_P2F_REQ_BAD_CRC_QW                                	0
#define AR_NL_ERR_CLR_P2F_REQ_BAD_BIT_QW                                	0
#define AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT_QW                              	0
#define AR_NL_ERR_CLR_P2F_REQ_MALFORMED_QW                              	0
#define AR_NL_ERR_CLR_P2F_REQ_BAD_VC_QW                                 	0
#define AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID_QW                              	0
#define AR_NL_ERR_CLR_P2F_REQ_BAD_TGT_QW                                	0
#define AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL_QW                               	0
#define AR_NL_ERR_CLR_F2P_RSP_BAD_BIT_QW                                	0
#define AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT_QW                              	0
#define AR_NL_ERR_CLR_F2P_RSP_PE_QW                                     	0
#define AR_NL_ERR_CLR_F2P_RSP_MBE_QW                                    	0
#define AR_NL_ERR_CLR_F2P_RSP_SBE_QW                                    	0
#define AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL_QW                               	0
#define AR_NL_ERR_CLR_F2P_REQ_BAD_BIT_QW                                	0
#define AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT_QW                              	0
#define AR_NL_ERR_CLR_F2P_REQ_PE_QW                                     	0
#define AR_NL_ERR_CLR_F2P_REQ_MBE_QW                                    	0
#define AR_NL_ERR_CLR_F2P_REQ_SBE_QW                                    	0
#define AR_NL_ERR_CLR_NIC_RSP_WEDGED_QW                                 	0
#define AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT_QW                              	0
#define AR_NL_ERR_CLR_NIC_RSP_BUBBLE_QW                                 	0
#define AR_NL_ERR_CLR_NIC_REQ_WEDGED_QW                                 	0
#define AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW_QW                             	0
#define AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW_QW                             	0
#define AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT_QW                              	0
#define AR_NL_ERR_CLR_NIC_REQ_BUBBLE_QW                                 	0
#define AR_NL_ERR_CLR_DIAG_ONLY_QW                                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_HSS_MSK DEFINES
 */
#define AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0_MASK                      	0x0800000000000000ull
#define AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0_MASK                       	0x0400000000000000ull
#define AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0_MASK                      	0x0200000000000000ull
#define AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0_MASK                       	0x0100000000000000ull
#define AR_NL_ERR_HSS_MSK_LM_LCLK_PERR_MASK                             	0x0080000000000000ull
#define AR_NL_ERR_HSS_MSK_LM_CCLK_PERR_MASK                             	0x0040000000000000ull
#define AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP_MASK                        	0x0020000000000000ull
#define AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO_MASK                        	0x0010000000000000ull
#define AR_NL_ERR_HSS_MSK_CNTR_OVFLOW_MASK                              	0x0008000000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW_MASK                       	0x0004000000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW_MASK                       	0x0002000000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH_MASK                           	0x0001000000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_MBE_MASK                              	0x0000800000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SBE_MASK                              	0x0000400000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC_MASK                          	0x0000200000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT_MASK                          	0x0000100000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT_MASK                        	0x0000080000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED_MASK                        	0x0000040000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC_MASK                           	0x0000020000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID_MASK                        	0x0000010000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT_MASK                          	0x0000008000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW_MASK                       	0x0000004000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW_MASK                       	0x0000002000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH_MASK                           	0x0000001000000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_MBE_MASK                              	0x0000000800000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SBE_MASK                              	0x0000000400000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC_MASK                          	0x0000000200000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT_MASK                          	0x0000000100000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT_MASK                        	0x0000000080000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED_MASK                        	0x0000000040000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC_MASK                           	0x0000000020000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID_MASK                        	0x0000000010000000ull
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT_MASK                          	0x0000000008000000ull
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW_MASK                       	0x0000000004000000ull
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW_MASK                       	0x0000000002000000ull
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL_MASK                         	0x0000000001000000ull
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT_MASK                          	0x0000000000800000ull
#define AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT_MASK                        	0x0000000000400000ull
#define AR_NL_ERR_HSS_MSK_F2P_RSP_PE_MASK                               	0x0000000000200000ull
#define AR_NL_ERR_HSS_MSK_F2P_RSP_MBE_MASK                              	0x0000000000100000ull
#define AR_NL_ERR_HSS_MSK_F2P_RSP_SBE_MASK                              	0x0000000000080000ull
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW_MASK                       	0x0000000000040000ull
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW_MASK                       	0x0000000000020000ull
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL_MASK                         	0x0000000000010000ull
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT_MASK                          	0x0000000000008000ull
#define AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT_MASK                        	0x0000000000004000ull
#define AR_NL_ERR_HSS_MSK_F2P_REQ_PE_MASK                               	0x0000000000002000ull
#define AR_NL_ERR_HSS_MSK_F2P_REQ_MBE_MASK                              	0x0000000000001000ull
#define AR_NL_ERR_HSS_MSK_F2P_REQ_SBE_MASK                              	0x0000000000000800ull
#define AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED_MASK                           	0x0000000000000400ull
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW_MASK                       	0x0000000000000200ull
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW_MASK                       	0x0000000000000100ull
#define AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT_MASK                        	0x0000000000000080ull
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE_MASK                           	0x0000000000000040ull
#define AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED_MASK                           	0x0000000000000020ull
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW_MASK                       	0x0000000000000010ull
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW_MASK                       	0x0000000000000008ull
#define AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT_MASK                        	0x0000000000000004ull
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE_MASK                           	0x0000000000000002ull
#define AR_NL_ERR_HSS_MSK_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0_BP                        	59
#define AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0_BP                         	58
#define AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0_BP                        	57
#define AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0_BP                         	56
#define AR_NL_ERR_HSS_MSK_LM_LCLK_PERR_BP                               	55
#define AR_NL_ERR_HSS_MSK_LM_CCLK_PERR_BP                               	54
#define AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP_BP                          	53
#define AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO_BP                          	52
#define AR_NL_ERR_HSS_MSK_CNTR_OVFLOW_BP                                	51
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW_BP                         	50
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW_BP                         	49
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH_BP                             	48
#define AR_NL_ERR_HSS_MSK_P2F_RSP_MBE_BP                                	47
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SBE_BP                                	46
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC_BP                            	45
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT_BP                            	44
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT_BP                          	43
#define AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED_BP                          	42
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC_BP                             	41
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID_BP                          	40
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT_BP                            	39
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW_BP                         	38
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW_BP                         	37
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH_BP                             	36
#define AR_NL_ERR_HSS_MSK_P2F_REQ_MBE_BP                                	35
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SBE_BP                                	34
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC_BP                            	33
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT_BP                            	32
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT_BP                          	31
#define AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED_BP                          	30
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC_BP                             	29
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID_BP                          	28
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT_BP                            	27
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW_BP                         	26
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW_BP                         	25
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL_BP                           	24
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT_BP                            	23
#define AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT_BP                          	22
#define AR_NL_ERR_HSS_MSK_F2P_RSP_PE_BP                                 	21
#define AR_NL_ERR_HSS_MSK_F2P_RSP_MBE_BP                                	20
#define AR_NL_ERR_HSS_MSK_F2P_RSP_SBE_BP                                	19
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW_BP                         	18
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW_BP                         	17
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL_BP                           	16
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT_BP                            	15
#define AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT_BP                          	14
#define AR_NL_ERR_HSS_MSK_F2P_REQ_PE_BP                                 	13
#define AR_NL_ERR_HSS_MSK_F2P_REQ_MBE_BP                                	12
#define AR_NL_ERR_HSS_MSK_F2P_REQ_SBE_BP                                	11
#define AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED_BP                             	10
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW_BP                         	9
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW_BP                         	8
#define AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT_BP                          	7
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE_BP                             	6
#define AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED_BP                             	5
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW_BP                         	4
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW_BP                         	3
#define AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT_BP                          	2
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE_BP                             	1
#define AR_NL_ERR_HSS_MSK_DIAG_ONLY_BP                                  	0
#define AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_HSS_MSK_LM_LCLK_PERR_QW                               	0
#define AR_NL_ERR_HSS_MSK_LM_CCLK_PERR_QW                               	0
#define AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP_QW                          	0
#define AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO_QW                          	0
#define AR_NL_ERR_HSS_MSK_CNTR_OVFLOW_QW                                	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH_QW                             	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_MBE_QW                                	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SBE_QW                                	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC_QW                            	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED_QW                          	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC_QW                             	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID_QW                          	0
#define AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT_QW                            	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH_QW                             	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_MBE_QW                                	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SBE_QW                                	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC_QW                            	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED_QW                          	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC_QW                             	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID_QW                          	0
#define AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT_QW                            	0
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL_QW                           	0
#define AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_HSS_MSK_F2P_RSP_PE_QW                                 	0
#define AR_NL_ERR_HSS_MSK_F2P_RSP_MBE_QW                                	0
#define AR_NL_ERR_HSS_MSK_F2P_RSP_SBE_QW                                	0
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL_QW                           	0
#define AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_HSS_MSK_F2P_REQ_PE_QW                                 	0
#define AR_NL_ERR_HSS_MSK_F2P_REQ_MBE_QW                                	0
#define AR_NL_ERR_HSS_MSK_F2P_REQ_SBE_QW                                	0
#define AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED_QW                             	0
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE_QW                             	0
#define AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED_QW                             	0
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE_QW                             	0
#define AR_NL_ERR_HSS_MSK_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_OS0_MSK DEFINES
 */
#define AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0_MASK                      	0x0800000000000000ull
#define AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0_MASK                       	0x0400000000000000ull
#define AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0_MASK                      	0x0200000000000000ull
#define AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0_MASK                       	0x0100000000000000ull
#define AR_NL_ERR_OS0_MSK_LM_LCLK_PERR_MASK                             	0x0080000000000000ull
#define AR_NL_ERR_OS0_MSK_LM_CCLK_PERR_MASK                             	0x0040000000000000ull
#define AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP_MASK                        	0x0020000000000000ull
#define AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO_MASK                        	0x0010000000000000ull
#define AR_NL_ERR_OS0_MSK_CNTR_OVFLOW_MASK                              	0x0008000000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW_MASK                       	0x0004000000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW_MASK                       	0x0002000000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH_MASK                           	0x0001000000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_MBE_MASK                              	0x0000800000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SBE_MASK                              	0x0000400000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC_MASK                          	0x0000200000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT_MASK                          	0x0000100000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT_MASK                        	0x0000080000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED_MASK                        	0x0000040000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC_MASK                           	0x0000020000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID_MASK                        	0x0000010000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT_MASK                          	0x0000008000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW_MASK                       	0x0000004000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW_MASK                       	0x0000002000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH_MASK                           	0x0000001000000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_MBE_MASK                              	0x0000000800000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SBE_MASK                              	0x0000000400000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC_MASK                          	0x0000000200000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT_MASK                          	0x0000000100000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT_MASK                        	0x0000000080000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED_MASK                        	0x0000000040000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC_MASK                           	0x0000000020000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID_MASK                        	0x0000000010000000ull
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT_MASK                          	0x0000000008000000ull
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW_MASK                       	0x0000000004000000ull
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW_MASK                       	0x0000000002000000ull
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL_MASK                         	0x0000000001000000ull
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT_MASK                          	0x0000000000800000ull
#define AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT_MASK                        	0x0000000000400000ull
#define AR_NL_ERR_OS0_MSK_F2P_RSP_PE_MASK                               	0x0000000000200000ull
#define AR_NL_ERR_OS0_MSK_F2P_RSP_MBE_MASK                              	0x0000000000100000ull
#define AR_NL_ERR_OS0_MSK_F2P_RSP_SBE_MASK                              	0x0000000000080000ull
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW_MASK                       	0x0000000000040000ull
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW_MASK                       	0x0000000000020000ull
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL_MASK                         	0x0000000000010000ull
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT_MASK                          	0x0000000000008000ull
#define AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT_MASK                        	0x0000000000004000ull
#define AR_NL_ERR_OS0_MSK_F2P_REQ_PE_MASK                               	0x0000000000002000ull
#define AR_NL_ERR_OS0_MSK_F2P_REQ_MBE_MASK                              	0x0000000000001000ull
#define AR_NL_ERR_OS0_MSK_F2P_REQ_SBE_MASK                              	0x0000000000000800ull
#define AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED_MASK                           	0x0000000000000400ull
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW_MASK                       	0x0000000000000200ull
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW_MASK                       	0x0000000000000100ull
#define AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT_MASK                        	0x0000000000000080ull
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE_MASK                           	0x0000000000000040ull
#define AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED_MASK                           	0x0000000000000020ull
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW_MASK                       	0x0000000000000010ull
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW_MASK                       	0x0000000000000008ull
#define AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT_MASK                        	0x0000000000000004ull
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE_MASK                           	0x0000000000000002ull
#define AR_NL_ERR_OS0_MSK_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0_BP                        	59
#define AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0_BP                         	58
#define AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0_BP                        	57
#define AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0_BP                         	56
#define AR_NL_ERR_OS0_MSK_LM_LCLK_PERR_BP                               	55
#define AR_NL_ERR_OS0_MSK_LM_CCLK_PERR_BP                               	54
#define AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP_BP                          	53
#define AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO_BP                          	52
#define AR_NL_ERR_OS0_MSK_CNTR_OVFLOW_BP                                	51
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW_BP                         	50
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW_BP                         	49
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH_BP                             	48
#define AR_NL_ERR_OS0_MSK_P2F_RSP_MBE_BP                                	47
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SBE_BP                                	46
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC_BP                            	45
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT_BP                            	44
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT_BP                          	43
#define AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED_BP                          	42
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC_BP                             	41
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID_BP                          	40
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT_BP                            	39
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW_BP                         	38
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW_BP                         	37
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH_BP                             	36
#define AR_NL_ERR_OS0_MSK_P2F_REQ_MBE_BP                                	35
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SBE_BP                                	34
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC_BP                            	33
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT_BP                            	32
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT_BP                          	31
#define AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED_BP                          	30
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC_BP                             	29
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID_BP                          	28
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT_BP                            	27
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW_BP                         	26
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW_BP                         	25
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL_BP                           	24
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT_BP                            	23
#define AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT_BP                          	22
#define AR_NL_ERR_OS0_MSK_F2P_RSP_PE_BP                                 	21
#define AR_NL_ERR_OS0_MSK_F2P_RSP_MBE_BP                                	20
#define AR_NL_ERR_OS0_MSK_F2P_RSP_SBE_BP                                	19
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW_BP                         	18
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW_BP                         	17
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL_BP                           	16
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT_BP                            	15
#define AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT_BP                          	14
#define AR_NL_ERR_OS0_MSK_F2P_REQ_PE_BP                                 	13
#define AR_NL_ERR_OS0_MSK_F2P_REQ_MBE_BP                                	12
#define AR_NL_ERR_OS0_MSK_F2P_REQ_SBE_BP                                	11
#define AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED_BP                             	10
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW_BP                         	9
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW_BP                         	8
#define AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT_BP                          	7
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE_BP                             	6
#define AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED_BP                             	5
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW_BP                         	4
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW_BP                         	3
#define AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT_BP                          	2
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE_BP                             	1
#define AR_NL_ERR_OS0_MSK_DIAG_ONLY_BP                                  	0
#define AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_OS0_MSK_LM_LCLK_PERR_QW                               	0
#define AR_NL_ERR_OS0_MSK_LM_CCLK_PERR_QW                               	0
#define AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP_QW                          	0
#define AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO_QW                          	0
#define AR_NL_ERR_OS0_MSK_CNTR_OVFLOW_QW                                	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH_QW                             	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_MBE_QW                                	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SBE_QW                                	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC_QW                            	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED_QW                          	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC_QW                             	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID_QW                          	0
#define AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT_QW                            	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH_QW                             	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_MBE_QW                                	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SBE_QW                                	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC_QW                            	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED_QW                          	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC_QW                             	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID_QW                          	0
#define AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT_QW                            	0
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL_QW                           	0
#define AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS0_MSK_F2P_RSP_PE_QW                                 	0
#define AR_NL_ERR_OS0_MSK_F2P_RSP_MBE_QW                                	0
#define AR_NL_ERR_OS0_MSK_F2P_RSP_SBE_QW                                	0
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL_QW                           	0
#define AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS0_MSK_F2P_REQ_PE_QW                                 	0
#define AR_NL_ERR_OS0_MSK_F2P_REQ_MBE_QW                                	0
#define AR_NL_ERR_OS0_MSK_F2P_REQ_SBE_QW                                	0
#define AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED_QW                             	0
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE_QW                             	0
#define AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED_QW                             	0
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE_QW                             	0
#define AR_NL_ERR_OS0_MSK_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_OS1_MSK DEFINES
 */
#define AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0_MASK                      	0x0800000000000000ull
#define AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0_MASK                       	0x0400000000000000ull
#define AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0_MASK                      	0x0200000000000000ull
#define AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0_MASK                       	0x0100000000000000ull
#define AR_NL_ERR_OS1_MSK_LM_LCLK_PERR_MASK                             	0x0080000000000000ull
#define AR_NL_ERR_OS1_MSK_LM_CCLK_PERR_MASK                             	0x0040000000000000ull
#define AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP_MASK                        	0x0020000000000000ull
#define AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO_MASK                        	0x0010000000000000ull
#define AR_NL_ERR_OS1_MSK_CNTR_OVFLOW_MASK                              	0x0008000000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW_MASK                       	0x0004000000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW_MASK                       	0x0002000000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH_MASK                           	0x0001000000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_MBE_MASK                              	0x0000800000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SBE_MASK                              	0x0000400000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC_MASK                          	0x0000200000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT_MASK                          	0x0000100000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT_MASK                        	0x0000080000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED_MASK                        	0x0000040000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC_MASK                           	0x0000020000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID_MASK                        	0x0000010000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT_MASK                          	0x0000008000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW_MASK                       	0x0000004000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW_MASK                       	0x0000002000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH_MASK                           	0x0000001000000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_MBE_MASK                              	0x0000000800000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SBE_MASK                              	0x0000000400000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC_MASK                          	0x0000000200000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT_MASK                          	0x0000000100000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT_MASK                        	0x0000000080000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED_MASK                        	0x0000000040000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC_MASK                           	0x0000000020000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID_MASK                        	0x0000000010000000ull
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT_MASK                          	0x0000000008000000ull
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW_MASK                       	0x0000000004000000ull
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW_MASK                       	0x0000000002000000ull
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL_MASK                         	0x0000000001000000ull
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT_MASK                          	0x0000000000800000ull
#define AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT_MASK                        	0x0000000000400000ull
#define AR_NL_ERR_OS1_MSK_F2P_RSP_PE_MASK                               	0x0000000000200000ull
#define AR_NL_ERR_OS1_MSK_F2P_RSP_MBE_MASK                              	0x0000000000100000ull
#define AR_NL_ERR_OS1_MSK_F2P_RSP_SBE_MASK                              	0x0000000000080000ull
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW_MASK                       	0x0000000000040000ull
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW_MASK                       	0x0000000000020000ull
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL_MASK                         	0x0000000000010000ull
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT_MASK                          	0x0000000000008000ull
#define AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT_MASK                        	0x0000000000004000ull
#define AR_NL_ERR_OS1_MSK_F2P_REQ_PE_MASK                               	0x0000000000002000ull
#define AR_NL_ERR_OS1_MSK_F2P_REQ_MBE_MASK                              	0x0000000000001000ull
#define AR_NL_ERR_OS1_MSK_F2P_REQ_SBE_MASK                              	0x0000000000000800ull
#define AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED_MASK                           	0x0000000000000400ull
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW_MASK                       	0x0000000000000200ull
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW_MASK                       	0x0000000000000100ull
#define AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT_MASK                        	0x0000000000000080ull
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE_MASK                           	0x0000000000000040ull
#define AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED_MASK                           	0x0000000000000020ull
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW_MASK                       	0x0000000000000010ull
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW_MASK                       	0x0000000000000008ull
#define AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT_MASK                        	0x0000000000000004ull
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE_MASK                           	0x0000000000000002ull
#define AR_NL_ERR_OS1_MSK_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0_BP                        	59
#define AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0_BP                         	58
#define AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0_BP                        	57
#define AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0_BP                         	56
#define AR_NL_ERR_OS1_MSK_LM_LCLK_PERR_BP                               	55
#define AR_NL_ERR_OS1_MSK_LM_CCLK_PERR_BP                               	54
#define AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP_BP                          	53
#define AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO_BP                          	52
#define AR_NL_ERR_OS1_MSK_CNTR_OVFLOW_BP                                	51
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW_BP                         	50
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW_BP                         	49
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH_BP                             	48
#define AR_NL_ERR_OS1_MSK_P2F_RSP_MBE_BP                                	47
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SBE_BP                                	46
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC_BP                            	45
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT_BP                            	44
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT_BP                          	43
#define AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED_BP                          	42
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC_BP                             	41
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID_BP                          	40
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT_BP                            	39
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW_BP                         	38
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW_BP                         	37
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH_BP                             	36
#define AR_NL_ERR_OS1_MSK_P2F_REQ_MBE_BP                                	35
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SBE_BP                                	34
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC_BP                            	33
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT_BP                            	32
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT_BP                          	31
#define AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED_BP                          	30
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC_BP                             	29
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID_BP                          	28
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT_BP                            	27
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW_BP                         	26
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW_BP                         	25
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL_BP                           	24
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT_BP                            	23
#define AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT_BP                          	22
#define AR_NL_ERR_OS1_MSK_F2P_RSP_PE_BP                                 	21
#define AR_NL_ERR_OS1_MSK_F2P_RSP_MBE_BP                                	20
#define AR_NL_ERR_OS1_MSK_F2P_RSP_SBE_BP                                	19
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW_BP                         	18
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW_BP                         	17
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL_BP                           	16
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT_BP                            	15
#define AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT_BP                          	14
#define AR_NL_ERR_OS1_MSK_F2P_REQ_PE_BP                                 	13
#define AR_NL_ERR_OS1_MSK_F2P_REQ_MBE_BP                                	12
#define AR_NL_ERR_OS1_MSK_F2P_REQ_SBE_BP                                	11
#define AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED_BP                             	10
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW_BP                         	9
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW_BP                         	8
#define AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT_BP                          	7
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE_BP                             	6
#define AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED_BP                             	5
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW_BP                         	4
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW_BP                         	3
#define AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT_BP                          	2
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE_BP                             	1
#define AR_NL_ERR_OS1_MSK_DIAG_ONLY_BP                                  	0
#define AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_OS1_MSK_LM_LCLK_PERR_QW                               	0
#define AR_NL_ERR_OS1_MSK_LM_CCLK_PERR_QW                               	0
#define AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP_QW                          	0
#define AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO_QW                          	0
#define AR_NL_ERR_OS1_MSK_CNTR_OVFLOW_QW                                	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH_QW                             	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_MBE_QW                                	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SBE_QW                                	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC_QW                            	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED_QW                          	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC_QW                             	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID_QW                          	0
#define AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT_QW                            	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH_QW                             	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_MBE_QW                                	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SBE_QW                                	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC_QW                            	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED_QW                          	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC_QW                             	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID_QW                          	0
#define AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT_QW                            	0
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL_QW                           	0
#define AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS1_MSK_F2P_RSP_PE_QW                                 	0
#define AR_NL_ERR_OS1_MSK_F2P_RSP_MBE_QW                                	0
#define AR_NL_ERR_OS1_MSK_F2P_RSP_SBE_QW                                	0
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL_QW                           	0
#define AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS1_MSK_F2P_REQ_PE_QW                                 	0
#define AR_NL_ERR_OS1_MSK_F2P_REQ_MBE_QW                                	0
#define AR_NL_ERR_OS1_MSK_F2P_REQ_SBE_QW                                	0
#define AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED_QW                             	0
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE_QW                             	0
#define AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED_QW                             	0
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE_QW                             	0
#define AR_NL_ERR_OS1_MSK_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_OS2_MSK DEFINES
 */
#define AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0_MASK                      	0x0800000000000000ull
#define AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0_MASK                       	0x0400000000000000ull
#define AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0_MASK                      	0x0200000000000000ull
#define AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0_MASK                       	0x0100000000000000ull
#define AR_NL_ERR_OS2_MSK_LM_LCLK_PERR_MASK                             	0x0080000000000000ull
#define AR_NL_ERR_OS2_MSK_LM_CCLK_PERR_MASK                             	0x0040000000000000ull
#define AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP_MASK                        	0x0020000000000000ull
#define AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO_MASK                        	0x0010000000000000ull
#define AR_NL_ERR_OS2_MSK_CNTR_OVFLOW_MASK                              	0x0008000000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW_MASK                       	0x0004000000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW_MASK                       	0x0002000000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH_MASK                           	0x0001000000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_MBE_MASK                              	0x0000800000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SBE_MASK                              	0x0000400000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC_MASK                          	0x0000200000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT_MASK                          	0x0000100000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT_MASK                        	0x0000080000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED_MASK                        	0x0000040000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC_MASK                           	0x0000020000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID_MASK                        	0x0000010000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT_MASK                          	0x0000008000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW_MASK                       	0x0000004000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW_MASK                       	0x0000002000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH_MASK                           	0x0000001000000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_MBE_MASK                              	0x0000000800000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SBE_MASK                              	0x0000000400000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC_MASK                          	0x0000000200000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT_MASK                          	0x0000000100000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT_MASK                        	0x0000000080000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED_MASK                        	0x0000000040000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC_MASK                           	0x0000000020000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID_MASK                        	0x0000000010000000ull
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT_MASK                          	0x0000000008000000ull
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW_MASK                       	0x0000000004000000ull
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW_MASK                       	0x0000000002000000ull
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL_MASK                         	0x0000000001000000ull
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT_MASK                          	0x0000000000800000ull
#define AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT_MASK                        	0x0000000000400000ull
#define AR_NL_ERR_OS2_MSK_F2P_RSP_PE_MASK                               	0x0000000000200000ull
#define AR_NL_ERR_OS2_MSK_F2P_RSP_MBE_MASK                              	0x0000000000100000ull
#define AR_NL_ERR_OS2_MSK_F2P_RSP_SBE_MASK                              	0x0000000000080000ull
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW_MASK                       	0x0000000000040000ull
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW_MASK                       	0x0000000000020000ull
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL_MASK                         	0x0000000000010000ull
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT_MASK                          	0x0000000000008000ull
#define AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT_MASK                        	0x0000000000004000ull
#define AR_NL_ERR_OS2_MSK_F2P_REQ_PE_MASK                               	0x0000000000002000ull
#define AR_NL_ERR_OS2_MSK_F2P_REQ_MBE_MASK                              	0x0000000000001000ull
#define AR_NL_ERR_OS2_MSK_F2P_REQ_SBE_MASK                              	0x0000000000000800ull
#define AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED_MASK                           	0x0000000000000400ull
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW_MASK                       	0x0000000000000200ull
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW_MASK                       	0x0000000000000100ull
#define AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT_MASK                        	0x0000000000000080ull
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE_MASK                           	0x0000000000000040ull
#define AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED_MASK                           	0x0000000000000020ull
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW_MASK                       	0x0000000000000010ull
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW_MASK                       	0x0000000000000008ull
#define AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT_MASK                        	0x0000000000000004ull
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE_MASK                           	0x0000000000000002ull
#define AR_NL_ERR_OS2_MSK_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0_BP                        	59
#define AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0_BP                         	58
#define AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0_BP                        	57
#define AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0_BP                         	56
#define AR_NL_ERR_OS2_MSK_LM_LCLK_PERR_BP                               	55
#define AR_NL_ERR_OS2_MSK_LM_CCLK_PERR_BP                               	54
#define AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP_BP                          	53
#define AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO_BP                          	52
#define AR_NL_ERR_OS2_MSK_CNTR_OVFLOW_BP                                	51
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW_BP                         	50
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW_BP                         	49
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH_BP                             	48
#define AR_NL_ERR_OS2_MSK_P2F_RSP_MBE_BP                                	47
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SBE_BP                                	46
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC_BP                            	45
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT_BP                            	44
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT_BP                          	43
#define AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED_BP                          	42
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC_BP                             	41
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID_BP                          	40
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT_BP                            	39
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW_BP                         	38
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW_BP                         	37
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH_BP                             	36
#define AR_NL_ERR_OS2_MSK_P2F_REQ_MBE_BP                                	35
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SBE_BP                                	34
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC_BP                            	33
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT_BP                            	32
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT_BP                          	31
#define AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED_BP                          	30
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC_BP                             	29
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID_BP                          	28
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT_BP                            	27
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW_BP                         	26
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW_BP                         	25
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL_BP                           	24
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT_BP                            	23
#define AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT_BP                          	22
#define AR_NL_ERR_OS2_MSK_F2P_RSP_PE_BP                                 	21
#define AR_NL_ERR_OS2_MSK_F2P_RSP_MBE_BP                                	20
#define AR_NL_ERR_OS2_MSK_F2P_RSP_SBE_BP                                	19
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW_BP                         	18
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW_BP                         	17
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL_BP                           	16
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT_BP                            	15
#define AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT_BP                          	14
#define AR_NL_ERR_OS2_MSK_F2P_REQ_PE_BP                                 	13
#define AR_NL_ERR_OS2_MSK_F2P_REQ_MBE_BP                                	12
#define AR_NL_ERR_OS2_MSK_F2P_REQ_SBE_BP                                	11
#define AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED_BP                             	10
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW_BP                         	9
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW_BP                         	8
#define AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT_BP                          	7
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE_BP                             	6
#define AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED_BP                             	5
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW_BP                         	4
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW_BP                         	3
#define AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT_BP                          	2
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE_BP                             	1
#define AR_NL_ERR_OS2_MSK_DIAG_ONLY_BP                                  	0
#define AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_OS2_MSK_LM_LCLK_PERR_QW                               	0
#define AR_NL_ERR_OS2_MSK_LM_CCLK_PERR_QW                               	0
#define AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP_QW                          	0
#define AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO_QW                          	0
#define AR_NL_ERR_OS2_MSK_CNTR_OVFLOW_QW                                	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH_QW                             	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_MBE_QW                                	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SBE_QW                                	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC_QW                            	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED_QW                          	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC_QW                             	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID_QW                          	0
#define AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT_QW                            	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH_QW                             	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_MBE_QW                                	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SBE_QW                                	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC_QW                            	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED_QW                          	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC_QW                             	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID_QW                          	0
#define AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT_QW                            	0
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL_QW                           	0
#define AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS2_MSK_F2P_RSP_PE_QW                                 	0
#define AR_NL_ERR_OS2_MSK_F2P_RSP_MBE_QW                                	0
#define AR_NL_ERR_OS2_MSK_F2P_RSP_SBE_QW                                	0
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL_QW                           	0
#define AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS2_MSK_F2P_REQ_PE_QW                                 	0
#define AR_NL_ERR_OS2_MSK_F2P_REQ_MBE_QW                                	0
#define AR_NL_ERR_OS2_MSK_F2P_REQ_SBE_QW                                	0
#define AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED_QW                             	0
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE_QW                             	0
#define AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED_QW                             	0
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE_QW                             	0
#define AR_NL_ERR_OS2_MSK_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_OS3_MSK DEFINES
 */
#define AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0_MASK                      	0x0800000000000000ull
#define AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0_MASK                       	0x0400000000000000ull
#define AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0_MASK                      	0x0200000000000000ull
#define AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0_MASK                       	0x0100000000000000ull
#define AR_NL_ERR_OS3_MSK_LM_LCLK_PERR_MASK                             	0x0080000000000000ull
#define AR_NL_ERR_OS3_MSK_LM_CCLK_PERR_MASK                             	0x0040000000000000ull
#define AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP_MASK                        	0x0020000000000000ull
#define AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO_MASK                        	0x0010000000000000ull
#define AR_NL_ERR_OS3_MSK_CNTR_OVFLOW_MASK                              	0x0008000000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW_MASK                       	0x0004000000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW_MASK                       	0x0002000000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH_MASK                           	0x0001000000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_MBE_MASK                              	0x0000800000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SBE_MASK                              	0x0000400000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC_MASK                          	0x0000200000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT_MASK                          	0x0000100000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT_MASK                        	0x0000080000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED_MASK                        	0x0000040000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC_MASK                           	0x0000020000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID_MASK                        	0x0000010000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT_MASK                          	0x0000008000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW_MASK                       	0x0000004000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW_MASK                       	0x0000002000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH_MASK                           	0x0000001000000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_MBE_MASK                              	0x0000000800000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SBE_MASK                              	0x0000000400000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC_MASK                          	0x0000000200000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT_MASK                          	0x0000000100000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT_MASK                        	0x0000000080000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED_MASK                        	0x0000000040000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC_MASK                           	0x0000000020000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID_MASK                        	0x0000000010000000ull
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT_MASK                          	0x0000000008000000ull
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW_MASK                       	0x0000000004000000ull
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW_MASK                       	0x0000000002000000ull
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL_MASK                         	0x0000000001000000ull
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT_MASK                          	0x0000000000800000ull
#define AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT_MASK                        	0x0000000000400000ull
#define AR_NL_ERR_OS3_MSK_F2P_RSP_PE_MASK                               	0x0000000000200000ull
#define AR_NL_ERR_OS3_MSK_F2P_RSP_MBE_MASK                              	0x0000000000100000ull
#define AR_NL_ERR_OS3_MSK_F2P_RSP_SBE_MASK                              	0x0000000000080000ull
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW_MASK                       	0x0000000000040000ull
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW_MASK                       	0x0000000000020000ull
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL_MASK                         	0x0000000000010000ull
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT_MASK                          	0x0000000000008000ull
#define AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT_MASK                        	0x0000000000004000ull
#define AR_NL_ERR_OS3_MSK_F2P_REQ_PE_MASK                               	0x0000000000002000ull
#define AR_NL_ERR_OS3_MSK_F2P_REQ_MBE_MASK                              	0x0000000000001000ull
#define AR_NL_ERR_OS3_MSK_F2P_REQ_SBE_MASK                              	0x0000000000000800ull
#define AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED_MASK                           	0x0000000000000400ull
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW_MASK                       	0x0000000000000200ull
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW_MASK                       	0x0000000000000100ull
#define AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT_MASK                        	0x0000000000000080ull
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE_MASK                           	0x0000000000000040ull
#define AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED_MASK                           	0x0000000000000020ull
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW_MASK                       	0x0000000000000010ull
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW_MASK                       	0x0000000000000008ull
#define AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT_MASK                        	0x0000000000000004ull
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE_MASK                           	0x0000000000000002ull
#define AR_NL_ERR_OS3_MSK_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0_BP                        	59
#define AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0_BP                         	58
#define AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0_BP                        	57
#define AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0_BP                         	56
#define AR_NL_ERR_OS3_MSK_LM_LCLK_PERR_BP                               	55
#define AR_NL_ERR_OS3_MSK_LM_CCLK_PERR_BP                               	54
#define AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP_BP                          	53
#define AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO_BP                          	52
#define AR_NL_ERR_OS3_MSK_CNTR_OVFLOW_BP                                	51
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW_BP                         	50
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW_BP                         	49
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH_BP                             	48
#define AR_NL_ERR_OS3_MSK_P2F_RSP_MBE_BP                                	47
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SBE_BP                                	46
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC_BP                            	45
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT_BP                            	44
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT_BP                          	43
#define AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED_BP                          	42
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC_BP                             	41
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID_BP                          	40
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT_BP                            	39
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW_BP                         	38
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW_BP                         	37
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH_BP                             	36
#define AR_NL_ERR_OS3_MSK_P2F_REQ_MBE_BP                                	35
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SBE_BP                                	34
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC_BP                            	33
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT_BP                            	32
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT_BP                          	31
#define AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED_BP                          	30
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC_BP                             	29
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID_BP                          	28
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT_BP                            	27
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW_BP                         	26
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW_BP                         	25
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL_BP                           	24
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT_BP                            	23
#define AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT_BP                          	22
#define AR_NL_ERR_OS3_MSK_F2P_RSP_PE_BP                                 	21
#define AR_NL_ERR_OS3_MSK_F2P_RSP_MBE_BP                                	20
#define AR_NL_ERR_OS3_MSK_F2P_RSP_SBE_BP                                	19
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW_BP                         	18
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW_BP                         	17
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL_BP                           	16
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT_BP                            	15
#define AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT_BP                          	14
#define AR_NL_ERR_OS3_MSK_F2P_REQ_PE_BP                                 	13
#define AR_NL_ERR_OS3_MSK_F2P_REQ_MBE_BP                                	12
#define AR_NL_ERR_OS3_MSK_F2P_REQ_SBE_BP                                	11
#define AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED_BP                             	10
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW_BP                         	9
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW_BP                         	8
#define AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT_BP                          	7
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE_BP                             	6
#define AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED_BP                             	5
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW_BP                         	4
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW_BP                         	3
#define AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT_BP                          	2
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE_BP                             	1
#define AR_NL_ERR_OS3_MSK_DIAG_ONLY_BP                                  	0
#define AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0_QW                        	0
#define AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0_QW                         	0
#define AR_NL_ERR_OS3_MSK_LM_LCLK_PERR_QW                               	0
#define AR_NL_ERR_OS3_MSK_LM_CCLK_PERR_QW                               	0
#define AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP_QW                          	0
#define AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO_QW                          	0
#define AR_NL_ERR_OS3_MSK_CNTR_OVFLOW_QW                                	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH_QW                             	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_MBE_QW                                	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SBE_QW                                	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC_QW                            	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED_QW                          	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC_QW                             	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID_QW                          	0
#define AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT_QW                            	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH_QW                             	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_MBE_QW                                	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SBE_QW                                	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC_QW                            	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED_QW                          	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC_QW                             	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID_QW                          	0
#define AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT_QW                            	0
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL_QW                           	0
#define AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS3_MSK_F2P_RSP_PE_QW                                 	0
#define AR_NL_ERR_OS3_MSK_F2P_RSP_MBE_QW                                	0
#define AR_NL_ERR_OS3_MSK_F2P_RSP_SBE_QW                                	0
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL_QW                           	0
#define AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT_QW                            	0
#define AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS3_MSK_F2P_REQ_PE_QW                                 	0
#define AR_NL_ERR_OS3_MSK_F2P_REQ_MBE_QW                                	0
#define AR_NL_ERR_OS3_MSK_F2P_REQ_SBE_QW                                	0
#define AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED_QW                             	0
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE_QW                             	0
#define AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED_QW                             	0
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW_QW                         	0
#define AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT_QW                          	0
#define AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE_QW                             	0
#define AR_NL_ERR_OS3_MSK_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_FIRST_FLG DEFINES
 */
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0_MASK                    	0x0800000000000000ull
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0_MASK                     	0x0400000000000000ull
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0_MASK                    	0x0200000000000000ull
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0_MASK                     	0x0100000000000000ull
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR_MASK                           	0x0080000000000000ull
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR_MASK                           	0x0040000000000000ull
#define AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP_MASK                      	0x0020000000000000ull
#define AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO_MASK                      	0x0010000000000000ull
#define AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW_MASK                            	0x0008000000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW_MASK                     	0x0004000000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW_MASK                     	0x0002000000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH_MASK                         	0x0001000000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE_MASK                            	0x0000800000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE_MASK                            	0x0000400000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC_MASK                        	0x0000200000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT_MASK                        	0x0000100000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT_MASK                      	0x0000080000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED_MASK                      	0x0000040000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC_MASK                         	0x0000020000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID_MASK                      	0x0000010000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT_MASK                        	0x0000008000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW_MASK                     	0x0000004000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW_MASK                     	0x0000002000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH_MASK                         	0x0000001000000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE_MASK                            	0x0000000800000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE_MASK                            	0x0000000400000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC_MASK                        	0x0000000200000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT_MASK                        	0x0000000100000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT_MASK                      	0x0000000080000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED_MASK                      	0x0000000040000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC_MASK                         	0x0000000020000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID_MASK                      	0x0000000010000000ull
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT_MASK                        	0x0000000008000000ull
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW_MASK                     	0x0000000004000000ull
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW_MASK                     	0x0000000002000000ull
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL_MASK                       	0x0000000001000000ull
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT_MASK                        	0x0000000000800000ull
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT_MASK                      	0x0000000000400000ull
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_PE_MASK                             	0x0000000000200000ull
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE_MASK                            	0x0000000000100000ull
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE_MASK                            	0x0000000000080000ull
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW_MASK                     	0x0000000000040000ull
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW_MASK                     	0x0000000000020000ull
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL_MASK                       	0x0000000000010000ull
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT_MASK                        	0x0000000000008000ull
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT_MASK                      	0x0000000000004000ull
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_PE_MASK                             	0x0000000000002000ull
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE_MASK                            	0x0000000000001000ull
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE_MASK                            	0x0000000000000800ull
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED_MASK                         	0x0000000000000400ull
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW_MASK                     	0x0000000000000200ull
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW_MASK                     	0x0000000000000100ull
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT_MASK                      	0x0000000000000080ull
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE_MASK                         	0x0000000000000040ull
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED_MASK                         	0x0000000000000020ull
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW_MASK                     	0x0000000000000010ull
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW_MASK                     	0x0000000000000008ull
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT_MASK                      	0x0000000000000004ull
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE_MASK                         	0x0000000000000002ull
#define AR_NL_ERR_FIRST_FLG_DIAG_ONLY_MASK                              	0x0000000000000001ull
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0_BP                      	59
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0_BP                       	58
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0_BP                      	57
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0_BP                       	56
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR_BP                             	55
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR_BP                             	54
#define AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP_BP                        	53
#define AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO_BP                        	52
#define AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW_BP                              	51
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW_BP                       	50
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW_BP                       	49
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH_BP                           	48
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE_BP                              	47
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE_BP                              	46
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC_BP                          	45
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT_BP                          	44
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT_BP                        	43
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED_BP                        	42
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC_BP                           	41
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID_BP                        	40
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT_BP                          	39
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW_BP                       	38
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW_BP                       	37
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH_BP                           	36
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE_BP                              	35
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE_BP                              	34
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC_BP                          	33
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT_BP                          	32
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT_BP                        	31
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED_BP                        	30
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC_BP                           	29
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID_BP                        	28
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT_BP                          	27
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW_BP                       	26
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW_BP                       	25
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL_BP                         	24
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT_BP                          	23
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT_BP                        	22
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_PE_BP                               	21
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE_BP                              	20
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE_BP                              	19
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW_BP                       	18
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW_BP                       	17
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL_BP                         	16
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT_BP                          	15
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT_BP                        	14
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_PE_BP                               	13
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE_BP                              	12
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE_BP                              	11
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED_BP                           	10
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW_BP                       	9
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW_BP                       	8
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT_BP                        	7
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE_BP                           	6
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED_BP                           	5
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW_BP                       	4
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW_BP                       	3
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT_BP                        	2
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE_BP                           	1
#define AR_NL_ERR_FIRST_FLG_DIAG_ONLY_BP                                	0
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0_QW                      	0
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0_QW                       	0
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0_QW                      	0
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0_QW                       	0
#define AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR_QW                             	0
#define AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR_QW                             	0
#define AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP_QW                        	0
#define AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO_QW                        	0
#define AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW_QW                              	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH_QW                           	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE_QW                              	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE_QW                              	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC_QW                          	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT_QW                          	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT_QW                        	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED_QW                        	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC_QW                           	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID_QW                        	0
#define AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT_QW                          	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH_QW                           	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE_QW                              	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE_QW                              	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC_QW                          	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT_QW                          	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT_QW                        	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED_QW                        	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC_QW                           	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID_QW                        	0
#define AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT_QW                          	0
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL_QW                         	0
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT_QW                          	0
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT_QW                        	0
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_PE_QW                               	0
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE_QW                              	0
#define AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE_QW                              	0
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL_QW                         	0
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT_QW                          	0
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT_QW                        	0
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_PE_QW                               	0
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE_QW                              	0
#define AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE_QW                              	0
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED_QW                           	0
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT_QW                        	0
#define AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE_QW                           	0
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED_QW                           	0
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW_QW                       	0
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT_QW                        	0
#define AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE_QW                           	0
#define AR_NL_ERR_FIRST_FLG_DIAG_ONLY_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_NIC_FLG DEFINES
 */
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED_MASK                     	0x0080000000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED_MASK                     	0x0040000000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED_MASK                     	0x0020000000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED_MASK                     	0x0010000000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED_MASK                     	0x0008000000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED_MASK                     	0x0004000000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED_MASK                     	0x0002000000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED_MASK                     	0x0001000000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW_MASK                	0x0000800000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW_MASK                	0x0000400000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW_MASK                 	0x0000200000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW_MASK                 	0x0000100000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW_MASK                 	0x0000080000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW_MASK                 	0x0000040000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW_MASK                	0x0000020000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW_MASK                	0x0000010000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW_MASK                 	0x0000008000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW_MASK                 	0x0000004000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW_MASK                 	0x0000002000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW_MASK                 	0x0000001000000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT_MASK                 	0x0000000800000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT_MASK                 	0x0000000400000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT_MASK                  	0x0000000200000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT_MASK                  	0x0000000100000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT_MASK                  	0x0000000080000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT_MASK                  	0x0000000040000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE_MASK                    	0x0000000020000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE_MASK                    	0x0000000010000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE_MASK                     	0x0000000008000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE_MASK                     	0x0000000004000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE_MASK                     	0x0000000002000000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE_MASK                     	0x0000000001000000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW_MASK                	0x0000000000800000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW_MASK                	0x0000000000400000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW_MASK                 	0x0000000000200000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW_MASK                 	0x0000000000100000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW_MASK                 	0x0000000000080000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW_MASK                 	0x0000000000040000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW_MASK                	0x0000000000020000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW_MASK                	0x0000000000010000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW_MASK                 	0x0000000000008000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW_MASK                 	0x0000000000004000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW_MASK                 	0x0000000000002000ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW_MASK                 	0x0000000000001000ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT_MASK                 	0x0000000000000800ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT_MASK                 	0x0000000000000400ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT_MASK                  	0x0000000000000200ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT_MASK                  	0x0000000000000100ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT_MASK                  	0x0000000000000080ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT_MASK                  	0x0000000000000040ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE_MASK                    	0x0000000000000020ull
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE_MASK                    	0x0000000000000010ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE_MASK                     	0x0000000000000008ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE_MASK                     	0x0000000000000004ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE_MASK                     	0x0000000000000002ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE_MASK                     	0x0000000000000001ull
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED_BP                       	55
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED_BP                       	54
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED_BP                       	53
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED_BP                       	52
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED_BP                       	51
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED_BP                       	50
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED_BP                       	49
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED_BP                       	48
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW_BP                  	47
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW_BP                  	46
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW_BP                   	45
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW_BP                   	44
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW_BP                   	43
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW_BP                   	42
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW_BP                  	41
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW_BP                  	40
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW_BP                   	39
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW_BP                   	38
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW_BP                   	37
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW_BP                   	36
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT_BP                   	35
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT_BP                   	34
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT_BP                    	33
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT_BP                    	32
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT_BP                    	31
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT_BP                    	30
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE_BP                      	29
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE_BP                      	28
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE_BP                       	27
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE_BP                       	26
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE_BP                       	25
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE_BP                       	24
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW_BP                  	23
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW_BP                  	22
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW_BP                   	21
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW_BP                   	20
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW_BP                   	19
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW_BP                   	18
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW_BP                  	17
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW_BP                  	16
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW_BP                   	15
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW_BP                   	14
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW_BP                   	13
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW_BP                   	12
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT_BP                   	11
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT_BP                   	10
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT_BP                    	9
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT_BP                    	8
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT_BP                    	7
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT_BP                    	6
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE_BP                      	5
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE_BP                      	4
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE_BP                       	3
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE_BP                       	2
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE_BP                       	1
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE_BP                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW_QW                  	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW_QW                  	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW_QW                  	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW_QW                  	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT_QW                    	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT_QW                    	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT_QW                    	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT_QW                    	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE_QW                      	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE_QW                      	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW_QW                  	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW_QW                  	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW_QW                  	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW_QW                  	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT_QW                   	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT_QW                    	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT_QW                    	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT_QW                    	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT_QW                    	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE_QW                      	0
#define AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE_QW                      	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE_QW                       	0
#define AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_TILE2NL_FLG DEFINES
 */
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT_MASK           	0x8000000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT_MASK           	0x4000000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT_MASK           	0x2000000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT_MASK           	0x1000000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT_MASK           	0x0800000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT_MASK           	0x0400000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT_MASK           	0x0200000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT_MASK           	0x0100000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW_MASK             	0x0080000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW_MASK             	0x0040000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW_MASK             	0x0020000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW_MASK             	0x0010000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW_MASK             	0x0008000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW_MASK             	0x0004000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW_MASK             	0x0002000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW_MASK             	0x0001000000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW_MASK             	0x0000800000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW_MASK             	0x0000400000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW_MASK             	0x0000200000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW_MASK             	0x0000100000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW_MASK             	0x0000080000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW_MASK             	0x0000040000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW_MASK             	0x0000020000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW_MASK             	0x0000010000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC_MASK                	0x0000008000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC_MASK                	0x0000004000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC_MASK                	0x0000002000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC_MASK                	0x0000001000000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC_MASK                	0x0000000800000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC_MASK                	0x0000000400000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC_MASK                	0x0000000200000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC_MASK                	0x0000000100000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT_MASK                	0x0000000080000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT_MASK                	0x0000000040000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT_MASK                	0x0000000020000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT_MASK                	0x0000000010000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT_MASK                	0x0000000008000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT_MASK                	0x0000000004000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT_MASK                	0x0000000002000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT_MASK                	0x0000000001000000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT_MASK              	0x0000000000800000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT_MASK              	0x0000000000400000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT_MASK              	0x0000000000200000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT_MASK              	0x0000000000100000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT_MASK              	0x0000000000080000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT_MASK              	0x0000000000040000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT_MASK              	0x0000000000020000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT_MASK              	0x0000000000010000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT_MASK          	0x0000000000008000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT_MASK          	0x0000000000004000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT_MASK          	0x0000000000002000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT_MASK          	0x0000000000001000ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT_MASK          	0x0000000000000800ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT_MASK          	0x0000000000000400ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT_MASK          	0x0000000000000200ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT_MASK          	0x0000000000000100ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC_MASK             	0x0000000000000080ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC_MASK             	0x0000000000000040ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC_MASK             	0x0000000000000020ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC_MASK             	0x0000000000000010ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC_MASK             	0x0000000000000008ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC_MASK             	0x0000000000000004ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC_MASK             	0x0000000000000002ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC_MASK             	0x0000000000000001ull
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT_BP             	63
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT_BP             	62
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT_BP             	61
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT_BP             	60
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT_BP             	59
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT_BP             	58
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT_BP             	57
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT_BP             	56
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW_BP               	55
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW_BP               	54
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW_BP               	53
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW_BP               	52
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW_BP               	51
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW_BP               	50
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW_BP               	49
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW_BP               	48
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW_BP               	47
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW_BP               	46
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW_BP               	45
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW_BP               	44
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW_BP               	43
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW_BP               	42
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW_BP               	41
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW_BP               	40
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC_BP                  	39
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC_BP                  	38
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC_BP                  	37
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC_BP                  	36
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC_BP                  	35
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC_BP                  	34
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC_BP                  	33
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC_BP                  	32
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT_BP                  	31
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT_BP                  	30
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT_BP                  	29
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT_BP                  	28
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT_BP                  	27
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT_BP                  	26
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT_BP                  	25
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT_BP                  	24
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT_BP                	23
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT_BP                	22
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT_BP                	21
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT_BP                	20
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT_BP                	19
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT_BP                	18
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT_BP                	17
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT_BP                	16
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT_BP            	15
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT_BP            	14
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT_BP            	13
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT_BP            	12
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT_BP            	11
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT_BP            	10
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT_BP            	9
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT_BP            	8
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC_BP               	7
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC_BP               	6
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC_BP               	5
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC_BP               	4
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC_BP               	3
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC_BP               	2
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC_BP               	1
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC_BP               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_TILE2NL_FLG DEFINES
 */
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT_MASK           	0x8000000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT_MASK           	0x4000000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT_MASK           	0x2000000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT_MASK           	0x1000000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT_MASK           	0x0800000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT_MASK           	0x0400000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT_MASK           	0x0200000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT_MASK           	0x0100000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW_MASK             	0x0080000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW_MASK             	0x0040000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW_MASK             	0x0020000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW_MASK             	0x0010000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW_MASK             	0x0008000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW_MASK             	0x0004000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW_MASK             	0x0002000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW_MASK             	0x0001000000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW_MASK             	0x0000800000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW_MASK             	0x0000400000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW_MASK             	0x0000200000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW_MASK             	0x0000100000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW_MASK             	0x0000080000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW_MASK             	0x0000040000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW_MASK             	0x0000020000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW_MASK             	0x0000010000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC_MASK                	0x0000008000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC_MASK                	0x0000004000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC_MASK                	0x0000002000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC_MASK                	0x0000001000000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC_MASK                	0x0000000800000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC_MASK                	0x0000000400000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC_MASK                	0x0000000200000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC_MASK                	0x0000000100000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT_MASK                	0x0000000080000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT_MASK                	0x0000000040000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT_MASK                	0x0000000020000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT_MASK                	0x0000000010000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT_MASK                	0x0000000008000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT_MASK                	0x0000000004000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT_MASK                	0x0000000002000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT_MASK                	0x0000000001000000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT_MASK              	0x0000000000800000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT_MASK              	0x0000000000400000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT_MASK              	0x0000000000200000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT_MASK              	0x0000000000100000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT_MASK              	0x0000000000080000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT_MASK              	0x0000000000040000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT_MASK              	0x0000000000020000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT_MASK              	0x0000000000010000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT_MASK          	0x0000000000008000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT_MASK          	0x0000000000004000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT_MASK          	0x0000000000002000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT_MASK          	0x0000000000001000ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT_MASK          	0x0000000000000800ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT_MASK          	0x0000000000000400ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT_MASK          	0x0000000000000200ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT_MASK          	0x0000000000000100ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC_MASK             	0x0000000000000080ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC_MASK             	0x0000000000000040ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC_MASK             	0x0000000000000020ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC_MASK             	0x0000000000000010ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC_MASK             	0x0000000000000008ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC_MASK             	0x0000000000000004ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC_MASK             	0x0000000000000002ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC_MASK             	0x0000000000000001ull
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT_BP             	63
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT_BP             	62
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT_BP             	61
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT_BP             	60
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT_BP             	59
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT_BP             	58
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT_BP             	57
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT_BP             	56
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW_BP               	55
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW_BP               	54
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW_BP               	53
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW_BP               	52
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW_BP               	51
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW_BP               	50
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW_BP               	49
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW_BP               	48
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW_BP               	47
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW_BP               	46
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW_BP               	45
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW_BP               	44
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW_BP               	43
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW_BP               	42
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW_BP               	41
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW_BP               	40
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC_BP                  	39
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC_BP                  	38
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC_BP                  	37
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC_BP                  	36
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC_BP                  	35
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC_BP                  	34
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC_BP                  	33
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC_BP                  	32
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT_BP                  	31
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT_BP                  	30
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT_BP                  	29
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT_BP                  	28
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT_BP                  	27
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT_BP                  	26
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT_BP                  	25
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT_BP                  	24
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT_BP                	23
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT_BP                	22
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT_BP                	21
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT_BP                	20
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT_BP                	19
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT_BP                	18
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT_BP                	17
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT_BP                	16
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT_BP            	15
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT_BP            	14
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT_BP            	13
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT_BP            	12
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT_BP            	11
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT_BP            	10
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT_BP            	9
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT_BP            	8
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC_BP               	7
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC_BP               	6
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC_BP               	5
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC_BP               	4
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC_BP               	3
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC_BP               	2
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC_BP               	1
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC_BP               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT_QW             	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT_QW            	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC_QW               	0
#define AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_NL2TILE_FLG DEFINES
 */
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW_MASK             	0x0000008000000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW_MASK             	0x0000004000000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW_MASK             	0x0000002000000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW_MASK             	0x0000001000000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW_MASK             	0x0000000800000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW_MASK             	0x0000000400000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW_MASK             	0x0000000200000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW_MASK             	0x0000000100000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW_MASK             	0x0000000080000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW_MASK             	0x0000000040000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW_MASK             	0x0000000020000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW_MASK             	0x0000000010000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW_MASK             	0x0000000008000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW_MASK             	0x0000000004000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW_MASK             	0x0000000002000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW_MASK             	0x0000000001000000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT_MASK                	0x0000000000800000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT_MASK                	0x0000000000400000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT_MASK                	0x0000000000200000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT_MASK                	0x0000000000100000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT_MASK                	0x0000000000080000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT_MASK                	0x0000000000040000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT_MASK                	0x0000000000020000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT_MASK                	0x0000000000010000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT_MASK              	0x0000000000008000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT_MASK              	0x0000000000004000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT_MASK              	0x0000000000002000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT_MASK              	0x0000000000001000ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT_MASK              	0x0000000000000800ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT_MASK              	0x0000000000000400ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT_MASK              	0x0000000000000200ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT_MASK              	0x0000000000000100ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL_MASK               	0x0000000000000080ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL_MASK               	0x0000000000000040ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL_MASK               	0x0000000000000020ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL_MASK               	0x0000000000000010ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL_MASK               	0x0000000000000008ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL_MASK               	0x0000000000000004ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL_MASK               	0x0000000000000002ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL_MASK               	0x0000000000000001ull
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW_BP               	39
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW_BP               	38
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW_BP               	37
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW_BP               	36
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW_BP               	35
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW_BP               	34
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW_BP               	33
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW_BP               	32
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW_BP               	31
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW_BP               	30
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW_BP               	29
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW_BP               	28
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW_BP               	27
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW_BP               	26
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW_BP               	25
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW_BP               	24
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT_BP                  	23
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT_BP                  	22
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT_BP                  	21
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT_BP                  	20
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT_BP                  	19
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT_BP                  	18
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT_BP                  	17
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT_BP                  	16
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT_BP                	15
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT_BP                	14
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT_BP                	13
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT_BP                	12
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT_BP                	11
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT_BP                	10
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT_BP                	9
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT_BP                	8
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL_BP                 	7
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL_BP                 	6
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL_BP                 	5
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL_BP                 	4
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL_BP                 	3
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL_BP                 	2
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL_BP                 	1
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL_BP                 	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_NL2TILE_FLG DEFINES
 */
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW_MASK             	0x0000008000000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW_MASK             	0x0000004000000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW_MASK             	0x0000002000000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW_MASK             	0x0000001000000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW_MASK             	0x0000000800000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW_MASK             	0x0000000400000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW_MASK             	0x0000000200000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW_MASK             	0x0000000100000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW_MASK             	0x0000000080000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW_MASK             	0x0000000040000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW_MASK             	0x0000000020000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW_MASK             	0x0000000010000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW_MASK             	0x0000000008000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW_MASK             	0x0000000004000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW_MASK             	0x0000000002000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW_MASK             	0x0000000001000000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT_MASK                	0x0000000000800000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT_MASK                	0x0000000000400000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT_MASK                	0x0000000000200000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT_MASK                	0x0000000000100000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT_MASK                	0x0000000000080000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT_MASK                	0x0000000000040000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT_MASK                	0x0000000000020000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT_MASK                	0x0000000000010000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT_MASK              	0x0000000000008000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT_MASK              	0x0000000000004000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT_MASK              	0x0000000000002000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT_MASK              	0x0000000000001000ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT_MASK              	0x0000000000000800ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT_MASK              	0x0000000000000400ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT_MASK              	0x0000000000000200ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT_MASK              	0x0000000000000100ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL_MASK               	0x0000000000000080ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL_MASK               	0x0000000000000040ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL_MASK               	0x0000000000000020ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL_MASK               	0x0000000000000010ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL_MASK               	0x0000000000000008ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL_MASK               	0x0000000000000004ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL_MASK               	0x0000000000000002ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL_MASK               	0x0000000000000001ull
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW_BP               	39
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW_BP               	38
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW_BP               	37
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW_BP               	36
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW_BP               	35
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW_BP               	34
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW_BP               	33
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW_BP               	32
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW_BP               	31
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW_BP               	30
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW_BP               	29
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW_BP               	28
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW_BP               	27
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW_BP               	26
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW_BP               	25
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW_BP               	24
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT_BP                  	23
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT_BP                  	22
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT_BP                  	21
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT_BP                  	20
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT_BP                  	19
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT_BP                  	18
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT_BP                  	17
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT_BP                  	16
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT_BP                	15
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT_BP                	14
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT_BP                	13
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT_BP                	12
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT_BP                	11
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT_BP                	10
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT_BP                	9
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT_BP                	8
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL_BP                 	7
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL_BP                 	6
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL_BP                 	5
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL_BP                 	4
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL_BP                 	3
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL_BP                 	2
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL_BP                 	1
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL_BP                 	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW_QW               	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT_QW                  	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT_QW                	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL_QW                 	0
#define AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_NIC_BUFFER_STATUS DEFINES
 */
#define AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY_MASK                 	0x0000000000000080ull
#define AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY_MASK                 	0x0000000000000040ull
#define AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY_MASK                 	0x0000000000000020ull
#define AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY_MASK                 	0x0000000000000010ull
#define AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY_MASK                 	0x0000000000000008ull
#define AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY_MASK                 	0x0000000000000004ull
#define AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY_MASK                 	0x0000000000000002ull
#define AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY_MASK                 	0x0000000000000001ull
#define AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY_BP                   	7
#define AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY_BP                   	6
#define AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY_BP                   	5
#define AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY_BP                   	4
#define AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY_BP                   	3
#define AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY_BP                   	2
#define AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY_BP                   	1
#define AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY_BP                   	0
#define AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY_QW                   	0
#define AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY_QW                   	0
#define AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY_QW                   	0
#define AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY_QW                   	0
#define AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY_QW                   	0
#define AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY_QW                   	0
#define AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY_QW                   	0
#define AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_F2P DEFINES
 */
#define AR_NL_ERR_INFO_REQ_F2P_MBE_PORT_MASK                            	0x00ff000000000000ull
#define AR_NL_ERR_INFO_REQ_F2P_SBE_PORT_MASK                            	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_REQ_F2P_PE_PORT_MASK                             	0x000000ff00000000ull
#define AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER_MASK                           	0x0000000002000000ull
#define AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER_MASK                           	0x0000000001000000ull
#define AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME_MASK                        	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME_MASK                        	0x000000000000ff00ull
#define AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME_MASK                         	0x00000000000000f0ull
#define AR_NL_ERR_INFO_REQ_F2P_MBE_PORT_BP                              	48
#define AR_NL_ERR_INFO_REQ_F2P_SBE_PORT_BP                              	40
#define AR_NL_ERR_INFO_REQ_F2P_PE_PORT_BP                               	32
#define AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER_BP                             	25
#define AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER_BP                             	24
#define AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME_BP                          	16
#define AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME_BP                          	8
#define AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME_BP                           	4
#define AR_NL_ERR_INFO_REQ_F2P_MBE_PORT_QW                              	0
#define AR_NL_ERR_INFO_REQ_F2P_SBE_PORT_QW                              	0
#define AR_NL_ERR_INFO_REQ_F2P_PE_PORT_QW                               	0
#define AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER_QW                             	0
#define AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER_QW                             	0
#define AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME_QW                          	0
#define AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME_QW                          	0
#define AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_CNT_PE_F2P DEFINES
 */
#define AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT_MASK                          	0xffffffffffffffffull
#define AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT_BP                            	0
#define AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_CNT_SBE_F2P DEFINES
 */
#define AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT_MASK                         	0xffffffffffffffffull
#define AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT_BP                           	0
#define AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_CNT_MBE_F2P DEFINES
 */
#define AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT_MASK                         	0xffffffffffffffffull
#define AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT_BP                           	0
#define AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_F2P DEFINES
 */
#define AR_NL_ERR_INFO_RSP_F2P_MBE_PORT_MASK                            	0x00ff000000000000ull
#define AR_NL_ERR_INFO_RSP_F2P_SBE_PORT_MASK                            	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_RSP_F2P_PE_PORT_MASK                             	0x000000ff00000000ull
#define AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER_MASK                           	0x0000000002000000ull
#define AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER_MASK                           	0x0000000001000000ull
#define AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME_MASK                        	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME_MASK                        	0x000000000000ff00ull
#define AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME_MASK                         	0x00000000000000f0ull
#define AR_NL_ERR_INFO_RSP_F2P_MBE_PORT_BP                              	48
#define AR_NL_ERR_INFO_RSP_F2P_SBE_PORT_BP                              	40
#define AR_NL_ERR_INFO_RSP_F2P_PE_PORT_BP                               	32
#define AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER_BP                             	25
#define AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER_BP                             	24
#define AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME_BP                          	16
#define AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME_BP                          	8
#define AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME_BP                           	4
#define AR_NL_ERR_INFO_RSP_F2P_MBE_PORT_QW                              	0
#define AR_NL_ERR_INFO_RSP_F2P_SBE_PORT_QW                              	0
#define AR_NL_ERR_INFO_RSP_F2P_PE_PORT_QW                               	0
#define AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER_QW                             	0
#define AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER_QW                             	0
#define AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME_QW                          	0
#define AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME_QW                          	0
#define AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_CNT_PE_F2P DEFINES
 */
#define AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT_MASK                          	0xffffffffffffffffull
#define AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT_BP                            	0
#define AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_CNT_SBE_F2P DEFINES
 */
#define AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT_MASK                         	0xffffffffffffffffull
#define AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT_BP                           	0
#define AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_CNT_MBE_F2P DEFINES
 */
#define AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT_MASK                         	0xffffffffffffffffull
#define AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT_BP                           	0
#define AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_DBG_ERRINJ_F2P DEFINES
 */
#define AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL_MASK                           	0x0000000800000000ull
#define AR_NL_DBG_ERRINJ_F2P_PORT_SEL_MASK                              	0x0000000700000000ull
#define AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP_MASK                           	0x00000000ff000000ull
#define AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO_MASK                           	0x0000000000ff0000ull
#define AR_NL_DBG_ERRINJ_F2P_PARITY_MASK                                	0x000000000000f000ull
#define AR_NL_DBG_ERRINJ_F2P_CNT_MASK                                   	0x00000000000003f0ull
#define AR_NL_DBG_ERRINJ_F2P_TRIGGERED_MASK                             	0x0000000000000008ull
#define AR_NL_DBG_ERRINJ_F2P_MODE_MASK                                  	0x0000000000000006ull
#define AR_NL_DBG_ERRINJ_F2P_USED_MASK                                  	0x0000000fffffffffull
#define AR_NL_DBG_ERRINJ_F2P_ENABLE_MASK                                	0x0000000000000001ull
#define AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL_BP                             	35
#define AR_NL_DBG_ERRINJ_F2P_PORT_SEL_BP                                	32
#define AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP_BP                             	24
#define AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO_BP                             	16
#define AR_NL_DBG_ERRINJ_F2P_PARITY_BP                                  	12
#define AR_NL_DBG_ERRINJ_F2P_CNT_BP                                     	4
#define AR_NL_DBG_ERRINJ_F2P_TRIGGERED_BP                               	3
#define AR_NL_DBG_ERRINJ_F2P_MODE_BP                                    	1
#define AR_NL_DBG_ERRINJ_F2P_USED_BP                                    	0
#define AR_NL_DBG_ERRINJ_F2P_ENABLE_BP                                  	0
#define AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL_QW                             	0
#define AR_NL_DBG_ERRINJ_F2P_PORT_SEL_QW                                	0
#define AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP_QW                             	0
#define AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO_QW                             	0
#define AR_NL_DBG_ERRINJ_F2P_PARITY_QW                                  	0
#define AR_NL_DBG_ERRINJ_F2P_CNT_QW                                     	0
#define AR_NL_DBG_ERRINJ_F2P_TRIGGERED_QW                               	0
#define AR_NL_DBG_ERRINJ_F2P_MODE_QW                                    	0
#define AR_NL_DBG_ERRINJ_F2P_USED_QW                                    	0
#define AR_NL_DBG_ERRINJ_F2P_ENABLE_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_P2F DEFINES
 */
#define AR_NL_ERR_INFO_REQ_P2F_MBE_PORT_MASK                            	0x00ff000000000000ull
#define AR_NL_ERR_INFO_REQ_P2F_SBE_PORT_MASK                            	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME_MASK                        	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME_MASK                        	0x000000000000ff00ull
#define AR_NL_ERR_INFO_REQ_P2F_MBE_PORT_BP                              	48
#define AR_NL_ERR_INFO_REQ_P2F_SBE_PORT_BP                              	40
#define AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME_BP                          	16
#define AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME_BP                          	8
#define AR_NL_ERR_INFO_REQ_P2F_MBE_PORT_QW                              	0
#define AR_NL_ERR_INFO_REQ_P2F_SBE_PORT_QW                              	0
#define AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME_QW                          	0
#define AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_CNT_SBE_P2F DEFINES
 */
#define AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT_MASK                         	0xffffffffffffffffull
#define AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT_BP                           	0
#define AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_CNT_MBE_P2F DEFINES
 */
#define AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT_MASK                         	0xffffffffffffffffull
#define AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT_BP                           	0
#define AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_P2F DEFINES
 */
#define AR_NL_ERR_INFO_RSP_P2F_MBE_PORT_MASK                            	0x00ff000000000000ull
#define AR_NL_ERR_INFO_RSP_P2F_SBE_PORT_MASK                            	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME_MASK                        	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME_MASK                        	0x000000000000ff00ull
#define AR_NL_ERR_INFO_RSP_P2F_MBE_PORT_BP                              	48
#define AR_NL_ERR_INFO_RSP_P2F_SBE_PORT_BP                              	40
#define AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME_BP                          	16
#define AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME_BP                          	8
#define AR_NL_ERR_INFO_RSP_P2F_MBE_PORT_QW                              	0
#define AR_NL_ERR_INFO_RSP_P2F_SBE_PORT_QW                              	0
#define AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME_QW                          	0
#define AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_CNT_SBE_P2F DEFINES
 */
#define AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT_MASK                         	0xffffffffffffffffull
#define AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT_BP                           	0
#define AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_CNT_MBE_P2F DEFINES
 */
#define AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT_MASK                         	0xffffffffffffffffull
#define AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT_BP                           	0
#define AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_DBG_ERRINJ_P2F DEFINES
 */
#define AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL_MASK                           	0x0000000800000000ull
#define AR_NL_DBG_ERRINJ_P2F_PORT_SEL_MASK                              	0x0000000700000000ull
#define AR_NL_DBG_ERRINJ_P2F_CHECKBYTE_MASK                             	0x00000000007f0000ull
#define AR_NL_DBG_ERRINJ_P2F_CNT_MASK                                   	0x00000000000003f0ull
#define AR_NL_DBG_ERRINJ_P2F_TRIGGERED_MASK                             	0x0000000000000008ull
#define AR_NL_DBG_ERRINJ_P2F_MODE_MASK                                  	0x0000000000000006ull
#define AR_NL_DBG_ERRINJ_P2F_USED_MASK                                  	0x0000000fffffffffull
#define AR_NL_DBG_ERRINJ_P2F_ENABLE_MASK                                	0x0000000000000001ull
#define AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL_BP                             	35
#define AR_NL_DBG_ERRINJ_P2F_PORT_SEL_BP                                	32
#define AR_NL_DBG_ERRINJ_P2F_CHECKBYTE_BP                               	16
#define AR_NL_DBG_ERRINJ_P2F_CNT_BP                                     	4
#define AR_NL_DBG_ERRINJ_P2F_TRIGGERED_BP                               	3
#define AR_NL_DBG_ERRINJ_P2F_MODE_BP                                    	1
#define AR_NL_DBG_ERRINJ_P2F_USED_BP                                    	0
#define AR_NL_DBG_ERRINJ_P2F_ENABLE_BP                                  	0
#define AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL_QW                             	0
#define AR_NL_DBG_ERRINJ_P2F_PORT_SEL_QW                                	0
#define AR_NL_DBG_ERRINJ_P2F_CHECKBYTE_QW                               	0
#define AR_NL_DBG_ERRINJ_P2F_CNT_QW                                     	0
#define AR_NL_DBG_ERRINJ_P2F_TRIGGERED_QW                               	0
#define AR_NL_DBG_ERRINJ_P2F_MODE_QW                                    	0
#define AR_NL_DBG_ERRINJ_P2F_USED_QW                                    	0
#define AR_NL_DBG_ERRINJ_P2F_ENABLE_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_PC DEFINES
 */
#define AR_NL_ERR_INFO_PC_PERR_ADDR_UP_MASK                             	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_PC_PERR_ADDR_LO_MASK                             	0x000000000000ff00ull
#define AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP_MASK                     	0x0000000000000008ull
#define AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO_MASK                     	0x0000000000000004ull
#define AR_NL_ERR_INFO_PC_PERR_UP_MASK                                  	0x0000000000000002ull
#define AR_NL_ERR_INFO_PC_PERR_LO_MASK                                  	0x0000000000000001ull
#define AR_NL_ERR_INFO_PC_PERR_ADDR_UP_BP                               	16
#define AR_NL_ERR_INFO_PC_PERR_ADDR_LO_BP                               	8
#define AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP_BP                       	3
#define AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO_BP                       	2
#define AR_NL_ERR_INFO_PC_PERR_UP_BP                                    	1
#define AR_NL_ERR_INFO_PC_PERR_LO_BP                                    	0
#define AR_NL_ERR_INFO_PC_PERR_ADDR_UP_QW                               	0
#define AR_NL_ERR_INFO_PC_PERR_ADDR_LO_QW                               	0
#define AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP_QW                       	0
#define AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO_QW                       	0
#define AR_NL_ERR_INFO_PC_PERR_UP_QW                                    	0
#define AR_NL_ERR_INFO_PC_PERR_LO_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_CNT_PERR_PC DEFINES
 */
#define AR_NL_ERR_INFO_CNT_PERR_PC_CNT_MASK                             	0xffffffffffffffffull
#define AR_NL_ERR_INFO_CNT_PERR_PC_CNT_BP                               	0
#define AR_NL_ERR_INFO_CNT_PERR_PC_CNT_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_DBG_ERRINJ_PC DEFINES
 */
#define AR_NL_DBG_ERRINJ_PC_ADDRESS_MASK                                	0x000000ff00000000ull
#define AR_NL_DBG_ERRINJ_PC_PARITY_MASK                                 	0x000000000000f000ull
#define AR_NL_DBG_ERRINJ_PC_TRIGGERED_MASK                              	0x0000000000000008ull
#define AR_NL_DBG_ERRINJ_PC_MODE_MASK                                   	0x0000000000000006ull
#define AR_NL_DBG_ERRINJ_PC_USED_MASK                                   	0x000000ffffffffffull
#define AR_NL_DBG_ERRINJ_PC_ENABLE_MASK                                 	0x0000000000000001ull
#define AR_NL_DBG_ERRINJ_PC_ADDRESS_BP                                  	32
#define AR_NL_DBG_ERRINJ_PC_PARITY_BP                                   	12
#define AR_NL_DBG_ERRINJ_PC_TRIGGERED_BP                                	3
#define AR_NL_DBG_ERRINJ_PC_MODE_BP                                     	1
#define AR_NL_DBG_ERRINJ_PC_USED_BP                                     	0
#define AR_NL_DBG_ERRINJ_PC_ENABLE_BP                                   	0
#define AR_NL_DBG_ERRINJ_PC_ADDRESS_QW                                  	0
#define AR_NL_DBG_ERRINJ_PC_PARITY_QW                                   	0
#define AR_NL_DBG_ERRINJ_PC_TRIGGERED_QW                                	0
#define AR_NL_DBG_ERRINJ_PC_MODE_QW                                     	0
#define AR_NL_DBG_ERRINJ_PC_USED_QW                                     	0
#define AR_NL_DBG_ERRINJ_PC_ENABLE_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_BAD_BIT_CNT DEFINES
 */
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT_MASK                    	0xff00000000000000ull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT_MASK                    	0x00ff000000000000ull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT_MASK                    	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT_MASK                    	0x000000ff00000000ull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT_MASK                    	0x00000000ff000000ull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT_MASK                    	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT_MASK                    	0x000000000000ff00ull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT_MASK                    	0x00000000000000ffull
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT_BP                      	56
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT_BP                      	48
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT_BP                      	40
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT_BP                      	32
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT_BP                      	24
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT_BP                      	16
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT_BP                      	8
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT_BP                      	0
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_BAD_BIT_CNT DEFINES
 */
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT_MASK                    	0xff00000000000000ull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT_MASK                    	0x00ff000000000000ull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT_MASK                    	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT_MASK                    	0x000000ff00000000ull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT_MASK                    	0x00000000ff000000ull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT_MASK                    	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT_MASK                    	0x000000000000ff00ull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT_MASK                    	0x00000000000000ffull
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT_BP                      	56
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT_BP                      	48
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT_BP                      	40
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT_BP                      	32
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT_BP                      	24
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT_BP                      	16
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT_BP                      	8
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT_BP                      	0
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_BAD_CRC_CNT DEFINES
 */
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT_MASK                    	0xff00000000000000ull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT_MASK                    	0x00ff000000000000ull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT_MASK                    	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT_MASK                    	0x000000ff00000000ull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT_MASK                    	0x00000000ff000000ull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT_MASK                    	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT_MASK                    	0x000000000000ff00ull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT_MASK                    	0x00000000000000ffull
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT_BP                      	56
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT_BP                      	48
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT_BP                      	40
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT_BP                      	32
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT_BP                      	24
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT_BP                      	16
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT_BP                      	8
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT_BP                      	0
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT_QW                      	0
#define AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_BAD_CRC_CNT DEFINES
 */
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT_MASK                    	0xff00000000000000ull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT_MASK                    	0x00ff000000000000ull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT_MASK                    	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT_MASK                    	0x000000ff00000000ull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT_MASK                    	0x00000000ff000000ull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT_MASK                    	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT_MASK                    	0x000000000000ff00ull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT_MASK                    	0x00000000000000ffull
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT_BP                      	56
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT_BP                      	48
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT_BP                      	40
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT_BP                      	32
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT_BP                      	24
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT_BP                      	16
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT_BP                      	8
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT_BP                      	0
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT_QW                      	0
#define AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_REQ_SQUASH_CNT DEFINES
 */
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT_MASK                     	0xff00000000000000ull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT_MASK                     	0x00ff000000000000ull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT_MASK                     	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT_MASK                     	0x000000ff00000000ull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT_MASK                     	0x00000000ff000000ull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT_MASK                     	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT_MASK                     	0x000000000000ff00ull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT_MASK                     	0x00000000000000ffull
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT_BP                       	56
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT_BP                       	48
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT_BP                       	40
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT_BP                       	32
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT_BP                       	24
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT_BP                       	16
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT_BP                       	8
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT_BP                       	0
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT_QW                       	0
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT_QW                       	0
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT_QW                       	0
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT_QW                       	0
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT_QW                       	0
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT_QW                       	0
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT_QW                       	0
#define AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_RSP_SQUASH_CNT DEFINES
 */
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT_MASK                     	0xff00000000000000ull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT_MASK                     	0x00ff000000000000ull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT_MASK                     	0x0000ff0000000000ull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT_MASK                     	0x000000ff00000000ull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT_MASK                     	0x00000000ff000000ull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT_MASK                     	0x0000000000ff0000ull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT_MASK                     	0x000000000000ff00ull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT_MASK                     	0x00000000000000ffull
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT_BP                       	56
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT_BP                       	48
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT_BP                       	40
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT_BP                       	32
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT_BP                       	24
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT_BP                       	16
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT_BP                       	8
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT_BP                       	0
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT_QW                       	0
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT_QW                       	0
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT_QW                       	0
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT_QW                       	0
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT_QW                       	0
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT_QW                       	0
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT_QW                       	0
#define AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_ERR_INFO_CNT_CLR DEFINES
 */
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7_MASK                   	0x0000800000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6_MASK                   	0x0000400000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5_MASK                   	0x0000200000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4_MASK                   	0x0000100000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3_MASK                   	0x0000080000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2_MASK                   	0x0000040000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1_MASK                   	0x0000020000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0_MASK                   	0x0000010000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7_MASK                   	0x0000008000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6_MASK                   	0x0000004000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5_MASK                   	0x0000002000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4_MASK                   	0x0000001000000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3_MASK                   	0x0000000800000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2_MASK                   	0x0000000400000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1_MASK                   	0x0000000200000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0_MASK                   	0x0000000100000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7_MASK                  	0x0000000080000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6_MASK                  	0x0000000040000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5_MASK                  	0x0000000020000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4_MASK                  	0x0000000010000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3_MASK                  	0x0000000008000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2_MASK                  	0x0000000004000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1_MASK                  	0x0000000002000000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0_MASK                  	0x0000000001000000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7_MASK                  	0x0000000000800000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6_MASK                  	0x0000000000400000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5_MASK                  	0x0000000000200000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4_MASK                  	0x0000000000100000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3_MASK                  	0x0000000000080000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2_MASK                  	0x0000000000040000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1_MASK                  	0x0000000000020000ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0_MASK                  	0x0000000000010000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7_MASK                  	0x0000000000008000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6_MASK                  	0x0000000000004000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5_MASK                  	0x0000000000002000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4_MASK                  	0x0000000000001000ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3_MASK                  	0x0000000000000800ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2_MASK                  	0x0000000000000400ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1_MASK                  	0x0000000000000200ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0_MASK                  	0x0000000000000100ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7_MASK                  	0x0000000000000080ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6_MASK                  	0x0000000000000040ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5_MASK                  	0x0000000000000020ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4_MASK                  	0x0000000000000010ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3_MASK                  	0x0000000000000008ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2_MASK                  	0x0000000000000004ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1_MASK                  	0x0000000000000002ull
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0_MASK                  	0x0000000000000001ull
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7_BP                     	47
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6_BP                     	46
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5_BP                     	45
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4_BP                     	44
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3_BP                     	43
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2_BP                     	42
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1_BP                     	41
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0_BP                     	40
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7_BP                     	39
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6_BP                     	38
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5_BP                     	37
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4_BP                     	36
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3_BP                     	35
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2_BP                     	34
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1_BP                     	33
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0_BP                     	32
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7_BP                    	31
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6_BP                    	30
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5_BP                    	29
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4_BP                    	28
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3_BP                    	27
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2_BP                    	26
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1_BP                    	25
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0_BP                    	24
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7_BP                    	23
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6_BP                    	22
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5_BP                    	21
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4_BP                    	20
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3_BP                    	19
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2_BP                    	18
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1_BP                    	17
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0_BP                    	16
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7_BP                    	15
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6_BP                    	14
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5_BP                    	13
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4_BP                    	12
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3_BP                    	11
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2_BP                    	10
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1_BP                    	9
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0_BP                    	8
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7_BP                    	7
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6_BP                    	6
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5_BP                    	5
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4_BP                    	4
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3_BP                    	3
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2_BP                    	2
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1_BP                    	1
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0_BP                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0_QW                     	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1_QW                    	0
#define AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_PRF_CNTR DEFINES
 */
#define AR_NL_PRF_CNTR_CNT_MASK                                         	0xffffffffffffffffull
#define AR_NL_PRF_CNTR_CNT_BP                                           	0
#define AR_NL_PRF_CNTR_CNT_QW                                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_PRF_CNTR_LOWER DEFINES
 */
#define AR_NL_PRF_CNTR_LOWER_COUNT_MASK                                 	0xffffffffffffffffull
#define AR_NL_PRF_CNTR_LOWER_COUNT_BP                                   	0
#define AR_NL_PRF_CNTR_LOWER_COUNT_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_PRF_SCRATCH_0 DEFINES
 */
#define AR_NL_PRF_SCRATCH_0_SCRATCH_MASK                                	0xffffffffffffffffull
#define AR_NL_PRF_SCRATCH_0_SCRATCH_BP                                  	0
#define AR_NL_PRF_SCRATCH_0_SCRATCH_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_PRF_CNTR_UPPER DEFINES
 */
#define AR_NL_PRF_CNTR_UPPER_COUNT_MASK                                 	0xffffffffffffffffull
#define AR_NL_PRF_CNTR_UPPER_COUNT_BP                                   	0
#define AR_NL_PRF_CNTR_UPPER_COUNT_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_PRF_SCRATCH_1 DEFINES
 */
#define AR_NL_PRF_SCRATCH_1_SCRATCH_MASK                                	0xffffffffffffffffull
#define AR_NL_PRF_SCRATCH_1_SCRATCH_BP                                  	0
#define AR_NL_PRF_SCRATCH_1_SCRATCH_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_PRF_CTRL DEFINES
 */
#define AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE_MASK                         	0x0002000000000000ull
#define AR_NL_PRF_CTRL_ENABLE_MASK                                      	0x0001000000000000ull
#define AR_NL_PRF_CTRL_CLEAR_MASK                                       	0x0000800000000000ull
#define AR_NL_PRF_CTRL_SEL_LM_TRIGGERS_MASK                             	0x0000000000000002ull
#define AR_NL_PRF_CTRL_COUNTERS_CLEAR_MASK                              	0x0000000000000001ull
#define AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE_BP                           	49
#define AR_NL_PRF_CTRL_ENABLE_BP                                        	48
#define AR_NL_PRF_CTRL_CLEAR_BP                                         	47
#define AR_NL_PRF_CTRL_SEL_LM_TRIGGERS_BP                               	1
#define AR_NL_PRF_CTRL_COUNTERS_CLEAR_BP                                	0
#define AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE_QW                           	0
#define AR_NL_PRF_CTRL_ENABLE_QW                                        	0
#define AR_NL_PRF_CTRL_CLEAR_QW                                         	0
#define AR_NL_PRF_CTRL_SEL_LM_TRIGGERS_QW                               	0
#define AR_NL_PRF_CTRL_COUNTERS_CLEAR_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR NL MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_NL_CFG_NODEID_NODE_ID(mmr)                        	RD_FIELD(mmr,\
									AR_NL_CFG_NODEID_NODE_ID_BP,\
									AR_NL_CFG_NODEID_NODE_ID_MASK)
#define WF_AR_NL_CFG_NODEID_NODE_ID(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NODEID_NODE_ID_BP,\
									AR_NL_CFG_NODEID_NODE_ID_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_DAMQ_WEN_SG1_3_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_PROCESSED_LCB_FLIT_SG1_55_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_Q_LCB_INQ_ERROR_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_I_MMR_CTRL_13_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LCB_LINK_ALIVE_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_CTL_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_LINK_ALIVE_DAT_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_CTL_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT_BP,\
									AR_RTR_INPUTQ_NTILE_INBOUND_DATA_BUS_0_LO_INPUTQ_NXT_LINK_ALIVE_DAT_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_48_47_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_I_LCB_FLIT_20_8_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WEN_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_REN_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_WR_VC_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_RD_VC_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WEN_3_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_WADDR_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_REN_3_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_R_RAM_RADDR0_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SENDING_TOTAL_FLITS_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_ERROR_SG4_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_ALLOC_A_BLK_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DEALLOC_A_BLK_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL10_SG1_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_SEL32_SG1_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID10_SG1_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_DAMQ_VALID32_SG1_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_LINK_LISTS_CONTROL_1_LO_INPUTQ_NXT_DAMQ_VC_VALID_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_32_26_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_13_8_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_I_LCB_FLIT_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_WEN_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DAMQ_REN_SG4_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT10_TAIL_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DAMQ_FLIT32_TAIL_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_MBE_OCCURRED_SG4_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_DFIFO_REN_SG5_7_4_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC0_3_2_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_32_26_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_13_8_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_I_LCB_FLIT_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_WEN_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_RD_VC_SG4_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DAMQ_REN_SG4_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT10_TAIL_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DAMQ_FLIT32_TAIL_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_MBE_OCCURRED_SG4_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_WEN_SG4_7_4_3_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_DFIFO_REN_SG5_7_4_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_PKT_STATE_7_4_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DAMQ_AND_DFIFO_CNTRL_VC4_7_3_LO_INPUTQ_Q_DFIFO_COUNT_7_4_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG6_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_SG6_48_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG12_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTING_PIPE_IOS_4_LO_INPUTQ_R_Q_ROUTE_INFO_TO_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_LOCAL_MIN_X_MMR_RADDR_SG11_6_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_GLOBAL_MIN_X_MMR_RADDR_SG11_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_GREEN_X_MMR_RADDR_SG11_4_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLACK_X_MMR_RADDR_SG11_4_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_NONMIN_BLUE_X_MMR_RADDR_SG11_3_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_VLD_SG11_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_25_24_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_17_8_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_ROUTE_HEAD_SG11_5_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_OPORT_SG11_5_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_Q_OPORT_SELECT_SG11_3_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_NEW_VC_SG11_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROUTE_DECISION_SEL_5_LO_INPUTQ_ROUTE_TABLE_USED_SG11_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_FLIT0_30_26_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO_VALID_6420_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_OFIFO_FLIT_VALID_6420_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_IN_PROGRESS_6420_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_RT_INFO_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_RT_INFO_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_RT_INFO_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO0_RT_INFO_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO6_DEST_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO4_DEST_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO2_DEST_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_6_3_2_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_4_3_2_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_2_3_2_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_VC_INFO_0_3_2_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_6_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_4_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_2_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_ROWBUS_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_NXT_WINNING_PKT_0_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_SENDING_OLD_PKT_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_EVEN_VC_6_LO_INPUTQ_DESTINED_COL_0_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_FLIT1_30_26_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO_VALID_7531_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_OFIFO_FLIT_VALID_7531_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_IN_PROGRESS_7531_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_RT_INFO_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_RT_INFO_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_RT_INFO_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_RT_INFO_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO7_DEST_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO5_DEST_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO3_DEST_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_I_RFIFO1_DEST_COL_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_7_3_2_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_5_3_2_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_3_3_2_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_VC_INFO_1_3_2_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_7_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_5_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_3_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_Q_PKT_DEST_COL_1_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_ROWBUS_1_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_NXT_WINNING_PKT_1_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_SENDING_OLD_PKT_1_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROWBUS_CNTRL_ODD_VC_7_LO_INPUTQ_DESTINED_COL_1_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RHEAD_TO_RT_PIPE_SG5_28_26_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_HALT_ROUTE_ARB_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_I_DFIFO_FLIT_VALID_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_WAITING_4_HEAD_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_OFIFO_HAS_SPACE_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_RFIFO_HAS_SPACE_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_SEL_SG5_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_RHEAD_VLD_SG5_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_DFIFO_FLIT_TYPE_7_0_1_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0_BP,\
									AR_RTR_INPUTQ_NTILE_DFIFO_TO_OFIFO_TO_ROUTING_PIPE_CONTROL_8_LO_INPUTQ_R_DFIFO_REN_7_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_I_ROUTE_INFO0_66_56_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_NXT_FLIT0_48_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_SENDING_ROWBUS_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_0_9_LO_INPUTQ_DESTINED_COL_0_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_I_ROUTE_INFO1_66_56_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_NXT_FLIT1_48_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_SENDING_ROWBUS_1_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0_BP,\
									AR_RTR_INPUTQ_NTILE_ROW_BUS_1_A_LO_INPUTQ_DESTINED_COL_1_2_0_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0_BP,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0_MASK)
#define WF_AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0_BP,\
									AR_RTR_INPUTQ_NTILE_ERROR_FLAGS_B_LO_INPUTQ_FROM_MMR_ERR_FLG_63_0_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_UNUSED_63_57_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_WRT_STROBE_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_ECC_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS_BP,\
									AR_RTR_INPUTQ_PTILE_REQ_DATA_BUS_0_LO_INPUTQ_FLIT_BUS_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_UNUSED_63_57_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_WRT_STROBE_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_ECC_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS_BP,\
									AR_RTR_INPUTQ_PTILE_RSP_DATA_BUS_1_LO_INPUTQ_FLIT_BUS_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_UNUSED_63_61_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_CPY_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_WRT_STROBE_REQ_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_MASK_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_TGT_VC_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_VAL_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_49_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0_BP,\
									AR_RTR_INPUTQ_PTILE_HEADER_AND_ROUTE_INFO_2_LO_INPUTQ_HEAD_FLIT_48_0_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_LINK_ALIVE_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_HEAD_RS_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RS_GNT_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_ECC_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_RSP_DATA_3_LO_INPUTQ_DFIFO_RSP_DATA_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_UNUSED_63_58_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_HEAD_RQ_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_RQ_GNT_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_ECC_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA_BP,\
									AR_RTR_INPUTQ_PTILE_DFIFO_REQ_DATA_4_LO_INPUTQ_DFIFO_REQ_DATA_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_UNUSED_63_62_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG6_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_HEAD_SG6_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_HEAD_VLD_SG12_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_ROUTE_INFO_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_4_5_LO_INPUTQ_RT_INFO_TO_COL_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_HI_INPUTQ_UNUSED_191_128_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_MID_INPUTQ_UNUSED_127_64_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_LOC_MIN_RADDR_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_GLB_MIN_RADDR_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_GRN_RADDR_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLCK_RADDR_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NM_BLUE_RADDR_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTEHEAD_VLD_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD25_24_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD17_8_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_HEAD5_0_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_OPORT_SELECT_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_NEW_VC_SG11_MASK)
#define RF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11(mmr)	RD_FIELD(mmr,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11_MASK)
#define WF_AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11_BP,\
									AR_RTR_INPUTQ_PTILE_ROUTE_PIPE_5_6_LO_INPUTQ_ROUTE_TBL_USED_SG11_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_NL_ACK_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_CHAN_CREDIT_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_CHAN_CREDIT_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_TAIL_BITS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_GRANT_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_RESP_VALID_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BITS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_TAIL_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID_BP,\
									AR_RTR_COLBUF_PTILE_ARBITRATION_CONTROL_6_LO_COLBUF_REQ_VALID_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_SUPER_PKT_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_SUPER_PKT_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_UNDERFLOW_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_RESP_OVERFLOW_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_UNDERFLOW_MASK)
#define RF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW_MASK)
#define WF_AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW_BP,\
									AR_RTR_COLBUF_PTILE_ERROR_FLAGS_7_LO_COLBUF_REQ_OVERFLOW_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_RING_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_GBL_CLOCK_PULSE_LB_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_0_IS_HEAD_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_NLREQ_DATA_8_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_0_IS_HEAD_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_PTILE_NL_RSP_DATA_9_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW0_0_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW1_1_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW2_2_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW3_3_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW4_4_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_VC_WR_STROBE_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_ECC_MASK)
#define RF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_MASK)
#define WF_AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_BP,\
									AR_RTR_COLBUF_NTILE_INPUT_BUS_ROW5_5_LO_COLBUF_FLIT_BUS_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_MBE_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_SBE_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_CRC_ERR_SG3_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_UNUSED_60_59_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_HD_SG2_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_TAIL_SG2_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_RAM_DATA_VAL_SG2_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_ECC_SG2_MASK)
#define RF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2_MASK)
#define WF_AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2_BP,\
									AR_RTR_COLBUF_NTILE_STAGE_2_DATA_6_LO_COLBUF_DAT_SG2_MASK)
#define RF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ_MASK)
#define WF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_MAX_PKT_SZ_MASK)
#define RF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT_MASK)
#define WF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_LCB_LIMIT_MASK)
#define RF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS_MASK)
#define WF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_UPDATE_LIMITS_MASK)
#define RF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR_MASK)
#define WF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_VC_PTR_MASK)
#define RF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE_MASK)
#define WF_AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE_BP,\
									AR_RTR_COLBUF_NTILE_CREDIT_INFO_7_LO_COLBUF_SPACE_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_DATA_BUS_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_RAM_VAL_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRV_VC_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_SRC_IN_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_VC_WINNER_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_DAMQ_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_BS_OK_LCB_MASK)
#define RF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC_MASK)
#define WF_AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC_BP,\
									AR_RTR_COLBUF_NTILE_REQUESTING_VC_8_LO_COLBUF_REQUESTINGVC_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_63_61_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FPT_TIMEOUT_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SYND_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_HEAD_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_TAIL_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_43_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_IN_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_39_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SRC_VC_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_35_33_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MBE_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_31_27_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ON_TAIL_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_SYND_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_SBE_ERR_SG0_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_CRC_ERR_SG3_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_MAX_PKT_ERR_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_FLIT_CNT_MAX_PKT_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_OVER_UNDER_FLOW_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_7_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_VC_PTR_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_UNUSED_3_MASK)
#define RF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT_MASK)
#define WF_AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT_BP,\
									AR_RTR_COLBUF_NTILE_ERROR_FLAGS_9_LO_COLBUF_QUADFO_ERR_INPORT_MASK)
#define RF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128_MASK)
#define WF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_HI_COLBUF_UNUSED_191_128_MASK)
#define RF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64_MASK)
#define WF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_MID_COLBUF_UNUSED_127_64_MASK)
#define RF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26_MASK)
#define WF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_UNUSED_63_26_MASK)
#define RF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT_MASK)
#define WF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_BUFFERED_FLIT_CNT_MASK)
#define RF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT_MASK)
#define WF_AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT_BP,\
									AR_RTR_COLBUF_NTILE_FLIT_COUNTS_A_LO_COLBUF_OUTSTANDING_FLIT_CNT_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_0_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_0_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_0_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_1_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_1_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_1_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_2_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_2_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_2_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_3_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_3_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_3_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_4_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_4_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_4_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_5_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_5_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_5_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_6_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_6_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_6_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_7_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_7_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_7_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_8_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_8_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_8_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_9_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_9_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_9_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_A_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_B_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_C_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_D_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_E_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_INPUTS_F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_INPUTS_F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_UNUSED_63_61_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN(mmr)             	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_WREN_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_SRC_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0(mmr)        	RD_FIELD(mmr,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_INPUTS_F_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_40_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_41_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_42_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_43_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_44_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_45_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_46_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_47_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_48_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_49_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4A_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4B_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4C_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4D_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4E_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_4F_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_50_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_51_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_52_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_53_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_54_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_55_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_56_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_57_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_58_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_59_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5A_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5B_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5C_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5D_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5E_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_5F_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_60_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_61_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_62_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_63_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_64_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_65_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_66_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_67_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_68_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_69_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6A_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6B_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6C_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6D_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6E_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_6F_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_70_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_71_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_72_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_73_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_74_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_75_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_76_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_77_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_78_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_79_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7A_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7B_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7C_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7D_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7E_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_VLD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_HEAD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FULL_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_UFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_OFLOW_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_DISCARD_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_PARITY_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_ROUTE_5_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_TGT_VC_1_0_MASK)
#define RF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0_MASK)
#define WF_AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0_BP,\
									AR_RTR_SUBSW_FIFO_OUTPUTS_7F_LO_SUBSW_FLIT_48_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_UNUSED_63_48_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_80_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_UNUSED_63_48_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_81_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_UNUSED_63_48_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_82_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_UNUSED_63_48_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_83_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_UNUSED_63_48_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_84_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_UNUSED_63_48_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_85_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_UNUSED_63_48_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_86_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_UNUSED_63_48_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC7_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC6_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC5_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC4_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC3_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC2_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC1_5_0_MASK)
#define RF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define WF_AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0_BP,\
									AR_RTR_SUBSW_CREDITS_USED_87_LO_SUBSW_CDTS_VC0_5_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_UNUSED_63_14_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_WREN_7_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C0_LO_SUBSW_SRC_VC_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_UNUSED_63_14_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_WREN_7_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C1_LO_SUBSW_SRC_VC_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_UNUSED_63_14_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_WREN_7_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C2_LO_SUBSW_SRC_VC_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_UNUSED_63_14_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_WREN_7_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C3_LO_SUBSW_SRC_VC_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_UNUSED_63_14_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_WREN_7_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C4_LO_SUBSW_SRC_VC_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_UNUSED_63_14_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_WREN_7_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C5_LO_SUBSW_SRC_VC_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_UNUSED_63_14_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_WREN_7_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C6_LO_SUBSW_SRC_VC_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_UNUSED_63_14_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_WREN_7_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_INPUT_2_0_MASK)
#define RF_AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0_MASK)
#define WF_AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0_BP,\
									AR_RTR_SUBSW_OUTPUTS_C7_LO_SUBSW_SRC_VC_2_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_100_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_101_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_102_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_103_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_104_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_105_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_106_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_107_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_108_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_109_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10A_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10B_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10C_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10D_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10E_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_10F_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_110_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_111_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_112_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_113_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_114_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_115_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_116_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_117_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_118_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_119_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11A_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11B_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11C_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11D_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11E_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_11F_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_120_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_121_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_122_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_123_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_124_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_125_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_126_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_127_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_128_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_129_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12A_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12B_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12C_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12D_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12E_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_12F_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_130_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_131_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_132_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_133_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_134_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_135_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_136_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_137_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_138_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_139_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13A_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13B_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13C_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13D_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13E_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_TAIL_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0(mmr)    	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_REQ_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0_BP,\
									AR_RTR_SUBSW_1ST_ARB_A_13F_LO_SUBSW_GRANT_15_0_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_140_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_141_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_142_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_143_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_144_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_145_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_146_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_147_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_148_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_149_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14A_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14B_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14C_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14D_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14E_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_14F_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_150_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_151_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_152_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_153_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_154_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_155_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_156_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_157_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_158_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_159_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15A_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15B_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15C_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15D_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15E_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_15F_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_160_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_161_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_162_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_163_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_164_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_165_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_166_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_167_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_168_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_169_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16A_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16B_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16C_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16D_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16E_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_16F_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_170_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_171_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_172_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_173_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_174_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_175_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_176_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_177_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_178_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_179_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17A_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17B_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17C_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17D_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17E_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UNUSED_63_50_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_LOCKED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_UPDATED_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_TAIL_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16(mmr)   	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_REQ_31_16_MASK)
#define RF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16(mmr) 	RD_FIELD(mmr,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16_MASK)
#define WF_AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16_BP,\
									AR_RTR_SUBSW_1ST_ARB_B_17F_LO_SUBSW_GRANT_31_16_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_UNUSED_63_24_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_TAIL_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_REQ_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_180_LO_SUBSW_GRANT_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_UNUSED_63_24_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_TAIL_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_REQ_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_181_LO_SUBSW_GRANT_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_UNUSED_63_24_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_TAIL_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_REQ_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_182_LO_SUBSW_GRANT_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_UNUSED_63_24_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_TAIL_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_REQ_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_183_LO_SUBSW_GRANT_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_UNUSED_63_24_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_TAIL_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_REQ_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_184_LO_SUBSW_GRANT_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_UNUSED_63_24_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_TAIL_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_REQ_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_185_LO_SUBSW_GRANT_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_UNUSED_63_24_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_TAIL_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_REQ_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_186_LO_SUBSW_GRANT_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_HI_SUBSW_UNUSED_191_128_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64(mmr)	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_MID_SUBSW_UNUSED_127_64_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24(mmr)  	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_UNUSED_63_24_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_TAIL_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_REQ_7_0_MASK)
#define RF_AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0_MASK)
#define WF_AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0_BP,\
									AR_RTR_SUBSW_2ND_ARB_187_LO_SUBSW_GRANT_7_0_MASK)
#define RF_AR_NL_CFG_CRDT_PHIT_RSP_CREDITS(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CFG_CRDT_PHIT_RSP_CREDITS_BP,\
									AR_NL_CFG_CRDT_PHIT_RSP_CREDITS_MASK)
#define WF_AR_NL_CFG_CRDT_PHIT_RSP_CREDITS(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CFG_CRDT_PHIT_RSP_CREDITS_BP,\
									AR_NL_CFG_CRDT_PHIT_RSP_CREDITS_MASK)
#define RF_AR_NL_CFG_CRDT_PHIT_REQ_CREDITS(mmr)                 	RD_FIELD(mmr,\
									AR_NL_CFG_CRDT_PHIT_REQ_CREDITS_BP,\
									AR_NL_CFG_CRDT_PHIT_REQ_CREDITS_MASK)
#define WF_AR_NL_CFG_CRDT_PHIT_REQ_CREDITS(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_CFG_CRDT_PHIT_REQ_CREDITS_BP,\
									AR_NL_CFG_CRDT_PHIT_REQ_CREDITS_MASK)
#define RF_AR_NL_CFG_CRDT_NIC_RSP_CREDITS(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CFG_CRDT_NIC_RSP_CREDITS_BP,\
									AR_NL_CFG_CRDT_NIC_RSP_CREDITS_MASK)
#define WF_AR_NL_CFG_CRDT_NIC_RSP_CREDITS(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CFG_CRDT_NIC_RSP_CREDITS_BP,\
									AR_NL_CFG_CRDT_NIC_RSP_CREDITS_MASK)
#define RF_AR_NL_CFG_CRDT_NIC_REQ_CREDITS(mmr)                  	RD_FIELD(mmr,\
									AR_NL_CFG_CRDT_NIC_REQ_CREDITS_BP,\
									AR_NL_CFG_CRDT_NIC_REQ_CREDITS_MASK)
#define WF_AR_NL_CFG_CRDT_NIC_REQ_CREDITS(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_CFG_CRDT_NIC_REQ_CREDITS_BP,\
									AR_NL_CFG_CRDT_NIC_REQ_CREDITS_MASK)
#define RF_AR_NL_CFG_CRDT_PTILE_RSP_CREDITS(mmr)                	RD_FIELD(mmr,\
									AR_NL_CFG_CRDT_PTILE_RSP_CREDITS_BP,\
									AR_NL_CFG_CRDT_PTILE_RSP_CREDITS_MASK)
#define WF_AR_NL_CFG_CRDT_PTILE_RSP_CREDITS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_CFG_CRDT_PTILE_RSP_CREDITS_BP,\
									AR_NL_CFG_CRDT_PTILE_RSP_CREDITS_MASK)
#define RF_AR_NL_CFG_CRDT_PTILE_REQ_CREDITS(mmr)                	RD_FIELD(mmr,\
									AR_NL_CFG_CRDT_PTILE_REQ_CREDITS_BP,\
									AR_NL_CFG_CRDT_PTILE_REQ_CREDITS_MASK)
#define WF_AR_NL_CFG_CRDT_PTILE_REQ_CREDITS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_CFG_CRDT_PTILE_REQ_CREDITS_BP,\
									AR_NL_CFG_CRDT_PTILE_REQ_CREDITS_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP(mmr)             	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP(mmr)              	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_EN_SF_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP(mmr)       	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP(mmr) 	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP(mmr)    	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP(mmr)   	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP(mmr)    	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP(mmr)   	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP(mmr)     	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP(mmr)         	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_USED_RSP(mmr)               	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_USED_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_USED_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_USED_RSP(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_USED_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_USED_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP(mmr)       	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_RSP_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ(mmr)             	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_SF_SEL_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ(mmr)              	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_EN_SF_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_CHK_MAX_PKT_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_MAX_PKT_LEN_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ(mmr)       	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_TAIL_ERR_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_MBE_ERR_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ(mmr) 	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_SQUASH_PAR_ERR_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ(mmr)    	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_CHK_SPR_PKT_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ(mmr)   	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_DIS_GEN_PKT_TAIL_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ(mmr)    	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_HASH_ON_CORE_ID_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ(mmr)   	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_BUBBLE_TAIL_TYPE_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_LB_SRC_ID_0_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ(mmr)     	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_FRC_ROUTE_CTRL_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ(mmr)         	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_ROUTE_CTRL_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_USED_REQ(mmr)               	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_USED_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_USED_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_USED_REQ(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_USED_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_USED_REQ_MASK)
#define RF_AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ(mmr)       	RD_FIELD(mmr,\
									AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ_MASK)
#define WF_AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ_BP,\
									AR_NL_CFG_NL2TILE_PARAMS_PTILE_ENABLE_REQ_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_RSP_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP(mmr) 	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_RSP_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_RSP_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP(mmr)    	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_RSP_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP(mmr)      	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_RSP_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP(mmr)   	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_RSP_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_USED_RSP(mmr)               	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_USED_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_USED_RSP_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_USED_RSP(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_USED_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_USED_RSP_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP(mmr)     	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_RSP_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_MAX_PKT_LEN_REQ_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ(mmr) 	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_MALFORMED_R_REQ_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ(mmr)        	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MAX_PKT_REQ_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ(mmr)    	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_CHK_MALFORMED_R_REQ_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ(mmr)      	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_VC_REQ_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ(mmr)   	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGTID_REQ_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_USED_REQ(mmr)               	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_USED_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_USED_REQ_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_USED_REQ(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_USED_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_USED_REQ_MASK)
#define RF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ(mmr)     	RD_FIELD(mmr,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ_MASK)
#define WF_AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ_BP,\
									AR_NL_CFG_TILE2NL_PARAMS_SQUASH_BAD_TGT_REQ_MASK)
#define RF_AR_NL_PRF_WM_RSP_WATERMARK_HI(mmr)                   	RD_FIELD(mmr,\
									AR_NL_PRF_WM_RSP_WATERMARK_HI_BP,\
									AR_NL_PRF_WM_RSP_WATERMARK_HI_MASK)
#define WF_AR_NL_PRF_WM_RSP_WATERMARK_HI(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_PRF_WM_RSP_WATERMARK_HI_BP,\
									AR_NL_PRF_WM_RSP_WATERMARK_HI_MASK)
#define RF_AR_NL_PRF_WM_RSP_WATERMARK_MED(mmr)                  	RD_FIELD(mmr,\
									AR_NL_PRF_WM_RSP_WATERMARK_MED_BP,\
									AR_NL_PRF_WM_RSP_WATERMARK_MED_MASK)
#define WF_AR_NL_PRF_WM_RSP_WATERMARK_MED(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_PRF_WM_RSP_WATERMARK_MED_BP,\
									AR_NL_PRF_WM_RSP_WATERMARK_MED_MASK)
#define RF_AR_NL_PRF_WM_RSP_WATERMARK_LO(mmr)                   	RD_FIELD(mmr,\
									AR_NL_PRF_WM_RSP_WATERMARK_LO_BP,\
									AR_NL_PRF_WM_RSP_WATERMARK_LO_MASK)
#define WF_AR_NL_PRF_WM_RSP_WATERMARK_LO(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_PRF_WM_RSP_WATERMARK_LO_BP,\
									AR_NL_PRF_WM_RSP_WATERMARK_LO_MASK)
#define RF_AR_NL_PRF_WM_REQ_WATERMARK_HI(mmr)                   	RD_FIELD(mmr,\
									AR_NL_PRF_WM_REQ_WATERMARK_HI_BP,\
									AR_NL_PRF_WM_REQ_WATERMARK_HI_MASK)
#define WF_AR_NL_PRF_WM_REQ_WATERMARK_HI(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_PRF_WM_REQ_WATERMARK_HI_BP,\
									AR_NL_PRF_WM_REQ_WATERMARK_HI_MASK)
#define RF_AR_NL_PRF_WM_REQ_WATERMARK_MED(mmr)                  	RD_FIELD(mmr,\
									AR_NL_PRF_WM_REQ_WATERMARK_MED_BP,\
									AR_NL_PRF_WM_REQ_WATERMARK_MED_MASK)
#define WF_AR_NL_PRF_WM_REQ_WATERMARK_MED(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_PRF_WM_REQ_WATERMARK_MED_BP,\
									AR_NL_PRF_WM_REQ_WATERMARK_MED_MASK)
#define RF_AR_NL_PRF_WM_REQ_WATERMARK_LO(mmr)                   	RD_FIELD(mmr,\
									AR_NL_PRF_WM_REQ_WATERMARK_LO_BP,\
									AR_NL_PRF_WM_REQ_WATERMARK_LO_MASK)
#define WF_AR_NL_PRF_WM_REQ_WATERMARK_LO(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_PRF_WM_REQ_WATERMARK_LO_BP,\
									AR_NL_PRF_WM_REQ_WATERMARK_LO_MASK)
#define RF_AR_NL_CFG_CONGESTION_CTRL_DISABLE(mmr)               	RD_FIELD(mmr,\
									AR_NL_CFG_CONGESTION_CTRL_DISABLE_BP,\
									AR_NL_CFG_CONGESTION_CTRL_DISABLE_MASK)
#define WF_AR_NL_CFG_CONGESTION_CTRL_DISABLE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_CFG_CONGESTION_CTRL_DISABLE_BP,\
									AR_NL_CFG_CONGESTION_CTRL_DISABLE_MASK)
#define RF_AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_FLG_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_FLG_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_FLG_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_FLG_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_FLG_LM_LCLK_PERR(mmr)                      	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_LM_LCLK_PERR_BP,\
									AR_NL_ERR_FLG_LM_LCLK_PERR_MASK)
#define WF_AR_NL_ERR_FLG_LM_LCLK_PERR(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_LM_LCLK_PERR_BP,\
									AR_NL_ERR_FLG_LM_LCLK_PERR_MASK)
#define RF_AR_NL_ERR_FLG_LM_CCLK_PERR(mmr)                      	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_LM_CCLK_PERR_BP,\
									AR_NL_ERR_FLG_LM_CCLK_PERR_MASK)
#define WF_AR_NL_ERR_FLG_LM_CCLK_PERR(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_LM_CCLK_PERR_BP,\
									AR_NL_ERR_FLG_LM_CCLK_PERR_MASK)
#define RF_AR_NL_ERR_FLG_PERF_CNTR_PERR_UP(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_FLG_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_ERR_FLG_PERF_CNTR_PERR_UP(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_FLG_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_ERR_FLG_PERF_CNTR_PERR_LO(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_FLG_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_ERR_FLG_PERF_CNTR_PERR_LO(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_FLG_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_ERR_FLG_CNTR_OVFLOW(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_CNTR_OVFLOW_BP,\
									AR_NL_ERR_FLG_CNTR_OVFLOW_MASK)
#define WF_AR_NL_ERR_FLG_CNTR_OVFLOW(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_CNTR_OVFLOW_BP,\
									AR_NL_ERR_FLG_CNTR_OVFLOW_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_SQUASH(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_FLG_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_SQUASH(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_FLG_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_MBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_MBE_BP,\
									AR_NL_ERR_FLG_P2F_RSP_MBE_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_MBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_MBE_BP,\
									AR_NL_ERR_FLG_P2F_RSP_MBE_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_SBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_SBE_BP,\
									AR_NL_ERR_FLG_P2F_RSP_SBE_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_SBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_SBE_BP,\
									AR_NL_ERR_FLG_P2F_RSP_SBE_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_BAD_CRC(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_BAD_CRC(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_BAD_BIT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_BAD_BIT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_MALFORMED(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_FLG_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_MALFORMED(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_FLG_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_BAD_VC(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_BAD_VC(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_FLG_P2F_RSP_BAD_TGT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_ERR_FLG_P2F_RSP_BAD_TGT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_FLG_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_SQUASH(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_FLG_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_SQUASH(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_FLG_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_MBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_MBE_BP,\
									AR_NL_ERR_FLG_P2F_REQ_MBE_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_MBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_MBE_BP,\
									AR_NL_ERR_FLG_P2F_REQ_MBE_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_SBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_SBE_BP,\
									AR_NL_ERR_FLG_P2F_REQ_SBE_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_SBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_SBE_BP,\
									AR_NL_ERR_FLG_P2F_REQ_SBE_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_BAD_CRC(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_BAD_CRC(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_BAD_BIT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_BAD_BIT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_MALFORMED(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_FLG_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_MALFORMED(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_FLG_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_BAD_VC(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_BAD_VC(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_FLG_P2F_REQ_BAD_TGT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_ERR_FLG_P2F_REQ_BAD_TGT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_FLG_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_FLG_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_FLG_F2P_RSP_BAD_BIT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_FLG_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_FLG_F2P_RSP_BAD_BIT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_FLG_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FLG_F2P_RSP_PE(mmr)                        	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_RSP_PE_BP,\
									AR_NL_ERR_FLG_F2P_RSP_PE_MASK)
#define WF_AR_NL_ERR_FLG_F2P_RSP_PE(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_RSP_PE_BP,\
									AR_NL_ERR_FLG_F2P_RSP_PE_MASK)
#define RF_AR_NL_ERR_FLG_F2P_RSP_MBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_RSP_MBE_BP,\
									AR_NL_ERR_FLG_F2P_RSP_MBE_MASK)
#define WF_AR_NL_ERR_FLG_F2P_RSP_MBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_RSP_MBE_BP,\
									AR_NL_ERR_FLG_F2P_RSP_MBE_MASK)
#define RF_AR_NL_ERR_FLG_F2P_RSP_SBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_RSP_SBE_BP,\
									AR_NL_ERR_FLG_F2P_RSP_SBE_MASK)
#define WF_AR_NL_ERR_FLG_F2P_RSP_SBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_RSP_SBE_BP,\
									AR_NL_ERR_FLG_F2P_RSP_SBE_MASK)
#define RF_AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_FLG_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_FLG_F2P_REQ_BAD_BIT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_FLG_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_FLG_F2P_REQ_BAD_BIT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_FLG_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FLG_F2P_REQ_PE(mmr)                        	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_REQ_PE_BP,\
									AR_NL_ERR_FLG_F2P_REQ_PE_MASK)
#define WF_AR_NL_ERR_FLG_F2P_REQ_PE(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_REQ_PE_BP,\
									AR_NL_ERR_FLG_F2P_REQ_PE_MASK)
#define RF_AR_NL_ERR_FLG_F2P_REQ_MBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_REQ_MBE_BP,\
									AR_NL_ERR_FLG_F2P_REQ_MBE_MASK)
#define WF_AR_NL_ERR_FLG_F2P_REQ_MBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_REQ_MBE_BP,\
									AR_NL_ERR_FLG_F2P_REQ_MBE_MASK)
#define RF_AR_NL_ERR_FLG_F2P_REQ_SBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_F2P_REQ_SBE_BP,\
									AR_NL_ERR_FLG_F2P_REQ_SBE_MASK)
#define WF_AR_NL_ERR_FLG_F2P_REQ_SBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_F2P_REQ_SBE_BP,\
									AR_NL_ERR_FLG_F2P_REQ_SBE_MASK)
#define RF_AR_NL_ERR_FLG_NIC_RSP_WEDGED(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_FLG_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_FLG_NIC_RSP_WEDGED(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_FLG_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FLG_NIC_RSP_BUBBLE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_FLG_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_FLG_NIC_RSP_BUBBLE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_FLG_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_FLG_NIC_REQ_WEDGED(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_FLG_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_FLG_NIC_REQ_WEDGED(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_FLG_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FLG_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FLG_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FLG_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FLG_NIC_REQ_BUBBLE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_FLG_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_FLG_NIC_REQ_BUBBLE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_FLG_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_FLG_DIAG_ONLY(mmr)                         	RD_FIELD(mmr,\
									AR_NL_ERR_FLG_DIAG_ONLY_BP,\
									AR_NL_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_NL_ERR_FLG_DIAG_ONLY(mmr,v)                       	WR_FIELD(mmr,v,\
									AR_NL_ERR_FLG_DIAG_ONLY_BP,\
									AR_NL_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_CLR_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_CLR_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_CLR_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_CLR_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_CLR_LM_LCLK_PERR(mmr)                      	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_LM_LCLK_PERR_BP,\
									AR_NL_ERR_CLR_LM_LCLK_PERR_MASK)
#define WF_AR_NL_ERR_CLR_LM_LCLK_PERR(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_LM_LCLK_PERR_BP,\
									AR_NL_ERR_CLR_LM_LCLK_PERR_MASK)
#define RF_AR_NL_ERR_CLR_LM_CCLK_PERR(mmr)                      	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_LM_CCLK_PERR_BP,\
									AR_NL_ERR_CLR_LM_CCLK_PERR_MASK)
#define WF_AR_NL_ERR_CLR_LM_CCLK_PERR(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_LM_CCLK_PERR_BP,\
									AR_NL_ERR_CLR_LM_CCLK_PERR_MASK)
#define RF_AR_NL_ERR_CLR_PERF_CNTR_PERR_UP(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_CLR_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_ERR_CLR_PERF_CNTR_PERR_UP(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_CLR_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_ERR_CLR_PERF_CNTR_PERR_LO(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_CLR_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_ERR_CLR_PERF_CNTR_PERR_LO(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_CLR_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_ERR_CLR_CNTR_OVFLOW(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_CNTR_OVFLOW_BP,\
									AR_NL_ERR_CLR_CNTR_OVFLOW_MASK)
#define WF_AR_NL_ERR_CLR_CNTR_OVFLOW(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_CNTR_OVFLOW_BP,\
									AR_NL_ERR_CLR_CNTR_OVFLOW_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_SQUASH(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_CLR_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_SQUASH(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_CLR_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_MBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_MBE_BP,\
									AR_NL_ERR_CLR_P2F_RSP_MBE_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_MBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_MBE_BP,\
									AR_NL_ERR_CLR_P2F_RSP_MBE_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_SBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_SBE_BP,\
									AR_NL_ERR_CLR_P2F_RSP_SBE_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_SBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_SBE_BP,\
									AR_NL_ERR_CLR_P2F_RSP_SBE_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_BAD_CRC(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_BAD_CRC(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_BAD_BIT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_BAD_BIT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_MALFORMED(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_CLR_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_MALFORMED(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_CLR_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_BAD_VC(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_BAD_VC(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_CLR_P2F_RSP_BAD_TGT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_ERR_CLR_P2F_RSP_BAD_TGT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_CLR_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_SQUASH(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_CLR_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_SQUASH(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_CLR_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_MBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_MBE_BP,\
									AR_NL_ERR_CLR_P2F_REQ_MBE_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_MBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_MBE_BP,\
									AR_NL_ERR_CLR_P2F_REQ_MBE_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_SBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_SBE_BP,\
									AR_NL_ERR_CLR_P2F_REQ_SBE_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_SBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_SBE_BP,\
									AR_NL_ERR_CLR_P2F_REQ_SBE_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_BAD_CRC(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_BAD_CRC(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_BAD_BIT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_BAD_BIT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_MALFORMED(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_CLR_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_MALFORMED(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_CLR_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_BAD_VC(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_BAD_VC(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_CLR_P2F_REQ_BAD_TGT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_ERR_CLR_P2F_REQ_BAD_TGT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_CLR_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_CLR_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_CLR_F2P_RSP_BAD_BIT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_CLR_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_CLR_F2P_RSP_BAD_BIT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_CLR_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_CLR_F2P_RSP_PE(mmr)                        	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_RSP_PE_BP,\
									AR_NL_ERR_CLR_F2P_RSP_PE_MASK)
#define WF_AR_NL_ERR_CLR_F2P_RSP_PE(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_RSP_PE_BP,\
									AR_NL_ERR_CLR_F2P_RSP_PE_MASK)
#define RF_AR_NL_ERR_CLR_F2P_RSP_MBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_RSP_MBE_BP,\
									AR_NL_ERR_CLR_F2P_RSP_MBE_MASK)
#define WF_AR_NL_ERR_CLR_F2P_RSP_MBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_RSP_MBE_BP,\
									AR_NL_ERR_CLR_F2P_RSP_MBE_MASK)
#define RF_AR_NL_ERR_CLR_F2P_RSP_SBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_RSP_SBE_BP,\
									AR_NL_ERR_CLR_F2P_RSP_SBE_MASK)
#define WF_AR_NL_ERR_CLR_F2P_RSP_SBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_RSP_SBE_BP,\
									AR_NL_ERR_CLR_F2P_RSP_SBE_MASK)
#define RF_AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_CLR_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_CLR_F2P_REQ_BAD_BIT(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_CLR_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_CLR_F2P_REQ_BAD_BIT(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_CLR_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_CLR_F2P_REQ_PE(mmr)                        	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_REQ_PE_BP,\
									AR_NL_ERR_CLR_F2P_REQ_PE_MASK)
#define WF_AR_NL_ERR_CLR_F2P_REQ_PE(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_REQ_PE_BP,\
									AR_NL_ERR_CLR_F2P_REQ_PE_MASK)
#define RF_AR_NL_ERR_CLR_F2P_REQ_MBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_REQ_MBE_BP,\
									AR_NL_ERR_CLR_F2P_REQ_MBE_MASK)
#define WF_AR_NL_ERR_CLR_F2P_REQ_MBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_REQ_MBE_BP,\
									AR_NL_ERR_CLR_F2P_REQ_MBE_MASK)
#define RF_AR_NL_ERR_CLR_F2P_REQ_SBE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_F2P_REQ_SBE_BP,\
									AR_NL_ERR_CLR_F2P_REQ_SBE_MASK)
#define WF_AR_NL_ERR_CLR_F2P_REQ_SBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_F2P_REQ_SBE_BP,\
									AR_NL_ERR_CLR_F2P_REQ_SBE_MASK)
#define RF_AR_NL_ERR_CLR_NIC_RSP_WEDGED(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_CLR_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_CLR_NIC_RSP_WEDGED(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_CLR_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_CLR_NIC_RSP_BUBBLE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_CLR_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_CLR_NIC_RSP_BUBBLE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_CLR_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_CLR_NIC_REQ_WEDGED(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_CLR_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_CLR_NIC_REQ_WEDGED(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_CLR_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_CLR_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_CLR_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_CLR_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_CLR_NIC_REQ_BUBBLE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_CLR_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_CLR_NIC_REQ_BUBBLE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_CLR_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_CLR_DIAG_ONLY(mmr)                         	RD_FIELD(mmr,\
									AR_NL_ERR_CLR_DIAG_ONLY_BP,\
									AR_NL_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_NL_ERR_CLR_DIAG_ONLY(mmr,v)                       	WR_FIELD(mmr,v,\
									AR_NL_ERR_CLR_DIAG_ONLY_BP,\
									AR_NL_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_HSS_MSK_LM_LCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_PERR_MASK)
#define WF_AR_NL_ERR_HSS_MSK_LM_LCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_HSS_MSK_LM_LCLK_PERR_MASK)
#define RF_AR_NL_ERR_HSS_MSK_LM_CCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_PERR_MASK)
#define WF_AR_NL_ERR_HSS_MSK_LM_CCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_HSS_MSK_LM_CCLK_PERR_MASK)
#define RF_AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_HSS_MSK_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_ERR_HSS_MSK_CNTR_OVFLOW(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_CNTR_OVFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_CNTR_OVFLOW(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_CNTR_OVFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_MBE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_MBE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SBE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SBE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_MBE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_MBE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SBE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SBE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_HSS_MSK_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_RSP_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_PE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_RSP_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_PE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_MBE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_MBE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_SBE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_RSP_SBE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_REQ_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_PE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_REQ_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_PE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_MBE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_MBE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_F2P_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_SBE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_F2P_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_HSS_MSK_F2P_REQ_SBE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_HSS_MSK_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_HSS_MSK_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_HSS_MSK_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NL_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NL_ERR_HSS_MSK_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_OS0_MSK_LM_LCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_PERR_MASK)
#define WF_AR_NL_ERR_OS0_MSK_LM_LCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_OS0_MSK_LM_LCLK_PERR_MASK)
#define RF_AR_NL_ERR_OS0_MSK_LM_CCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_PERR_MASK)
#define WF_AR_NL_ERR_OS0_MSK_LM_CCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_OS0_MSK_LM_CCLK_PERR_MASK)
#define RF_AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_OS0_MSK_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_ERR_OS0_MSK_CNTR_OVFLOW(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_CNTR_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_CNTR_OVFLOW(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_CNTR_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_MBE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_MBE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SBE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SBE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_MBE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_MBE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SBE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SBE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_OS0_MSK_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_RSP_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_PE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_RSP_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_PE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_MBE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_MBE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_SBE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_RSP_SBE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_REQ_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_PE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_REQ_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_PE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_MBE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_MBE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_F2P_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_SBE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_F2P_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_OS0_MSK_F2P_REQ_SBE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_OS0_MSK_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_OS0_MSK_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_OS0_MSK_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NL_ERR_OS0_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_OS0_MSK_DIAG_ONLY_MASK)
#define WF_AR_NL_ERR_OS0_MSK_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS0_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_OS0_MSK_DIAG_ONLY_MASK)
#define RF_AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_OS1_MSK_LM_LCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_PERR_MASK)
#define WF_AR_NL_ERR_OS1_MSK_LM_LCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_OS1_MSK_LM_LCLK_PERR_MASK)
#define RF_AR_NL_ERR_OS1_MSK_LM_CCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_PERR_MASK)
#define WF_AR_NL_ERR_OS1_MSK_LM_CCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_OS1_MSK_LM_CCLK_PERR_MASK)
#define RF_AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_OS1_MSK_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_ERR_OS1_MSK_CNTR_OVFLOW(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_CNTR_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_CNTR_OVFLOW(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_CNTR_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_MBE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_MBE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SBE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SBE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_MBE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_MBE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SBE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SBE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_OS1_MSK_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_RSP_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_PE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_RSP_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_PE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_MBE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_MBE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_SBE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_RSP_SBE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_REQ_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_PE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_REQ_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_PE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_MBE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_MBE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_F2P_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_SBE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_F2P_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_OS1_MSK_F2P_REQ_SBE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_OS1_MSK_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_OS1_MSK_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_OS1_MSK_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NL_ERR_OS1_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_OS1_MSK_DIAG_ONLY_MASK)
#define WF_AR_NL_ERR_OS1_MSK_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS1_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_OS1_MSK_DIAG_ONLY_MASK)
#define RF_AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_OS2_MSK_LM_LCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_PERR_MASK)
#define WF_AR_NL_ERR_OS2_MSK_LM_LCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_OS2_MSK_LM_LCLK_PERR_MASK)
#define RF_AR_NL_ERR_OS2_MSK_LM_CCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_PERR_MASK)
#define WF_AR_NL_ERR_OS2_MSK_LM_CCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_OS2_MSK_LM_CCLK_PERR_MASK)
#define RF_AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_OS2_MSK_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_ERR_OS2_MSK_CNTR_OVFLOW(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_CNTR_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_CNTR_OVFLOW(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_CNTR_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_MBE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_MBE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SBE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SBE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_MBE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_MBE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SBE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SBE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_OS2_MSK_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_RSP_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_PE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_RSP_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_PE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_MBE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_MBE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_SBE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_RSP_SBE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_REQ_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_PE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_REQ_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_PE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_MBE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_MBE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_F2P_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_SBE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_F2P_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_OS2_MSK_F2P_REQ_SBE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_OS2_MSK_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_OS2_MSK_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_OS2_MSK_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NL_ERR_OS2_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_OS2_MSK_DIAG_ONLY_MASK)
#define WF_AR_NL_ERR_OS2_MSK_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS2_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_OS2_MSK_DIAG_ONLY_MASK)
#define RF_AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_OS3_MSK_LM_LCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_PERR_MASK)
#define WF_AR_NL_ERR_OS3_MSK_LM_LCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_PERR_BP,\
									AR_NL_ERR_OS3_MSK_LM_LCLK_PERR_MASK)
#define RF_AR_NL_ERR_OS3_MSK_LM_CCLK_PERR(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_PERR_MASK)
#define WF_AR_NL_ERR_OS3_MSK_LM_CCLK_PERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_PERR_BP,\
									AR_NL_ERR_OS3_MSK_LM_CCLK_PERR_MASK)
#define RF_AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_OS3_MSK_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_ERR_OS3_MSK_CNTR_OVFLOW(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_CNTR_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_CNTR_OVFLOW(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_CNTR_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_CNTR_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_MBE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_MBE_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_MBE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SBE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SBE_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SBE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_MBE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_MBE_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_MBE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SBE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SBE_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SBE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_OS3_MSK_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_RSP_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_PE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_RSP_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_PE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_PE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_MBE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_MBE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_MBE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_SBE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_SBE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_RSP_SBE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_REQ_PE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_PE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_REQ_PE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_PE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_PE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_REQ_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_MBE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_REQ_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_MBE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_MBE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_F2P_REQ_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_SBE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_F2P_REQ_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_SBE_BP,\
									AR_NL_ERR_OS3_MSK_F2P_REQ_SBE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_OS3_MSK_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_OS3_MSK_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_OS3_MSK_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NL_ERR_OS3_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_OS3_MSK_DIAG_ONLY_MASK)
#define WF_AR_NL_ERR_OS3_MSK_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_ERR_OS3_MSK_DIAG_ONLY_BP,\
									AR_NL_ERR_OS3_MSK_DIAG_ONLY_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR_BP,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR_BP,\
									AR_NL_ERR_FIRST_FLG_LM_LCLK_PERR_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR_BP,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR_BP,\
									AR_NL_ERR_FIRST_FLG_LM_CCLK_PERR_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP_BP,\
									AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO_BP,\
									AR_NL_ERR_FIRST_FLG_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_CNTR_OVFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_MBE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SBE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_MBE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SBE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT_BP,\
									AR_NL_ERR_FIRST_FLG_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_RSP_PE(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_PE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_PE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_RSP_PE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_PE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_PE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_MBE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_RSP_SBE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL(mmr)            	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_REQ_PE(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_PE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_PE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_REQ_PE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_PE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_PE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_MBE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE_BP,\
									AR_NL_ERR_FIRST_FLG_F2P_REQ_SBE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT(mmr)           	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE_BP,\
									AR_NL_ERR_FIRST_FLG_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_FIRST_FLG_DIAG_ONLY(mmr)                   	RD_FIELD(mmr,\
									AR_NL_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NL_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_NL_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NL_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_WEDGED_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_WEDGED_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_RSP_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT(mmr)      	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_UP_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_LB_LO_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC3_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC2_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC1_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE_MASK)
#define WF_AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE_BP,\
									AR_NL_ERR_INFO_NIC_FLG_NIC0_REQ_BUBBLE_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F7_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F6_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F5_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F4_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F3_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F2_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F1_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_REQ_TILE2NL_FLG_P2F0_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SQUASHED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_CRC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_MALFORMED_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F7_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F6_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F5_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F4_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F3_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F2_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F1_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC_MASK)
#define WF_AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC_BP,\
									AR_NL_ERR_INFO_RSP_TILE2NL_FLG_P2F0_BAD_TGT_VC_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P7_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P6_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P5_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P4_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P3_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P2_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P1_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_REQ_NL2TILE_FLG_F2P0_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_UNFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BUF_OVFLOW_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT(mmr)     	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_BIT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT(mmr)   	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_SUPER_PKT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P7_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P6_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P5_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P4_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P3_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P2_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P1_BAD_TAIL_MASK)
#define RF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL(mmr)    	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL_MASK)
#define WF_AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL_BP,\
									AR_NL_ERR_INFO_RSP_NL2TILE_FLG_F2P0_BAD_TAIL_MASK)
#define RF_AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY(mmr)      	RD_FIELD(mmr,\
									AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY_MASK)
#define WF_AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC3_RSP_BUF_EMPTY_MASK)
#define RF_AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY(mmr)      	RD_FIELD(mmr,\
									AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY_MASK)
#define WF_AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC2_RSP_BUF_EMPTY_MASK)
#define RF_AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY(mmr)      	RD_FIELD(mmr,\
									AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY_MASK)
#define WF_AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC1_RSP_BUF_EMPTY_MASK)
#define RF_AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY(mmr)      	RD_FIELD(mmr,\
									AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY_MASK)
#define WF_AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC0_RSP_BUF_EMPTY_MASK)
#define RF_AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY(mmr)      	RD_FIELD(mmr,\
									AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY_MASK)
#define WF_AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC3_REQ_BUF_EMPTY_MASK)
#define RF_AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY(mmr)      	RD_FIELD(mmr,\
									AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY_MASK)
#define WF_AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC2_REQ_BUF_EMPTY_MASK)
#define RF_AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY(mmr)      	RD_FIELD(mmr,\
									AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY_MASK)
#define WF_AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC1_REQ_BUF_EMPTY_MASK)
#define RF_AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY(mmr)      	RD_FIELD(mmr,\
									AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY_MASK)
#define WF_AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY_BP,\
									AR_NL_NIC_BUFFER_STATUS_NIC0_REQ_BUF_EMPTY_MASK)
#define RF_AR_NL_ERR_INFO_REQ_F2P_MBE_PORT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_F2P_MBE_PORT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_F2P_SBE_PORT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_F2P_SBE_PORT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_F2P_PE_PORT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_F2P_PE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_F2P_PE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_F2P_PE_PORT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_F2P_PE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_F2P_PE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER_BP,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER_MASK)
#define WF_AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER_BP,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_UPPER_MASK)
#define RF_AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER_BP,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER_MASK)
#define WF_AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER_BP,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_UPPER_MASK)
#define RF_AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_F2P_MBE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_F2P_SBE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_F2P_PE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_PE_F2P_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_SBE_F2P_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_MBE_F2P_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_F2P_MBE_PORT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_F2P_MBE_PORT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_F2P_SBE_PORT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_F2P_SBE_PORT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_F2P_PE_PORT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_F2P_PE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_F2P_PE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_F2P_PE_PORT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_F2P_PE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_F2P_PE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER_BP,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER_MASK)
#define WF_AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER_BP,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_UPPER_MASK)
#define RF_AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER(mmr)                	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER_BP,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER_MASK)
#define WF_AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER_BP,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_UPPER_MASK)
#define RF_AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_F2P_MBE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_F2P_SBE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_F2P_PE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT(mmr)               	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_PE_F2P_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_SBE_F2P_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_MBE_F2P_CNT_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL(mmr)                	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL_BP,\
									AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL_BP,\
									AR_NL_DBG_ERRINJ_F2P_REQ_RSP_SEL_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_PORT_SEL(mmr)                   	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_PORT_SEL_BP,\
									AR_NL_DBG_ERRINJ_F2P_PORT_SEL_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_PORT_SEL(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_PORT_SEL_BP,\
									AR_NL_DBG_ERRINJ_F2P_PORT_SEL_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP(mmr)                	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP_BP,\
									AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP_BP,\
									AR_NL_DBG_ERRINJ_F2P_CHECKBYTEUP_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO(mmr)                	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO_BP,\
									AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO_BP,\
									AR_NL_DBG_ERRINJ_F2P_CHECKBYTELO_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_PARITY(mmr)                     	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_PARITY_BP,\
									AR_NL_DBG_ERRINJ_F2P_PARITY_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_PARITY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_PARITY_BP,\
									AR_NL_DBG_ERRINJ_F2P_PARITY_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_CNT(mmr)                        	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_CNT_BP,\
									AR_NL_DBG_ERRINJ_F2P_CNT_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_CNT(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_CNT_BP,\
									AR_NL_DBG_ERRINJ_F2P_CNT_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_TRIGGERED(mmr)                  	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_TRIGGERED_BP,\
									AR_NL_DBG_ERRINJ_F2P_TRIGGERED_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_TRIGGERED(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_TRIGGERED_BP,\
									AR_NL_DBG_ERRINJ_F2P_TRIGGERED_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_MODE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_MODE_BP,\
									AR_NL_DBG_ERRINJ_F2P_MODE_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_MODE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_MODE_BP,\
									AR_NL_DBG_ERRINJ_F2P_MODE_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_USED(mmr)                       	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_USED_BP,\
									AR_NL_DBG_ERRINJ_F2P_USED_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_USED(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_USED_BP,\
									AR_NL_DBG_ERRINJ_F2P_USED_MASK)
#define RF_AR_NL_DBG_ERRINJ_F2P_ENABLE(mmr)                     	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_F2P_ENABLE_BP,\
									AR_NL_DBG_ERRINJ_F2P_ENABLE_MASK)
#define WF_AR_NL_DBG_ERRINJ_F2P_ENABLE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_F2P_ENABLE_BP,\
									AR_NL_DBG_ERRINJ_F2P_ENABLE_MASK)
#define RF_AR_NL_ERR_INFO_REQ_P2F_MBE_PORT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_P2F_MBE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_P2F_MBE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_P2F_MBE_PORT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_P2F_MBE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_P2F_MBE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_P2F_SBE_PORT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_P2F_SBE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_P2F_SBE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_P2F_SBE_PORT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_P2F_SBE_PORT_BP,\
									AR_NL_ERR_INFO_REQ_P2F_SBE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_P2F_MBE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_REQ_P2F_SBE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_SBE_P2F_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT_BP,\
									AR_NL_ERR_INFO_REQ_CNT_MBE_P2F_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_P2F_MBE_PORT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_P2F_MBE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_P2F_MBE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_P2F_MBE_PORT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_P2F_MBE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_P2F_MBE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_P2F_SBE_PORT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_P2F_SBE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_P2F_SBE_PORT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_P2F_SBE_PORT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_P2F_SBE_PORT_BP,\
									AR_NL_ERR_INFO_RSP_P2F_SBE_PORT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_P2F_MBE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME(mmr)             	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME_MASK)
#define WF_AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME_BP,\
									AR_NL_ERR_INFO_RSP_P2F_SBE_SYNDROME_MASK)
#define RF_AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_SBE_P2F_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT_BP,\
									AR_NL_ERR_INFO_RSP_CNT_MBE_P2F_CNT_MASK)
#define RF_AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL(mmr)                	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL_BP,\
									AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL_MASK)
#define WF_AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL_BP,\
									AR_NL_DBG_ERRINJ_P2F_REQ_RSP_SEL_MASK)
#define RF_AR_NL_DBG_ERRINJ_P2F_PORT_SEL(mmr)                   	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_P2F_PORT_SEL_BP,\
									AR_NL_DBG_ERRINJ_P2F_PORT_SEL_MASK)
#define WF_AR_NL_DBG_ERRINJ_P2F_PORT_SEL(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_P2F_PORT_SEL_BP,\
									AR_NL_DBG_ERRINJ_P2F_PORT_SEL_MASK)
#define RF_AR_NL_DBG_ERRINJ_P2F_CHECKBYTE(mmr)                  	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_P2F_CHECKBYTE_BP,\
									AR_NL_DBG_ERRINJ_P2F_CHECKBYTE_MASK)
#define WF_AR_NL_DBG_ERRINJ_P2F_CHECKBYTE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_P2F_CHECKBYTE_BP,\
									AR_NL_DBG_ERRINJ_P2F_CHECKBYTE_MASK)
#define RF_AR_NL_DBG_ERRINJ_P2F_CNT(mmr)                        	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_P2F_CNT_BP,\
									AR_NL_DBG_ERRINJ_P2F_CNT_MASK)
#define WF_AR_NL_DBG_ERRINJ_P2F_CNT(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_P2F_CNT_BP,\
									AR_NL_DBG_ERRINJ_P2F_CNT_MASK)
#define RF_AR_NL_DBG_ERRINJ_P2F_TRIGGERED(mmr)                  	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_P2F_TRIGGERED_BP,\
									AR_NL_DBG_ERRINJ_P2F_TRIGGERED_MASK)
#define WF_AR_NL_DBG_ERRINJ_P2F_TRIGGERED(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_P2F_TRIGGERED_BP,\
									AR_NL_DBG_ERRINJ_P2F_TRIGGERED_MASK)
#define RF_AR_NL_DBG_ERRINJ_P2F_MODE(mmr)                       	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_P2F_MODE_BP,\
									AR_NL_DBG_ERRINJ_P2F_MODE_MASK)
#define WF_AR_NL_DBG_ERRINJ_P2F_MODE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_P2F_MODE_BP,\
									AR_NL_DBG_ERRINJ_P2F_MODE_MASK)
#define RF_AR_NL_DBG_ERRINJ_P2F_USED(mmr)                       	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_P2F_USED_BP,\
									AR_NL_DBG_ERRINJ_P2F_USED_MASK)
#define WF_AR_NL_DBG_ERRINJ_P2F_USED(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_P2F_USED_BP,\
									AR_NL_DBG_ERRINJ_P2F_USED_MASK)
#define RF_AR_NL_DBG_ERRINJ_P2F_ENABLE(mmr)                     	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_P2F_ENABLE_BP,\
									AR_NL_DBG_ERRINJ_P2F_ENABLE_MASK)
#define WF_AR_NL_DBG_ERRINJ_P2F_ENABLE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_P2F_ENABLE_BP,\
									AR_NL_DBG_ERRINJ_P2F_ENABLE_MASK)
#define RF_AR_NL_ERR_INFO_PC_PERR_ADDR_UP(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_PC_PERR_ADDR_UP_BP,\
									AR_NL_ERR_INFO_PC_PERR_ADDR_UP_MASK)
#define WF_AR_NL_ERR_INFO_PC_PERR_ADDR_UP(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_PC_PERR_ADDR_UP_BP,\
									AR_NL_ERR_INFO_PC_PERR_ADDR_UP_MASK)
#define RF_AR_NL_ERR_INFO_PC_PERR_ADDR_LO(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_PC_PERR_ADDR_LO_BP,\
									AR_NL_ERR_INFO_PC_PERR_ADDR_LO_MASK)
#define WF_AR_NL_ERR_INFO_PC_PERR_ADDR_LO(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_PC_PERR_ADDR_LO_BP,\
									AR_NL_ERR_INFO_PC_PERR_ADDR_LO_MASK)
#define RF_AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP_BP,\
									AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP_MASK)
#define WF_AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP_BP,\
									AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_UP_MASK)
#define RF_AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO_BP,\
									AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO_MASK)
#define WF_AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO_BP,\
									AR_NL_ERR_INFO_PC_MMR_DETECTED_PERR_LO_MASK)
#define RF_AR_NL_ERR_INFO_PC_PERR_UP(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_PC_PERR_UP_BP,\
									AR_NL_ERR_INFO_PC_PERR_UP_MASK)
#define WF_AR_NL_ERR_INFO_PC_PERR_UP(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_PC_PERR_UP_BP,\
									AR_NL_ERR_INFO_PC_PERR_UP_MASK)
#define RF_AR_NL_ERR_INFO_PC_PERR_LO(mmr)                       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_PC_PERR_LO_BP,\
									AR_NL_ERR_INFO_PC_PERR_LO_MASK)
#define WF_AR_NL_ERR_INFO_PC_PERR_LO(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_PC_PERR_LO_BP,\
									AR_NL_ERR_INFO_PC_PERR_LO_MASK)
#define RF_AR_NL_ERR_INFO_CNT_PERR_PC_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_PERR_PC_CNT_BP,\
									AR_NL_ERR_INFO_CNT_PERR_PC_CNT_MASK)
#define WF_AR_NL_ERR_INFO_CNT_PERR_PC_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_PERR_PC_CNT_BP,\
									AR_NL_ERR_INFO_CNT_PERR_PC_CNT_MASK)
#define RF_AR_NL_DBG_ERRINJ_PC_ADDRESS(mmr)                     	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_PC_ADDRESS_BP,\
									AR_NL_DBG_ERRINJ_PC_ADDRESS_MASK)
#define WF_AR_NL_DBG_ERRINJ_PC_ADDRESS(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_PC_ADDRESS_BP,\
									AR_NL_DBG_ERRINJ_PC_ADDRESS_MASK)
#define RF_AR_NL_DBG_ERRINJ_PC_PARITY(mmr)                      	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_PC_PARITY_BP,\
									AR_NL_DBG_ERRINJ_PC_PARITY_MASK)
#define WF_AR_NL_DBG_ERRINJ_PC_PARITY(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_PC_PARITY_BP,\
									AR_NL_DBG_ERRINJ_PC_PARITY_MASK)
#define RF_AR_NL_DBG_ERRINJ_PC_TRIGGERED(mmr)                   	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_PC_TRIGGERED_BP,\
									AR_NL_DBG_ERRINJ_PC_TRIGGERED_MASK)
#define WF_AR_NL_DBG_ERRINJ_PC_TRIGGERED(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_PC_TRIGGERED_BP,\
									AR_NL_DBG_ERRINJ_PC_TRIGGERED_MASK)
#define RF_AR_NL_DBG_ERRINJ_PC_MODE(mmr)                        	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_PC_MODE_BP,\
									AR_NL_DBG_ERRINJ_PC_MODE_MASK)
#define WF_AR_NL_DBG_ERRINJ_PC_MODE(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_PC_MODE_BP,\
									AR_NL_DBG_ERRINJ_PC_MODE_MASK)
#define RF_AR_NL_DBG_ERRINJ_PC_USED(mmr)                        	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_PC_USED_BP,\
									AR_NL_DBG_ERRINJ_PC_USED_MASK)
#define WF_AR_NL_DBG_ERRINJ_PC_USED(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_PC_USED_BP,\
									AR_NL_DBG_ERRINJ_PC_USED_MASK)
#define RF_AR_NL_DBG_ERRINJ_PC_ENABLE(mmr)                      	RD_FIELD(mmr,\
									AR_NL_DBG_ERRINJ_PC_ENABLE_BP,\
									AR_NL_DBG_ERRINJ_PC_ENABLE_MASK)
#define WF_AR_NL_DBG_ERRINJ_PC_ENABLE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_DBG_ERRINJ_PC_ENABLE_BP,\
									AR_NL_DBG_ERRINJ_PC_ENABLE_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F7_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F6_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F5_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F4_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F3_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F2_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F1_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_BIT_CNT_P2F0_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F7_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F6_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F5_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F4_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F3_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F2_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F1_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_BIT_CNT_P2F0_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F7_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F6_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F5_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F4_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F3_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F2_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F1_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_REQ_BAD_CRC_CNT_P2F0_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F7_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F6_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F5_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F4_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F3_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F2_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F1_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_RSP_BAD_CRC_CNT_P2F0_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F7_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F6_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F5_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F4_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F3_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F2_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F1_CNT_MASK)
#define RF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT_MASK)
#define WF_AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_REQ_SQUASH_CNT_P2F0_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F7_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F6_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F5_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F4_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F3_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F2_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F1_CNT_MASK)
#define RF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT_MASK)
#define WF_AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT_BP,\
									AR_NL_ERR_INFO_RSP_SQUASH_CNT_P2F0_CNT_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_7_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_6_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_5_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_4_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_3_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_2_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_1_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_SQUASH_BYTE_0_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_7_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_6_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_5_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_4_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_3_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_2_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_1_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0(mmr)        	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_SQUASH_BYTE_0_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_7_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_6_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_5_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_4_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_3_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_2_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_1_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_CRC_BYTE_0_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_7_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_6_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_5_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_4_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_3_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_2_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_1_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_CRC_BYTE_0_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_7_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_6_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_5_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_4_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_3_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_2_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_1_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_RSP_BAD_BIT_BYTE_0_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_7_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_6_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_5_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_4_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_3_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_2_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_1_MASK)
#define RF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0(mmr)       	RD_FIELD(mmr,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0_MASK)
#define WF_AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0_BP,\
									AR_NL_ERR_INFO_CNT_CLR_REQ_BAD_BIT_BYTE_0_MASK)
#define RF_AR_NL_PRF_CNTR_CNT(mmr)                              	RD_FIELD(mmr,\
									AR_NL_PRF_CNTR_CNT_BP,\
									AR_NL_PRF_CNTR_CNT_MASK)
#define WF_AR_NL_PRF_CNTR_CNT(mmr,v)                            	WR_FIELD(mmr,v,\
									AR_NL_PRF_CNTR_CNT_BP,\
									AR_NL_PRF_CNTR_CNT_MASK)
#define RF_AR_NL_PRF_CNTR_LOWER_COUNT(mmr)                      	RD_FIELD(mmr,\
									AR_NL_PRF_CNTR_LOWER_COUNT_BP,\
									AR_NL_PRF_CNTR_LOWER_COUNT_MASK)
#define WF_AR_NL_PRF_CNTR_LOWER_COUNT(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_PRF_CNTR_LOWER_COUNT_BP,\
									AR_NL_PRF_CNTR_LOWER_COUNT_MASK)
#define RF_AR_NL_PRF_SCRATCH_0_SCRATCH(mmr)                     	RD_FIELD(mmr,\
									AR_NL_PRF_SCRATCH_0_SCRATCH_BP,\
									AR_NL_PRF_SCRATCH_0_SCRATCH_MASK)
#define WF_AR_NL_PRF_SCRATCH_0_SCRATCH(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_PRF_SCRATCH_0_SCRATCH_BP,\
									AR_NL_PRF_SCRATCH_0_SCRATCH_MASK)
#define RF_AR_NL_PRF_CNTR_UPPER_COUNT(mmr)                      	RD_FIELD(mmr,\
									AR_NL_PRF_CNTR_UPPER_COUNT_BP,\
									AR_NL_PRF_CNTR_UPPER_COUNT_MASK)
#define WF_AR_NL_PRF_CNTR_UPPER_COUNT(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_PRF_CNTR_UPPER_COUNT_BP,\
									AR_NL_PRF_CNTR_UPPER_COUNT_MASK)
#define RF_AR_NL_PRF_SCRATCH_1_SCRATCH(mmr)                     	RD_FIELD(mmr,\
									AR_NL_PRF_SCRATCH_1_SCRATCH_BP,\
									AR_NL_PRF_SCRATCH_1_SCRATCH_MASK)
#define WF_AR_NL_PRF_SCRATCH_1_SCRATCH(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_PRF_SCRATCH_1_SCRATCH_BP,\
									AR_NL_PRF_SCRATCH_1_SCRATCH_MASK)
#define RF_AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE(mmr)              	RD_FIELD(mmr,\
									AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE_BP,\
									AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE_MASK)
#define WF_AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE_BP,\
									AR_NL_PRF_CTRL_DISABLE_AUTO_UPDATE_MASK)
#define RF_AR_NL_PRF_CTRL_ENABLE(mmr)                           	RD_FIELD(mmr,\
									AR_NL_PRF_CTRL_ENABLE_BP,\
									AR_NL_PRF_CTRL_ENABLE_MASK)
#define WF_AR_NL_PRF_CTRL_ENABLE(mmr,v)                         	WR_FIELD(mmr,v,\
									AR_NL_PRF_CTRL_ENABLE_BP,\
									AR_NL_PRF_CTRL_ENABLE_MASK)
#define RF_AR_NL_PRF_CTRL_CLEAR(mmr)                            	RD_FIELD(mmr,\
									AR_NL_PRF_CTRL_CLEAR_BP,\
									AR_NL_PRF_CTRL_CLEAR_MASK)
#define WF_AR_NL_PRF_CTRL_CLEAR(mmr,v)                          	WR_FIELD(mmr,v,\
									AR_NL_PRF_CTRL_CLEAR_BP,\
									AR_NL_PRF_CTRL_CLEAR_MASK)
#define RF_AR_NL_PRF_CTRL_SEL_LM_TRIGGERS(mmr)                  	RD_FIELD(mmr,\
									AR_NL_PRF_CTRL_SEL_LM_TRIGGERS_BP,\
									AR_NL_PRF_CTRL_SEL_LM_TRIGGERS_MASK)
#define WF_AR_NL_PRF_CTRL_SEL_LM_TRIGGERS(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_PRF_CTRL_SEL_LM_TRIGGERS_BP,\
									AR_NL_PRF_CTRL_SEL_LM_TRIGGERS_MASK)
#define RF_AR_NL_PRF_CTRL_COUNTERS_CLEAR(mmr)                   	RD_FIELD(mmr,\
									AR_NL_PRF_CTRL_COUNTERS_CLEAR_BP,\
									AR_NL_PRF_CTRL_COUNTERS_CLEAR_MASK)
#define WF_AR_NL_PRF_CTRL_COUNTERS_CLEAR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_PRF_CTRL_COUNTERS_CLEAR_BP,\
									AR_NL_PRF_CTRL_COUNTERS_CLEAR_MASK)

#endif
