<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>XDPP1100 Firmware: Device CMSIS Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_infineon.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">XDPP1100 Firmware
   </div>
   <div id="projectbrief">The firmware documentation for the XDPP1100 device family.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___shasta___c_m_s_i_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">Device CMSIS Definitions<div class="ingroups"><a class="el" href="group___infineon.html">Infineon</a> &raquo; <a class="el" href="group___shasta___definitions.html">Shasta Definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cortex___m0___stack___frame__t.html">Cortex_M0_Stack_Frame_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga54683544819f13c1311de7953d5c1acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___shasta___c_m_s_i_s.html#ga54683544819f13c1311de7953d5c1acd">CORTEX_M_NUM_SYSTEM_EXCEPTIONS</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga54683544819f13c1311de7953d5c1acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905517438930a3f13cbc632e52990534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___shasta___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">__CM0_REV</a>&#160;&#160;&#160;0x0201</td></tr>
<tr class="separator:ga905517438930a3f13cbc632e52990534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___shasta___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___shasta___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___shasta___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efaf5ecb6e6ec0421a8faa172d321ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___shasta___c_m_s_i_s.html#ga8efaf5ecb6e6ec0421a8faa172d321ec">__CORTEX_M0</a></td></tr>
<tr class="separator:ga8efaf5ecb6e6ec0421a8faa172d321ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac3af4a32370fb28c4ade8bf2add80251"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___shasta___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></td></tr>
<tr class="separator:gac3af4a32370fb28c4ade8bf2add80251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga666eb0caeb12ec0e281415592ae89083"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___shasta___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> { <br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abcdacbb248648d3099cedd281375cb3c">RAMP0_T1_IRQn</a> = 0, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a663d8a23688313ea54da79e42fcf5d2b">INT_SVID0_IRQn</a> = 1, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a27d20ff9d819efd2b5f82dda71c71992">INT_SVID1_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7f1ca371f1faf86e14a3be4c18ab8d03">CSC_IRQn</a> = 3, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af5fe6485bc0f4cc45e40f9689ad76fb2">PMBUS_IRQn</a> = 4, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aead1db8f97d73397f077b8416700d2bf">OTP1_W_IRQn</a> = 5, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aac2a10152a8c2035b5057ccb33817d57">RAMP0_T2_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a776bd19758bbdc7a9a53575b87a2bc60">RAMP1_T1_IRQn</a> = 7, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa1959cb689d54b080a8e5d656d30244f">RAMP1_T2_IRQn</a> = 8, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a62d731e75680735e633556ef45950cc2">CAL_ALL_DONE_IRQn</a> = 9, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af2dc908dac3c7fad11a1c5e20ceadb7f">DTIMER1_0_IRQn</a> = 13, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a62e9cd835423a650eb59ea0cd5c042d1">DTIMER1_1_IRQn</a> = 14, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad982c6072d81e40d2784d805514c68fe">DTIMER2_0_IRQn</a> = 15, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a770c7faa078a15a11dffd19c601e18ff">DTIMER2_1_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a270504a6559895d67a28f5c4034c7742">DTIMER3_0_IRQn</a> = 17, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a7f4079aa0d800b1c99a057ecd4d06e35">DTIMER3_1_IRQn</a> = 18, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3863af1930b06bb90dedeefc09eb7447">GPIO0_IRQn</a> = 19, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed99f8ade2925fb7f924fafc2dec89d6">GPIO1_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a328f7c6fe195fdb45d25b0f32539da8e">FH_FAULT1_IRQn</a> = 21, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a48266a31d2b3d800368d6268706d39e9">TEST_IRQn</a> = 22, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2f5755dbcb96352bb43b5edbd352eedb">VC0_VCONTROL_IRQn</a> = 23, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a85874000831513196cefff3f5c76fb01">VC1_VCONTROL_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a293c5a6b9659ec38cf5efbb07b012dd9">TLM_IRQn</a> = 25, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab34b1a54d71a0ba58e11850703104637">FSW_IRQn</a> = 26, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a> = 28, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91a7a38ad2f048e2813b98dc68f88adc">SSP_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a> = 30, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a> = 31, 
<a class="el" href="group___shasta___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a073d6eab7d70960cfc06f6d6311cd2a3">SHASTA_NUM_IRQS</a>
<br />
 }</td></tr>
<tr class="separator:ga666eb0caeb12ec0e281415592ae89083"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Configuration of the Cortex-M0 Processor and Core Peripherals </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga905517438930a3f13cbc632e52990534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CM0_REV&#160;&#160;&#160;0x0201</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core Revision r2p1 </p>

</div>
</div>
<a class="anchor" id="ga8efaf5ecb6e6ec0421a8faa172d321ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CORTEX_M0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This is somewhat tricky (and not very satisfactory at the end, thx to Keil and their predefined compiler macros):</p><ol type="1">
<li>Using the RTX RTOS with the CMSIS-compliant API, you are required to compile a source file rt_CMSIS.c. Looking into this file, you find that it wants to include a HAL header file for the respective cortex core you are using: M0 or M3 or whatever. Including the correct HAL file (e.g. <a class="el" href="core__cm0_8h.html" title="CMSIS Cortex-M0 Core Peripheral Access Layer Header File. ">core_cm0.h</a>) is done by evaluating a predefined macro, e.g. __CORTEX_M0. At this point in time, in the original rt_CMSIS.c, <b>NO</b> other include file has been included. That means, __CORTEX_M0 is either defined on the command line of the compiler or it is a predefined macro of the compiler. In the case of the IAR tool chain, it is defined on the command line - you can check this when you rebuild the RTX library with their tools: The project file defines __CORTEX_M0 as part of the options and it appears on the command line.</li>
<li>We could do the same thing here and simply add __CORTEX_M0 to our makefile so that it becomes part of the compiler's command line. But that does not allow Eclipse to understand our code - it does not parse our makefile for -D macros.</li>
</ol>
<p>Therefore, we add it here as part of our configuration file and include <a class="el" href="fw__config_8h.html" title="Collection of constant configuration parameters for the whole firmware. This file must be included by...">fw_config.h</a> in rt_CMSIS.h </p>

</div>
</div>
<a class="anchor" id="ga4127d1b31aaf336fab3d7329d117f448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MPU_PRESENT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPU present or not </p>

</div>
</div>
<a class="anchor" id="gae3fe3587d5100c787e02102ce3944460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __NVIC_PRIO_BITS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Bits used for Priority Levels </p>

</div>
</div>
<a class="anchor" id="gab58771b4ec03f9bdddc84770f7c95c68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __Vendor_SysTickConfig&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set to 1 if different SysTick Config is used </p>

</div>
</div>
<a class="anchor" id="ga54683544819f13c1311de7953d5c1acd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORTEX_M_NUM_SYSTEM_EXCEPTIONS&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of System Exception Handler slots in the vector table for calculating the IRQ# from an Exception#. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gac3af4a32370fb28c4ade8bf2add80251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___shasta___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>  <a class="el" href="group___shasta___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga666eb0caeb12ec0e281415592ae89083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___shasta___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"></a>NonMaskableInt_IRQn&#160;</td><td class="fielddoc">
<p>IRQ# 2 Non Maskable Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"></a>HardFault_IRQn&#160;</td><td class="fielddoc">
<p>IRQ# 3 Hard Fault Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"></a>SVCall_IRQn&#160;</td><td class="fielddoc">
<p>IRQ# 11 SV Call Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"></a>PendSV_IRQn&#160;</td><td class="fielddoc">
<p>IRQ# 14 Pend SV Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"></a>SysTick_IRQn&#160;</td><td class="fielddoc">
<p>IRQ# 15 System Tick Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083abcdacbb248648d3099cedd281375cb3c"></a>RAMP0_T1_IRQn&#160;</td><td class="fielddoc">
<p>ext0&gt;_IRQn &lt; Interrupt on T1 crossing of pwm ramp0 &gt; </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a663d8a23688313ea54da79e42fcf5d2b"></a>INT_SVID0_IRQn&#160;</td><td class="fielddoc">
<p>frameIRQ: A new SVID frame has been received </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a27d20ff9d819efd2b5f82dda71c71992"></a>INT_SVID1_IRQn&#160;</td><td class="fielddoc">
<p>sliceIRQ: A detection slice has detected a specific frame </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a7f1ca371f1faf86e14a3be4c18ab8d03"></a>CSC_IRQn&#160;</td><td class="fielddoc">
<p>Event in Clock &amp; System Control container </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083af5fe6485bc0f4cc45e40f9689ad76fb2"></a>PMBUS_IRQn&#160;</td><td class="fielddoc">
<p>Event in PMBus module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aead1db8f97d73397f077b8416700d2bf"></a>OTP1_W_IRQn&#160;</td><td class="fielddoc">
<p>OPT1 finished operation </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aac2a10152a8c2035b5057ccb33817d57"></a>RAMP0_T2_IRQn&#160;</td><td class="fielddoc">
<p>ext1&gt;_IRQn &lt; Interrupt on T2 crossing of pwm ramp0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a776bd19758bbdc7a9a53575b87a2bc60"></a>RAMP1_T1_IRQn&#160;</td><td class="fielddoc">
<p>ext2&gt;_IRQn&lt; Interrupt on T1 crossing of pwm ramp1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aa1959cb689d54b080a8e5d656d30244f"></a>RAMP1_T2_IRQn&#160;</td><td class="fielddoc">
<p>ext3&gt;_IRQn&lt; Interrupt on T2 crossing of pwm ramp1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a62d731e75680735e633556ef45950cc2"></a>CAL_ALL_DONE_IRQn&#160;</td><td class="fielddoc">
<p>ext4&gt;_IRQn&lt; External source is not used (yet) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12"></a>WDT_IRQn&#160;</td><td class="fielddoc">
<p>Event in ARM Watchdog Timer module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083af2dc908dac3c7fad11a1c5e20ceadb7f"></a>DTIMER1_0_IRQn&#160;</td><td class="fielddoc">
<p>Event 1 in ARM Dual Timer module 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a62e9cd835423a650eb59ea0cd5c042d1"></a>DTIMER1_1_IRQn&#160;</td><td class="fielddoc">
<p>Event 2 in ARM Dual Timer module 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ad982c6072d81e40d2784d805514c68fe"></a>DTIMER2_0_IRQn&#160;</td><td class="fielddoc">
<p>Event 1 in ARM Dual Timer module 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a770c7faa078a15a11dffd19c601e18ff"></a>DTIMER2_1_IRQn&#160;</td><td class="fielddoc">
<p>Event 2 in ARM Dual Timer module 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a270504a6559895d67a28f5c4034c7742"></a>DTIMER3_0_IRQn&#160;</td><td class="fielddoc">
<p>Event 1 in ARM Dual Timer module 3 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a7f4079aa0d800b1c99a057ecd4d06e35"></a>DTIMER3_1_IRQn&#160;</td><td class="fielddoc">
<p>Event 2 in ARM Dual Timer module 3 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a3863af1930b06bb90dedeefc09eb7447"></a>GPIO0_IRQn&#160;</td><td class="fielddoc">
<p>Event in GPIO-0 module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aed99f8ade2925fb7f924fafc2dec89d6"></a>GPIO1_IRQn&#160;</td><td class="fielddoc">
<p>Event in GPIO-1 module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a328f7c6fe195fdb45d25b0f32539da8e"></a>FH_FAULT1_IRQn&#160;</td><td class="fielddoc">
<p>ext7&gt;_IRQn&lt; Event 1 in Fault Module module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a48266a31d2b3d800368d6268706d39e9"></a>TEST_IRQn&#160;</td><td class="fielddoc">
<p>ext8&gt;_IRQn &lt; Event 2 in Fault Module module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a2f5755dbcb96352bb43b5edbd352eedb"></a>VC0_VCONTROL_IRQn&#160;</td><td class="fielddoc">
<p>External source 9: for Voltage Control 0 Window Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a85874000831513196cefff3f5c76fb01"></a>VC1_VCONTROL_IRQn&#160;</td><td class="fielddoc">
<p>External source 10: for Voltage Control 1 Window Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a293c5a6b9659ec38cf5efbb07b012dd9"></a>TLM_IRQn&#160;</td><td class="fielddoc">
<p>External source 11: Telemetry Block Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ab34b1a54d71a0ba58e11850703104637"></a>FSW_IRQn&#160;</td><td class="fielddoc">
<p>External source 12: Switching Frequency Loop 0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881"></a>DMA_IRQn&#160;</td><td class="fielddoc">
<p>Event in Direct Memory Access module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a91a7a38ad2f048e2813b98dc68f88adc"></a>SSP_IRQn&#160;</td><td class="fielddoc">
<p>Event in SPI Interface Module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7"></a>I2C_IRQn&#160;</td><td class="fielddoc">
<p>Event in I2C Interface Module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb"></a>UART_IRQn&#160;</td><td class="fielddoc">
<p>Event in UART Interface Module </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a073d6eab7d70960cfc06f6d6311cd2a3"></a>SHASTA_NUM_IRQS&#160;</td><td class="fielddoc">
<p>Number of Device Specific IRQs of the Shasta. Note: This does not have to be the full Cortex vector table with 32 entries. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Nov 8 2023 10:17:01 for XDPP1100 Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
