

================================================================
== Vivado HLS Report for 'truncate_tree'
================================================================
* Date:           Sun Aug  1 13:11:01 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       alternative
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1210|     1318| 12.100 us | 13.180 us |  1210|  1318|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_input    |      128|      128|         2|          -|          -|    64|    no    |
        |- move_nodes    |     1080|     1188|  30 ~ 33 |          -|          -|    36|    no    |
        | + reorder      |       28|       31|  9 ~ 10  |          -|          -|     3|    no    |
        |  ++ reorder.1  |        1|        1|         2|          -|          -|     1|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    364|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    221|    -|
|Register         |        -|      -|     233|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     233|    585|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_289_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln700_fu_282_p2    |     +    |      0|  0|  39|          32|           2|
    |add_ln701_1_fu_296_p2  |     +    |      0|  0|  39|          32|           3|
    |add_ln701_fu_275_p2    |     +    |      0|  0|  39|          32|           2|
    |i_1_fu_212_p2          |     +    |      0|  0|  15|           6|           2|
    |i_fu_185_p2            |     +    |      0|  0|  15|           7|           1|
    |j_V_3_fu_264_p2        |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_229_p2          |     +    |      0|  0|  39|          32|           2|
    |ret_V_fu_253_p2        |     +    |      0|  0|  40|          33|           1|
    |grp_fu_160_p2          |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln10_fu_179_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln16_fu_201_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln879_fu_223_p2   |   icmp   |      0|  0|  18|          32|           5|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 364|         316|          35|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  62|         15|    1|         15|
    |ap_done                              |   9|          2|    1|          2|
    |i1_0_reg_138                         |   9|          2|    6|         12|
    |i_0_reg_127                          |   9|          2|    7|         14|
    |j_V_2_fu_54                          |  15|          3|   32|         96|
    |output_length_histogram1_V_address0  |  33|          6|    6|         36|
    |output_length_histogram1_V_address1  |  21|          4|    6|         24|
    |output_length_histogram1_V_d0        |  21|          4|   32|        128|
    |output_length_histogram1_V_d1        |  15|          3|   32|         96|
    |reg_169                              |   9|          2|   32|         64|
    |reg_174                              |   9|          2|   32|         64|
    |t_V_reg_149                          |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 221|         47|  219|        615|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |i1_0_reg_138                    |   6|   0|    6|          0|
    |i_0_reg_127                     |   7|   0|    7|          0|
    |i_1_reg_337                     |   6|   0|    6|          0|
    |i_reg_306                       |   7|   0|    7|          0|
    |icmp_ln879_reg_350              |   1|   0|    1|          0|
    |j_V_2_fu_54                     |  32|   0|   32|          0|
    |j_V_reg_354                     |  32|   0|   32|          0|
    |output_length_histog_1_reg_332  |   6|   0|    6|          0|
    |output_length_histog_2_reg_342  |   6|   0|    6|          0|
    |output_length_histog_6_reg_368  |   6|   0|    6|          0|
    |output_length_histog_8_reg_374  |   6|   0|    6|          0|
    |reg_169                         |  32|   0|   32|          0|
    |reg_174                         |  32|   0|   32|          0|
    |t_V_reg_149                     |  32|   0|   32|          0|
    |zext_ln11_reg_311               |   7|   0|   64|         57|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 233|   0|  290|         57|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_start                             |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_done                              | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_idle                              | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|ap_ready                             | out |    1| ap_ctrl_hs |        truncate_tree       | return value |
|input_length_histogram_V_address0    | out |    6|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_ce0         | out |    1|  ap_memory |  input_length_histogram_V  |     array    |
|input_length_histogram_V_q0          |  in |   32|  ap_memory |  input_length_histogram_V  |     array    |
|output_length_histogram1_V_address0  | out |    6|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_ce0       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_we0       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_d0        | out |   32|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_q0        |  in |   32|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_address1  | out |    6|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_ce1       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_we1       | out |    1|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_d1        | out |   32|  ap_memory | output_length_histogram1_V |     array    |
|output_length_histogram1_V_q1        |  in |   32|  ap_memory | output_length_histogram1_V |     array    |
+-------------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 8 7 4 
7 --> 8 
8 --> 7 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %i_0, -64" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 17 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader158.preheader, label %2" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %i_0 to i64" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 21 'zext' 'zext_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%input_length_histogr = getelementptr [64 x i32]* %input_length_histogram_V, i64 0, i64 %zext_ln11" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 22 'getelementptr' 'input_length_histogr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%input_length_histogr_1 = load i32* %input_length_histogr, align 4" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 23 'load' 'input_length_histogr_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_V_2 = alloca i32"   --->   Operation 24 'alloca' 'j_V_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.81ns)   --->   "store i32 27, i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 25 'store' <Predicate = (icmp_ln10)> <Delay = 1.81>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader158" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 26 'br' <Predicate = (icmp_ln10)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str75) nounwind" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%input_length_histogr_1 = load i32* %input_length_histogr, align 4" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 28 'load' 'input_length_histogr_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%output_length_histog = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln11" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 29 'getelementptr' 'output_length_histog' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "store i32 %input_length_histogr_1, i32* %output_length_histog, align 4" [./hls-src/huffman_truncate_tree.cpp:11]   --->   Operation 30 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_truncate_tree.cpp:10]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.82>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_1, %move_nodes_end ], [ -1, %.preheader158.preheader ]"   --->   Operation 32 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp ugt i6 %i1_0, 27" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 33 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 34 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %move_nodes_begin, label %4" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str176) nounwind" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 36 'specloopname' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str176)" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 37 'specregionbegin' 'tmp' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %i1_0 to i64" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 38 'zext' 'zext_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%output_length_histog_1 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln19" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 39 'getelementptr' 'output_length_histog_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i1_0, -1" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 40 'add' 'i_1' <Predicate = (icmp_ln16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %i_1 to i64" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 41 'zext' 'zext_ln32' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%output_length_histog_2 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln32" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 42 'getelementptr' 'output_length_histog_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %3" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 43 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_truncate_tree.cpp:52]   --->   Operation 44 'ret' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 45 [2/2] (3.25ns)   --->   "%output_length_histog_3 = load i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 45 'load' 'output_length_histog_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 5.72>
ST_6 : Operation 46 [1/2] (3.25ns)   --->   "%output_length_histog_3 = load i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 46 'load' 'output_length_histog_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %output_length_histog_3, 0" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 47 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %move_nodes_end, label %reorder_begin" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%j_V_2_load = load i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:21]   --->   Operation 49 'load' 'j_V_2_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str277) nounwind" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str277)" [./hls-src/huffman_truncate_tree.cpp:19]   --->   Operation 51 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 3, i32 3, [1 x i8]* @p_str378) nounwind" [./hls-src/huffman_truncate_tree.cpp:20]   --->   Operation 52 'speclooptripcount' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp eq i32 %j_V_2_load, 27" [./hls-src/huffman_truncate_tree.cpp:21]   --->   Operation 53 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln883)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %hls_label_0.preheader, label %reorder_end" [./hls-src/huffman_truncate_tree.cpp:21]   --->   Operation 54 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.76ns)   --->   "br label %hls_label_0" [./hls-src/huffman_truncate_tree.cpp:23]   --->   Operation 55 'br' <Predicate = (!icmp_ln883 & icmp_ln879)> <Delay = 1.76>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str176, i32 %tmp)" [./hls-src/huffman_truncate_tree.cpp:39]   --->   Operation 56 'specregionend' 'empty_7' <Predicate = (icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader158" [./hls-src/huffman_truncate_tree.cpp:16]   --->   Operation 57 'br' <Predicate = (icmp_ln883)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.80>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ %j_V, %hls_label_0 ], [ 27, %hls_label_0.preheader ]"   --->   Operation 58 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V, -1" [./hls-src/huffman_truncate_tree.cpp:25]   --->   Operation 59 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %j_V to i64" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 60 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%output_length_histog_4 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 61 'getelementptr' 'output_length_histog_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (3.25ns)   --->   "%output_length_histog_5 = load i32* %output_length_histog_4, align 4" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 62 'load' 'output_length_histog_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 5.72>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str479)" [./hls-src/huffman_truncate_tree.cpp:23]   --->   Operation 63 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str378) nounwind" [./hls-src/huffman_truncate_tree.cpp:24]   --->   Operation 64 'speclooptripcount' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str479, i32 %tmp_2)" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 65 'specregionend' 'empty' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 66 [1/2] (3.25ns)   --->   "%output_length_histog_5 = load i32* %output_length_histog_4, align 4" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 66 'load' 'output_length_histog_5' <Predicate = (icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln879_1 = icmp eq i32 %output_length_histog_5, 0" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 67 'icmp' 'icmp_ln879_1' <Predicate = (icmp_ln879)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %hls_label_0, label %reorder_end.loopexit" [./hls-src/huffman_truncate_tree.cpp:26]   --->   Operation 68 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.81ns)   --->   "store i32 %j_V, i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:25]   --->   Operation 69 'store' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.81>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br label %reorder_end"   --->   Operation 70 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.80>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%t_V_1 = load i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:37]   --->   Operation 71 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i32 %t_V_1 to i64" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 72 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%output_length_histog_6 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln544_1" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 73 'getelementptr' 'output_length_histog_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (3.25ns)   --->   "%output_length_histog_7 = load i32* %output_length_histog_6, align 4" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 74 'load' 'output_length_histog_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %t_V_1 to i33" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 75 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (2.55ns)   --->   "%ret_V = add i33 %zext_ln215, 1" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 76 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i33 %ret_V to i64" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 77 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%output_length_histog_8 = getelementptr [64 x i32]* %output_length_histogram1_V, i64 0, i64 %zext_ln544_2" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 78 'getelementptr' 'output_length_histog_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (3.25ns)   --->   "%output_length_histog_9 = load i32* %output_length_histog_8, align 4" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 79 'load' 'output_length_histog_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 80 [1/1] (2.55ns)   --->   "%j_V_3 = add i32 %t_V_1, 1" [./hls-src/huffman_truncate_tree.cpp:37]   --->   Operation 80 'add' 'j_V_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (1.81ns)   --->   "store i32 %j_V_3, i32* %j_V_2" [./hls-src/huffman_truncate_tree.cpp:38]   --->   Operation 81 'store' <Predicate = true> <Delay = 1.81>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 82 [1/2] (3.25ns)   --->   "%output_length_histog_7 = load i32* %output_length_histog_6, align 4" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 82 'load' 'output_length_histog_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 83 [1/2] (3.25ns)   --->   "%output_length_histog_9 = load i32* %output_length_histog_8, align 4" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 83 'load' 'output_length_histog_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 9> <Delay = 5.80>
ST_11 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln701 = add i32 %output_length_histog_7, -1" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 84 'add' 'add_ln701' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (3.25ns)   --->   "store i32 %add_ln701, i32* %output_length_histog_6, align 4" [./hls-src/huffman_truncate_tree.cpp:30]   --->   Operation 85 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 %output_length_histog_9, 2" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 86 'add' 'add_ln700' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %add_ln700, i32* %output_length_histog_8, align 4" [./hls-src/huffman_truncate_tree.cpp:31]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 10> <Delay = 3.25>
ST_12 : Operation 88 [2/2] (3.25ns)   --->   "%output_length_histog_10 = load i32* %output_length_histog_2, align 4" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 88 'load' 'output_length_histog_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 89 [2/2] (3.25ns)   --->   "%output_length_histog_11 = load i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:33]   --->   Operation 89 'load' 'output_length_histog_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 90 [1/2] (3.25ns)   --->   "%output_length_histog_10 = load i32* %output_length_histog_2, align 4" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 90 'load' 'output_length_histog_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 91 [1/2] (3.25ns)   --->   "%output_length_histog_11 = load i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:33]   --->   Operation 91 'load' 'output_length_histog_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 12> <Delay = 5.80>
ST_14 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln700_1 = add i32 %output_length_histog_10, 1" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 92 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %add_ln700_1, i32* %output_length_histog_2, align 4" [./hls-src/huffman_truncate_tree.cpp:32]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln701_1 = add i32 %output_length_histog_11, -2" [./hls-src/huffman_truncate_tree.cpp:33]   --->   Operation 94 'add' 'add_ln701_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (3.25ns)   --->   "store i32 %add_ln701_1, i32* %output_length_histog_1, align 4" [./hls-src/huffman_truncate_tree.cpp:33]   --->   Operation 95 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str277, i32 %tmp_1)" [./hls-src/huffman_truncate_tree.cpp:38]   --->   Operation 96 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "br label %3" [./hls-src/huffman_truncate_tree.cpp:38]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_length_histogram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_length_histogram1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10                 (br               ) [ 011100000000000]
i_0                     (phi              ) [ 001000000000000]
icmp_ln10               (icmp             ) [ 001100000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000]
i                       (add              ) [ 011100000000000]
br_ln10                 (br               ) [ 000000000000000]
zext_ln11               (zext             ) [ 000100000000000]
input_length_histogr    (getelementptr    ) [ 000100000000000]
j_V_2                   (alloca           ) [ 001111111111111]
store_ln16              (store            ) [ 000000000000000]
br_ln16                 (br               ) [ 001111111111111]
specloopname_ln10       (specloopname     ) [ 000000000000000]
input_length_histogr_1  (load             ) [ 000000000000000]
output_length_histog    (getelementptr    ) [ 000000000000000]
store_ln11              (store            ) [ 000000000000000]
br_ln10                 (br               ) [ 011100000000000]
i1_0                    (phi              ) [ 000010000000000]
icmp_ln16               (icmp             ) [ 000011111111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000]
br_ln16                 (br               ) [ 000000000000000]
specloopname_ln16       (specloopname     ) [ 000000000000000]
tmp                     (specregionbegin  ) [ 000001111111111]
zext_ln19               (zext             ) [ 000000000000000]
output_length_histog_1  (getelementptr    ) [ 000001111111111]
i_1                     (add              ) [ 001011111111111]
zext_ln32               (zext             ) [ 000000000000000]
output_length_histog_2  (getelementptr    ) [ 000001111111111]
br_ln19                 (br               ) [ 000000000000000]
ret_ln52                (ret              ) [ 000000000000000]
output_length_histog_3  (load             ) [ 000000000000000]
icmp_ln883              (icmp             ) [ 000011111111111]
br_ln19                 (br               ) [ 000000000000000]
j_V_2_load              (load             ) [ 000000000000000]
specloopname_ln19       (specloopname     ) [ 000000000000000]
tmp_1                   (specregionbegin  ) [ 000000011111111]
speclooptripcount_ln20  (speclooptripcount) [ 000000000000000]
icmp_ln879              (icmp             ) [ 000011111111111]
br_ln21                 (br               ) [ 000000000000000]
br_ln23                 (br               ) [ 000011111111111]
empty_7                 (specregionend    ) [ 000000000000000]
br_ln16                 (br               ) [ 001011111111111]
t_V                     (phi              ) [ 000000010000000]
j_V                     (add              ) [ 000011111111111]
zext_ln544              (zext             ) [ 000000000000000]
output_length_histog_4  (getelementptr    ) [ 000011101111111]
tmp_2                   (specregionbegin  ) [ 000000000000000]
speclooptripcount_ln24  (speclooptripcount) [ 000000000000000]
empty                   (specregionend    ) [ 000000000000000]
output_length_histog_5  (load             ) [ 000000000000000]
icmp_ln879_1            (icmp             ) [ 000011111111111]
br_ln26                 (br               ) [ 000011111111111]
store_ln25              (store            ) [ 000000000000000]
br_ln0                  (br               ) [ 000000000000000]
t_V_1                   (load             ) [ 000000000000000]
zext_ln544_1            (zext             ) [ 000000000000000]
output_length_histog_6  (getelementptr    ) [ 000000000011000]
zext_ln215              (zext             ) [ 000000000000000]
ret_V                   (add              ) [ 000000000000000]
zext_ln544_2            (zext             ) [ 000000000000000]
output_length_histog_8  (getelementptr    ) [ 000000000011000]
j_V_3                   (add              ) [ 000000000000000]
store_ln38              (store            ) [ 000000000000000]
output_length_histog_7  (load             ) [ 000000000001000]
output_length_histog_9  (load             ) [ 000000000001000]
add_ln701               (add              ) [ 000000000000000]
store_ln30              (store            ) [ 000000000000000]
add_ln700               (add              ) [ 000000000000000]
store_ln31              (store            ) [ 000000000000000]
output_length_histog_10 (load             ) [ 000000000000001]
output_length_histog_11 (load             ) [ 000000000000001]
add_ln700_1             (add              ) [ 000000000000000]
store_ln32              (store            ) [ 000000000000000]
add_ln701_1             (add              ) [ 000000000000000]
store_ln33              (store            ) [ 000000000000000]
empty_6                 (specregionend    ) [ 000000000000000]
br_ln38                 (br               ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_length_histogram_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_length_histogram_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_length_histogram1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_length_histogram1_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str378"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str479"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_V_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V_2/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_length_histogr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_length_histogr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_length_histogr_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="output_length_histog_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="7" slack="1"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="6" slack="0"/>
<pin id="123" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
<pin id="125" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln11/3 output_length_histog_3/5 output_length_histog_5/7 output_length_histog_7/9 output_length_histog_9/9 store_ln30/11 store_ln31/11 output_length_histog_10/12 output_length_histog_11/12 store_ln32/14 store_ln33/14 "/>
</bind>
</comp>

<comp id="85" class="1004" name="output_length_histog_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_1/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_length_histog_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_2/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_length_histog_4_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_4/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="output_length_histog_6_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_6/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_length_histog_8_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="33" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_length_histog_8/9 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i1_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="1"/>
<pin id="140" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i1_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="t_V_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="t_V_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="6" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/6 icmp_ln879_1/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="3"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_2_load/6 t_V_1/9 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_7 output_length_histog_10 "/>
</bind>
</comp>

<comp id="174" class="1005" name="reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_9 output_length_histog_11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln10_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln11_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln16_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln16_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln19_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln32_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln879_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln544_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln25_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="5"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln544_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/9 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln215_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="ret_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln544_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="33" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="j_V_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_3/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln38_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="6"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln701_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln700_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln700_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln701_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701_1/14 "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="311" class="1005" name="zext_ln11_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="316" class="1005" name="input_length_histogr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="1"/>
<pin id="318" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_length_histogr "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_V_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="output_length_histog_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="1"/>
<pin id="334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="output_length_histog_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="8"/>
<pin id="344" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="output_length_histog_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="icmp_ln879_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="354" class="1005" name="j_V_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="360" class="1005" name="output_length_histog_4_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="1"/>
<pin id="362" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_4 "/>
</bind>
</comp>

<comp id="368" class="1005" name="output_length_histog_6_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_6 "/>
</bind>
</comp>

<comp id="374" class="1005" name="output_length_histog_8_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_length_histog_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="65" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="78" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="78" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="78" pin="7"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="78" pin="7"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="78" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="131" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="131" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="131" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="142" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="142" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="216"><net_src comp="142" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="227"><net_src comp="166" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="153" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="247"><net_src comp="166" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="252"><net_src comp="166" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="268"><net_src comp="166" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="169" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="78" pin=4"/></net>

<net id="286"><net_src comp="174" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="293"><net_src comp="169" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="2"/><net_sink comp="78" pin=4"/></net>

<net id="300"><net_src comp="174" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="309"><net_src comp="185" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="314"><net_src comp="191" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="319"><net_src comp="58" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="324"><net_src comp="54" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="335"><net_src comp="85" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="340"><net_src comp="212" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="345"><net_src comp="92" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="353"><net_src comp="223" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="229" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="363"><net_src comp="99" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="371"><net_src comp="107" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="377"><net_src comp="115" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_length_histogram1_V | {3 11 14 }
 - Input state : 
	Port: truncate_tree : input_length_histogram_V | {2 3 }
	Port: truncate_tree : output_length_histogram1_V | {5 6 7 8 9 10 12 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		zext_ln11 : 1
		input_length_histogr : 2
		input_length_histogr_1 : 3
		store_ln16 : 1
	State 3
		store_ln11 : 1
	State 4
		icmp_ln16 : 1
		br_ln16 : 2
		zext_ln19 : 1
		output_length_histog_1 : 2
		i_1 : 1
		zext_ln32 : 2
		output_length_histog_2 : 3
	State 5
	State 6
		icmp_ln883 : 1
		br_ln19 : 2
		icmp_ln879 : 1
		br_ln21 : 2
	State 7
		j_V : 1
		zext_ln544 : 2
		output_length_histog_4 : 3
		output_length_histog_5 : 4
	State 8
		empty : 1
		icmp_ln879_1 : 1
		br_ln26 : 2
	State 9
		zext_ln544_1 : 1
		output_length_histog_6 : 2
		output_length_histog_7 : 3
		zext_ln215 : 1
		ret_V : 2
		zext_ln544_2 : 3
		output_length_histog_8 : 4
		output_length_histog_9 : 5
		j_V_3 : 1
		store_ln38 : 2
	State 10
	State 11
		store_ln30 : 1
		store_ln31 : 1
	State 12
	State 13
	State 14
		store_ln32 : 1
		store_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_185      |    0    |    15   |
|          |      i_1_fu_212     |    0    |    15   |
|          |      j_V_fu_229     |    0    |    39   |
|          |     ret_V_fu_253    |    0    |    39   |
|    add   |     j_V_3_fu_264    |    0    |    39   |
|          |   add_ln701_fu_275  |    0    |    39   |
|          |   add_ln700_fu_282  |    0    |    39   |
|          |  add_ln700_1_fu_289 |    0    |    39   |
|          |  add_ln701_1_fu_296 |    0    |    39   |
|----------|---------------------|---------|---------|
|          |      grp_fu_160     |    0    |    18   |
|   icmp   |   icmp_ln10_fu_179  |    0    |    11   |
|          |   icmp_ln16_fu_201  |    0    |    11   |
|          |  icmp_ln879_fu_223  |    0    |    18   |
|----------|---------------------|---------|---------|
|          |   zext_ln11_fu_191  |    0    |    0    |
|          |   zext_ln19_fu_207  |    0    |    0    |
|          |   zext_ln32_fu_218  |    0    |    0    |
|   zext   |  zext_ln544_fu_235  |    0    |    0    |
|          | zext_ln544_1_fu_244 |    0    |    0    |
|          |  zext_ln215_fu_249  |    0    |    0    |
|          | zext_ln544_2_fu_259 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   361   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         i1_0_reg_138         |    6   |
|          i_0_reg_127         |    7   |
|          i_1_reg_337         |    6   |
|           i_reg_306          |    7   |
|      icmp_ln879_reg_350      |    1   |
| input_length_histogr_reg_316 |    6   |
|         j_V_2_reg_321        |   32   |
|          j_V_reg_354         |   32   |
|output_length_histog_1_reg_332|    6   |
|output_length_histog_2_reg_342|    6   |
|output_length_histog_4_reg_360|    6   |
|output_length_histog_6_reg_368|    6   |
|output_length_histog_8_reg_374|    6   |
|            reg_169           |   32   |
|            reg_174           |   32   |
|          t_V_reg_149         |   32   |
|       zext_ln11_reg_311      |   64   |
+------------------------------+--------+
|             Total            |   287  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_78 |  p0  |   7  |   6  |   42   ||    38   |
| grp_access_fu_78 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_78 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_78 |  p4  |   2  |   6  |   12   ||    9    |
|      reg_169     |  p0  |   2  |  32  |   64   ||    9    |
|      reg_174     |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   290  || 12.7279 ||   110   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   361  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   110  |
|  Register |    -   |   287  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   287  |   471  |
+-----------+--------+--------+--------+
