0.6
2019.1
May 24 2019
15:06:07
C:/Users/austi/project_3_ld1416/project_3_ld1416.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sim_1/new/tb_dl1416.v,1574564455,verilog,,,,tb_dl1416,,,,,,,,
C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sources_1/new/cursor_osc.v,1574560297,verilog,,C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sources_1/new/dl1416.v,,cursor_osc,,,,,,,,
C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sources_1/new/dl1416.v,1574562319,verilog,,C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sources_1/new/ram_dl1416.v,,dl1416,,,,,,,,
C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sources_1/new/ram_dl1416.v,1574563449,verilog,,C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sources_1/new/rom_dl1416.v,,ram_dl1416,,,,,,,,
C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sources_1/new/rom_dl1416.v,1574556508,verilog,,C:/Users/austi/project_3_ld1416/project_3_ld1416.srcs/sim_1/new/tb_dl1416.v,,rom_dl1416,,,,,,,,
