
*** Running vivado
    with args -log base_pmoda_rpi_o_sel_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_pmoda_rpi_o_sel_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_pmoda_rpi_o_sel_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/Audio_Stream_Adau1761/Audio_Stream_Adau1761/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.3_released/installs/lin64/Vivado/2018.3/data/ip'.
Command: synth_design -top base_pmoda_rpi_o_sel_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1450.203 ; gain = 78.844 ; free physical = 21899 ; free virtual = 32731
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_pmoda_rpi_o_sel_0' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/synth/base_pmoda_rpi_o_sel_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mux_vector' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8ae7/mux_vector.v:5]
	Parameter C_SIZE bound to: 8 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_vector' (1#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8ae7/mux_vector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'base_pmoda_rpi_o_sel_0' (2#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/synth/base_pmoda_rpi_o_sel_0.v:58]
WARNING: [Synth 8-3331] design mux_vector has unconnected port c[7]
WARNING: [Synth 8-3331] design mux_vector has unconnected port c[6]
WARNING: [Synth 8-3331] design mux_vector has unconnected port c[5]
WARNING: [Synth 8-3331] design mux_vector has unconnected port c[4]
WARNING: [Synth 8-3331] design mux_vector has unconnected port c[3]
WARNING: [Synth 8-3331] design mux_vector has unconnected port c[2]
WARNING: [Synth 8-3331] design mux_vector has unconnected port c[1]
WARNING: [Synth 8-3331] design mux_vector has unconnected port c[0]
WARNING: [Synth 8-3331] design mux_vector has unconnected port d[7]
WARNING: [Synth 8-3331] design mux_vector has unconnected port d[6]
WARNING: [Synth 8-3331] design mux_vector has unconnected port d[5]
WARNING: [Synth 8-3331] design mux_vector has unconnected port d[4]
WARNING: [Synth 8-3331] design mux_vector has unconnected port d[3]
WARNING: [Synth 8-3331] design mux_vector has unconnected port d[2]
WARNING: [Synth 8-3331] design mux_vector has unconnected port d[1]
WARNING: [Synth 8-3331] design mux_vector has unconnected port d[0]
WARNING: [Synth 8-3331] design mux_vector has unconnected port e[7]
WARNING: [Synth 8-3331] design mux_vector has unconnected port e[6]
WARNING: [Synth 8-3331] design mux_vector has unconnected port e[5]
WARNING: [Synth 8-3331] design mux_vector has unconnected port e[4]
WARNING: [Synth 8-3331] design mux_vector has unconnected port e[3]
WARNING: [Synth 8-3331] design mux_vector has unconnected port e[2]
WARNING: [Synth 8-3331] design mux_vector has unconnected port e[1]
WARNING: [Synth 8-3331] design mux_vector has unconnected port e[0]
WARNING: [Synth 8-3331] design mux_vector has unconnected port f[7]
WARNING: [Synth 8-3331] design mux_vector has unconnected port f[6]
WARNING: [Synth 8-3331] design mux_vector has unconnected port f[5]
WARNING: [Synth 8-3331] design mux_vector has unconnected port f[4]
WARNING: [Synth 8-3331] design mux_vector has unconnected port f[3]
WARNING: [Synth 8-3331] design mux_vector has unconnected port f[2]
WARNING: [Synth 8-3331] design mux_vector has unconnected port f[1]
WARNING: [Synth 8-3331] design mux_vector has unconnected port f[0]
WARNING: [Synth 8-3331] design mux_vector has unconnected port g[7]
WARNING: [Synth 8-3331] design mux_vector has unconnected port g[6]
WARNING: [Synth 8-3331] design mux_vector has unconnected port g[5]
WARNING: [Synth 8-3331] design mux_vector has unconnected port g[4]
WARNING: [Synth 8-3331] design mux_vector has unconnected port g[3]
WARNING: [Synth 8-3331] design mux_vector has unconnected port g[2]
WARNING: [Synth 8-3331] design mux_vector has unconnected port g[1]
WARNING: [Synth 8-3331] design mux_vector has unconnected port g[0]
WARNING: [Synth 8-3331] design mux_vector has unconnected port h[7]
WARNING: [Synth 8-3331] design mux_vector has unconnected port h[6]
WARNING: [Synth 8-3331] design mux_vector has unconnected port h[5]
WARNING: [Synth 8-3331] design mux_vector has unconnected port h[4]
WARNING: [Synth 8-3331] design mux_vector has unconnected port h[3]
WARNING: [Synth 8-3331] design mux_vector has unconnected port h[2]
WARNING: [Synth 8-3331] design mux_vector has unconnected port h[1]
WARNING: [Synth 8-3331] design mux_vector has unconnected port h[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1496.969 ; gain = 125.609 ; free physical = 22621 ; free virtual = 33447
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1496.969 ; gain = 125.609 ; free physical = 22579 ; free virtual = 33406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1496.969 ; gain = 125.609 ; free physical = 22579 ; free virtual = 33406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.719 ; gain = 0.000 ; free physical = 22799 ; free virtual = 33621
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.723 ; gain = 0.000 ; free physical = 22797 ; free virtual = 33620
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1834.719 ; gain = 1.000 ; free physical = 22772 ; free virtual = 33594
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1834.719 ; gain = 463.359 ; free physical = 22589 ; free virtual = 33411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1834.719 ; gain = 463.359 ; free physical = 22589 ; free virtual = 33411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1834.719 ; gain = 463.359 ; free physical = 22588 ; free virtual = 33411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1834.719 ; gain = 463.359 ; free physical = 22561 ; free virtual = 33384
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_vector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1834.719 ; gain = 463.359 ; free physical = 22526 ; free virtual = 33350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1867.715 ; gain = 496.355 ; free physical = 22262 ; free virtual = 33086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1867.715 ; gain = 496.355 ; free physical = 22262 ; free virtual = 33086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.723 ; gain = 505.363 ; free physical = 22260 ; free virtual = 33085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.727 ; gain = 505.367 ; free physical = 22246 ; free virtual = 33075
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.727 ; gain = 505.367 ; free physical = 22246 ; free virtual = 33075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.727 ; gain = 505.367 ; free physical = 22244 ; free virtual = 33074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.727 ; gain = 505.367 ; free physical = 22244 ; free virtual = 33074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.727 ; gain = 505.367 ; free physical = 22244 ; free virtual = 33074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.727 ; gain = 505.367 ; free physical = 22244 ; free virtual = 33074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |     8|
|2     |  inst   |mux_vector |     8|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.727 ; gain = 505.367 ; free physical = 22244 ; free virtual = 33074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1876.727 ; gain = 167.617 ; free physical = 22297 ; free virtual = 33131
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1876.730 ; gain = 505.367 ; free physical = 22296 ; free virtual = 33131
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.738 ; gain = 0.000 ; free physical = 22246 ; free virtual = 33072
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1914.738 ; gain = 543.527 ; free physical = 22299 ; free virtual = 33125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.738 ; gain = 0.000 ; free physical = 22298 ; free virtual = 33124
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_pmoda_rpi_o_sel_0_synth_1/base_pmoda_rpi_o_sel_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_pmoda_rpi_o_sel_0, cache-ID = 0a5f953c145b80a5
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.762 ; gain = 0.000 ; free physical = 22284 ; free virtual = 33111
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_pmoda_rpi_o_sel_0_synth_1/base_pmoda_rpi_o_sel_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_pmoda_rpi_o_sel_0_utilization_synth.rpt -pb base_pmoda_rpi_o_sel_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 10:59:06 2019...
