
---------- Begin Simulation Statistics ----------
final_tick                               391979416000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232129                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728956                       # Number of bytes of host memory used
host_op_rate                                   232137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   430.80                       # Real time elapsed on the host
host_tick_rate                              909896965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003636                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391979                       # Number of seconds simulated
sim_ticks                                391979416000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.564314                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596903                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599515                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599683                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                163                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             363                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              200                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601675                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     569                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          112                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003636                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.919794                       # CPI: cycles per instruction
system.cpu.discardedOps                          2600                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49410791                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36900782                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094332                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       269941928                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.255115                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        391979416                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006952     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900881     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095694     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003636                       # Class of committed instruction
system.cpu.tickCycles                       122037488                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2844827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5821433                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          751                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           66                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2969846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5948657                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            993                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                990                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2844635                       # Transaction distribution
system.membus.trans_dist::CleanEvict              126                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2975682                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2975682                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           990                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8798105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8798105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186281824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186281824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2976672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2976672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2976672                       # Request fanout histogram
system.membus.respLayer1.occupancy         9719802750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11510703000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5813603                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2976409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2976408                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           774                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1629                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8925920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8927468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190304160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190328928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2845754                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91028320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5824566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000311                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018262                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5822821     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1679      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     66      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5824566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8917625000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5956077996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1548999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2122                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2134                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                2122                       # number of overall hits
system.l2.overall_hits::total                    2134                       # number of overall hits
system.l2.demand_misses::.cpu.inst                762                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975916                       # number of demand (read+write) misses
system.l2.demand_misses::total                2976678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               762                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975916                       # number of overall misses
system.l2.overall_misses::total               2976678                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 288843120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     288916839000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73719000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 288843120000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    288916839000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2978038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2978812                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2978038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2978812                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984496                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999287                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999284                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984496                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999287                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999284                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96744.094488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97060.239604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97060.158674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96744.094488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97060.239604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97060.158674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2844635                       # number of writebacks
system.l2.writebacks::total                   2844635                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2976673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2976673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58422000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 229324563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229382985000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58422000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 229324563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229382985000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.983204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.983204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999282                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76770.039422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77060.263543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77060.189346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76770.039422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77060.263543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77060.189346                       # average overall mshr miss latency
system.l2.replacements                        2845754                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2968968                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2968968                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2968968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2968968                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   726                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2975683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2975683                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 288818290000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  288818290000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2976409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2976409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97059.495249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97059.495249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2975683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2975683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 229304650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 229304650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77059.501970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77059.501970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          762                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              762                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73719000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73719000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96744.094488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96744.094488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58422000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58422000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.983204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76770.039422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76770.039422                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24830000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24830000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.143033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106566.523605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106566.523605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          229                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          229                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19913000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19913000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86956.331878                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86956.331878                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 128230.690164                       # Cycle average of tags in use
system.l2.tags.total_refs                     5947900                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2976826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998068                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.018387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.750110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     128199.921668                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978323                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        68298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        55186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8924732                       # Number of tag accesses
system.l2.tags.data_accesses                  8924732                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95229152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95253504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91028320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91028320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2975911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2976672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2844635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2844635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             62126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         242944267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             243006393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        62126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            62126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232227296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232227296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232227296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            62126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        242944267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            475233689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.028763686500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        88759                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        88759                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8808607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1334147                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2976672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2844635                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2976672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2844635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1422255                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            186147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            185912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            185964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            185998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            186139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            186119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            186131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           185894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           185963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           185889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           185896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           185950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88836                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20970194250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14883360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             76782794250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7044.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25794.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2736045                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1321695                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2976672                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2844635                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2976520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  88762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  88759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  88759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       341283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    824.937334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   703.733634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.318574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14584      4.27%      4.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17064      5.00%      9.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16480      4.83%     14.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15740      4.61%     18.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15026      4.40%     23.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16602      4.86%     27.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16311      4.78%     32.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16095      4.72%     37.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       213381     62.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       341283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.536306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.054038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    427.196167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        88757    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88759                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.024876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.023458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.221612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87651     98.75%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.01%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1094      1.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88759                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              190507008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91030528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95253504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91028320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       486.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    243.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391979342000                       # Total gap between requests
system.mem_ctrls.avgGap                      67335.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95229152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     45515264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 62125.711213366361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 242944267.257135748863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116116464.646194577217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2975911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2844635                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19384250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  76763410000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9260636204000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25472.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25794.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3255474.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1216606020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            646637640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10624798380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711341700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30942206880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      90543503640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      74272934880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       211958029140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.737652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 190860633500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13088920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 188029862500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1220161740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            648531345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10628639700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713335740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30942206880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      90580761690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      74241559680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       211975196775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.781450                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 190773267750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13088920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 188117228250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    391979416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9530440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9530440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9530440                       # number of overall hits
system.cpu.icache.overall_hits::total         9530440                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          774                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            774                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          774                       # number of overall misses
system.cpu.icache.overall_misses::total           774                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     77867000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77867000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     77867000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77867000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9531214                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9531214                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9531214                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9531214                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000081                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000081                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100603.359173                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100603.359173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100603.359173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100603.359173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          774                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          774                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76319000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76319000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98603.359173                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98603.359173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98603.359173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98603.359173                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9530440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9530440                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          774                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           774                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     77867000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77867000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9531214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9531214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100603.359173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100603.359173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76319000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76319000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98603.359173                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98603.359173                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           773.891648                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9531214                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12314.229974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   773.891648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.094469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.094469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          774                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.094482                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9531988                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9531988                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     42852269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42852269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42852298                       # number of overall hits
system.cpu.dcache.overall_hits::total        42852298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5954383                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5954383                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5954406                       # number of overall misses
system.cpu.dcache.overall_misses::total       5954406                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 573036085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 573036085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 573036085000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 573036085000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806652                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806704                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806704                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 96237.693309                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96237.693309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 96237.321573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96237.321573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2968968                       # number of writebacks
system.cpu.dcache.writebacks::total           2968968                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2976369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2976369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2976369                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2976369                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2978014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2978014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2978037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2978037                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 297871131000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 297871131000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 297873866000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 297873866000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061017                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100023.415269                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100023.415269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100023.561158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100023.561158                       # average overall mshr miss latency
system.cpu.dcache.replacements                2969845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35709423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35709423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     88282000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     88282000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54765.508685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54765.508685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     84412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     84412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52593.146417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52593.146417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7142846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7142846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5952771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5952771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 572947803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 572947803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96248.923905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96248.923905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2976362                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2976362                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2976409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2976409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 297786719000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 297786719000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227283                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227283                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100048.991587                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100048.991587                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.442308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.442308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2735000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2735000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.442308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.442308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 118913.043478                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 118913.043478                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8178.829924                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45830362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2978037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.389454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8178.829924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         6829                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          604                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51784769                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51784769                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 391979416000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
