<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="falcon.xml" />
<import file="nv50_defs.xml" />
<import file="graph/nvc0_pgraph/hw_blk.xml" />

<group name="nvc0_ctxctl">
	<use-group name="falcon_base"/>
	<reg32 offset="0x400" name="SIGNAL">
		<bitfield pos="0" name="ZERO"/>
		<bitfield pos="1" name="PIBUS_INTR"/>
		<bitfield pos="2" name="STRAND_BUSY"/>
		<bitfield pos="3" name="UNK3_RED_SWITCH"/>
		<bitfield pos="4" name="IB_UNK40"/>
		<bitfield pos="5" name="MMCTX_DONE"/>
		<bitfield pos="6" name="MMIO_RD_DONE"/>
		<bitfield pos="7" name="MMIO_WRS_DONE"/>
		<bitfield pos="8" name="BAR_0">
			<doc>When BAR has all bits from BAR_REQMASK[0]&amp;BAR_REQMASK[1] set.</doc>
		</bitfield>
		<bitfield pos="9" name="BAR_1"/>
		<bitfield pos="10" name="UNK10_PCOUNTER"/>
		<bitfield pos="11" name="CC_WATCHDOG"/>
		<bitfield pos="12" name="UNK12_MEMIF"/>
		<bitfield pos="13" name="UNK13_MEMIF"/>
		<bitfield pos="14" name="UNK14_MEMIF"/>
	</reg32>
	<enum name="nvc0_ctxctl_isrc" inline="yes">
		<!-- ENGINE_STATUS on HUB, ??? on GPC -->
		<value value="0x00" name="HUB_CHSW_PENDING"/>
		<value value="0x01" name="HUB_CHAN_VALID"/>
		<value value="0x02" name="GPC_UNK2"/>
		<value value="0x03" name="HUB_CHSW_PULSE"/>
		<value value="0x04" name="HUB_UNK4"/>
		<value value="0x07" name="DAEMON2CTXCTL_REQ"/>
		<value value="0x08" name="DAEMON2CTXCTL_ACK"/>
		<value value="0x09" name="CTXCTL2DAEMON_REQ"/>
		<value value="0x0a" name="CTXCTL2DAEMON_ACK"/>
		<value value="0x0b" name="HUB_FIRMWARE_MTHD"/>
		<value value="0x0c" name="HUB_ILLEGAL_MTHD"/>
		<value value="0x0d" name="HUB_IDLE_BUSY"/>
		<value value="0x0f" name="HUB_PAUSE_BUSY"/>
		<!-- 0x20 + X is SIGNAL bit X -->
		<value value="0x20" name="ZERO"/>
		<value value="0x21" name="PIBUS_INTR"/>
		<value value="0x22" name="STRAND_BUSY"/>
		<value value="0x23" name="UNK3_RED_SWITCH"/>
		<value value="0x24" name="IB_UNK40"/>
		<value value="0x25" name="MMCTX_DONE"/>
		<value value="0x26" name="MMIO_RD_DONE"/>
		<value value="0x27" name="MMIO_WRS_DONE"/>
		<value value="0x28" name="BAR_0"/>
		<value value="0x29" name="BAR_1"/>
		<value value="0x2a" name="UNK10_PCOUNTER"/>
		<value value="0x2b" name="CC_WATCHDOG"/>
		<value value="0x2c" name="UNK12_MEMIF"/>
		<value value="0x2d" name="UNK13_MEMIF"/>
		<value value="0x2e" name="UNK14_MEMIF"/>
	</enum>
	<bitset name="nvc0_ctxctl_iroute" inline="yes">
		<bitfield low="0" high="5" name="SRC0" type="nvc0_ctxctl_isrc"/>
		<bitfield low="8" high="13" name="SRC1" type="nvc0_ctxctl_isrc"/>
		<bitfield pos="16" name="FUN">
			<value value="0" name="OR"/>
			<value value="1" name="AND"/>
		</bitfield>
		<bitfield pos="17" name="NOT"/>
		<bitfield pos="18" name="LEVEL"/>
	</bitset>
	<reg32 offset="0x404" name="INTR_ROUTE" type="nvc0_ctxctl_iroute">
		<doc>Indexed falcon register, in 8 copies. Index i determines the source
		of falcon interrupt i+8.</doc>
	</reg32>
	<!-- BAR_REQMASK and BAR are indexed falcon regs, with valid indices being 0 and 1 -->
	<reg32 offset="0x40c" name="BAR_REQMASK" length="2"/>
	<reg32 offset="0x414" name="BAR"/>
	<reg32 offset="0x418" name="BAR_SET" length="2"/> <!-- not indexed. -->
	<reg32 offset="0x420" name="IDLE_STATUS">
		<bitfield pos="0" name="UC"/>
		<bitfield pos="1" name="USER"/>
		<bitfield pos="2" name="STRAND"/>
		<bitfield pos="3" name="MMIO"/>
	</reg32>
	<reg32 offset="0x424" name="USER_BUSY" type="boolean"/>
	<reg32 offset="0x430" name="CC_WATCHDOG">
		<bitfield low="0" high="29" name="TIME_REMAINING"/>
		<bitfield pos="31" name="ENABLE"/>
	</reg32>

	<reg32 offset="0x500" name="WRCMD_DATA"/>
	<reg32 offset="0x504" name="WRCMD_CMD"/>

	<reg32 offset="0x620" name="NEW_CAPS">
		<bitfield low="0" high="7" name="CODE_SIZE" shr="8"/>
		<bitfield low="8" high="15" name="DATA_SIZE" shr="8"/>
	</reg32>

	<reg32 offset="0x700" name="MMCTX_SAVE_SWBASE" shr="8"/>
	<reg32 offset="0x704" name="MMCTX_LOAD_SWBASE" shr="8"/>
	<reg32 offset="0x710" name="MMCTX_BASE"/>
	<reg32 offset="0x714" name="MMCTX_CTRL">
		<bitfield low="0" high="4" name="QFREE"/>
		<bitfield low="8" high="12" name="QLIMIT"/>
		<bitfield pos="16" name="DIR">
			<value value="0" name="SAVE"/>
			<value value="1" name="LOAD"/>
		</bitfield>
		<!-- what do these two do, exactly? -->
		<bitfield pos="17" name="START_TRIGGER"/>
		<bitfield pos="18" name="STOP_TRIGGER"/>
	</reg32>
	<reg32 offset="0x718" name="MMCTX_MULTI_STRIDE"/>
	<reg32 offset="0x71c" name="MMCTX_MULTI_MASK"/>
	<reg32 offset="0x720" name="MMCTX_QUEUE">
		<bitfield pos="0" name="BASE_EN"/>
		<bitfield pos="1" name="MULTI_EN"/>
		<bitfield low="2" high="25" name="ADDR" shr="2"/>
		<bitfield low="26" high="31" name="CNTM1">
			<brief>count - 1</brief>
		</bitfield>
	</reg32>
	<reg32 offset="0x728" name="MMIO_CTRL">
		<bitfield pos="0" name="UNK0"/>
		<bitfield low="2" high="25" name="ADDR" shr="2"/>
		<bitfield pos="29" name="WRS"/>
		<bitfield pos="30" name="ACCESS">
			<value value="0" name="READ"/>
			<value value="1" name="WRITE"/>
		</bitfield>
		<bitfield pos="31" name="TRIGGER"/>
	</reg32>
	<reg32 offset="0x72c" name="MMIO_RDVAL"/>
	<reg32 offset="0x730" name="MMIO_WRVAL"/>
	<reg32 offset="0x74c" name="MMCTX_LOAD_COUNT"/> <!-- WTF? -->

	<reg32 offset="0x800" name="CC_SCRATCH" length="8"/>
	<reg32 offset="0x820" name="CC_SCRATCH_SET" length="8"/>
	<reg32 offset="0x840" name="CC_SCRATCH_CLEAR" length="8"/>
	<reg32 offset="0x86c" name="UNK86C">
		<bitfield pos="0" name="UNK0"/>
		<bitfield pos="4" name="UNK4"/> <!-- affects trailer signal 0x2b -->
		<bitfield pos="8" name="UNK8"/>
	</reg32>
	<reg32 offset="0x880" name="STRANDS_CNT"/>
	<reg32 offset="0x884" name="STRANDS_CMD_MASK"/> <!-- XXX: 18 bits, but 9 strands? -->

	<reg32 offset="0x904" name="STRAND_UNK4">
		<bitfield low="0" high="27" name="UNK0"/>
		<bitfield pos="31" name="UNK31"/>
	</reg32>
	<reg32 offset="0x908" name="STRAND_SAVE_SWBASE" shr="8"/>
	<reg32 offset="0x90c" name="STRAND_LOAD_SWBASE" shr="8"/>
	<reg32 offset="0x910" name="STRAND_WORDS"/>
	<reg32 offset="0x914" name="STRAND_UNK_MEMIF"/>
	<reg32 offset="0x918" name="STRAND_DATA"/>
	<reg32 offset="0x91c" name="STRAND_SELECT">
		<bitfield low="0" high="13" name="GENE"/>
		<bitfield low="16" high="19" name="UNK16"/>
		<bitfield low="20" high="27" name="UNK20"/>
	</reg32>
	<bitset name="NVC0_STRAND_GENE_INFO">
		<bitfield low="0" high="11" name="CELLS_M1"/>
		<bitfield low="12" high="21" name="CELL_BITS"/>
		<bitfield low="22" high="25" name="FILTER_UNK0"/>
		<bitfield low="26" high="29" name="FILTER_UNK1"/>
		<bitfield pos="31" name="VALID"/>
	</bitset>
	<reg32 offset="0x920" name="STRAND_UNK20">
		<bitfield low="0" high="6" name="UNK0"/>
		<bitfield low="16" high="21" name="UNK16"/>
		<bitfield pos="31" name="UNK31"/>
	</reg32>
	<reg32 offset="0x924" name="STRAND_STATUS">
		<bitfield low="0" high="3" name="LAST_CMD"/>
	</reg32>
	<reg32 offset="0x928" name="STRAND_CMD">
		<value value="1" name="SEEK"/>
		<value value="2" name="GET_INFO"/>
		<value value="3" name="SAVE"/>
		<value value="4" name="LOAD"/>
		<value value="5" name="UNK5"/> <!-- uses 918 -->
		<value value="6" name="READ"/>
		<value value="7" name="WRITE"/>
		<value value="0x8" name="ACTIVATE_ONE"/>
		<value value="0x9" name="DEACTIVATE_ONE"/>
		<value value="0xa" name="ACTIVATE_FILTER"/>
		<value value="0xb" name="DEACTIVATE_FILTER"/>
		<value value="0xc" name="ENABLE"/>
		<value value="0xd" name="DISABLE"/>
	</reg32>
	<reg32 offset="0x930" name="STRAND_UNK30" access="r"/>
	<reg32 offset="0x934" name="STRAND_UNK34" access="r"/>
	<reg32 offset="0x938" name="STRAND_UNK38"/> <!-- 24-bit -->
	<reg32 offset="0x93c" name="STRAND_FILTER"/>

	<reg32 offset="0xa04" name="MEM_BASE" shr="8"/>
	<reg32 offset="0xa0c" name="MEM_CHAN" type="nv50_channel"/>
	<reg32 offset="0xa10" name="MEM_CMD">
		<value value="7" name="LOAD_CHAN"/>
	</reg32>
	<reg32 offset="0xa20" name="MEM_TARGET">
		<bitfield low="0" high="4" name="TARGET">
			<value value="1" name="VM"/>
			<value value="2" name="VRAM"/>
			<value value="3" name="SYSRAM_NOSNOOP"/>
			<value value="4" name="SYSRAM"/>
		</bitfield>
		<bitfield pos="31" name="UNK31"/>
	</reg32>
</group>

<group name="nvc0_hub_ctxctl">
	<use-group name="nvc0_ctxctl"/>
	<reg32 offset="0x604" name="UNITS">
		<bitfield low="0" high="4" name="GPC_COUNT"/>
		<bitfield low="16" high="20" name="ROP_COUNT"/>
	</reg32>
	<reg32 offset="0x614" name="RED_SWITCH">
		<bitfield pos="0" name="PAUSE_MAIN"/>
		<bitfield pos="1" name="PAUSE_GPC"/>
		<bitfield pos="4" name="POWER_MAIN"/>
		<bitfield pos="5" name="POWER_GPC"/>
		<bitfield pos="6" name="POWER_ROP"/>
		<bitfield pos="8" name="ENABLE_MAIN"/>
		<bitfield pos="9" name="ENABLE_GPC"/>
		<bitfield pos="10" name="ENABLE_ROP"/>
	</reg32>

	<stripe offset="0x890" name="HW_BLK">
		<use-group name="nvc0_hw_blk"/>
	</stripe>

	<reg32 offset="0x8b0" name="BLCG1" variants="NVE4-"/>

	<reg32 offset="0xc00" name="ENGINE_STATUS">
		<bitfield pos="0" name="CHSW_PENDING"/>
		<bitfield pos="1" name="CHAN_VALID"/>
		<bitfield pos="3" name="CHSW_PULSE"/>
		<bitfield pos="4" name="UNK4"/>
		<bitfield pos="7" name="DAEMON2CTXCTL_REQ"/>
		<bitfield pos="8" name="DAEMON2CTXCTL_ACK"/>
		<bitfield pos="9" name="CTXCTL2DAEMON_REQ"/>
		<bitfield pos="10" name="CTXCTL2DAEMON_ACK"/>
		<bitfield pos="11" name="FIRMWARE_MTHD"/> <!-- from CTXCTL_DOWN -->
		<bitfield pos="12" name="ILLEGAL_MTHD"/> <!-- from CTXCTL_DOWN -->
		<bitfield pos="13" name="IDLE_BUSY"/>
		<bitfield pos="15" name="PAUSE_BUSY"/>
	</reg32>
	<reg32 offset="0xc08" name="ENGINE_TRIGGER">
		<bitfield pos="0" name="DAEMON2CTXCTL_ACK"/>
		<bitfield pos="1" name="CTXCTL2DAEMON_REQ"/>
		<bitfield pos="2" name="IDLE"/>
		<bitfield pos="3" name="PAUSE"/>
	</reg32>
	<reg32 offset="0xc14" name="INTR_UP_ROUTE" type="nvc0_ctxctl_iroute">
		<doc>Indexed falcon register, in 19 copies. Index i determines the source
		of interrupt i. Source for interrupt 19 is hardwired to 0x2b [WATCHDOG].</doc>
	</reg32>
	<reg32 offset="0xc18" name="INTR_UP_STATUS"/>
	<reg32 offset="0xc1c" name="INTR_UP_SET"/>
	<reg32 offset="0xc20" name="INTR_UP_CLEAR"/>
	<reg32 offset="0xc24" name="INTR_UP_ENABLE"/>
</group>

<group name="nvc0_gpc_ctxctl">
	<use-group name="nvc0_ctxctl"/>
	<reg32 offset="0x608" name="UNITS">
		<bitfield low="0" high="4" name="TPC_COUNT"/>
		<bitfield low="16" high="20" name="UNK_ZCULL_COUNT"/>
	</reg32>
	<reg32 offset="0x614" name="RED_SWITCH">
		<bitfield pos="1" name="PAUSE_GPC"/>
		<bitfield pos="5" name="POWER_GPC"/>
		<bitfield pos="9" name="ENABLE_GPC"/>
		<bitfield pos="11" name="UNK11"/>
	</reg32>
	<reg32 offset="0x618" name="MYINDEX"/>
	<stripe offset="0x890" name="HW_BLK">
		<use-group name="nvc0_hw_blk"/>
	</stripe>
	<reg32 offset="0x8b0" name="BLCG1" variants="NVE4-"/>
	<reg32 offset="0xc80" name="VSTATUS_0" access="r">
		<bitfield low="0" high="2" name="UNK0" type="NV50_VSTATUS"/>
		<bitfield low="3" high="5" name="UNK1" type="NV50_VSTATUS"/>
		<bitfield low="6" high="8" name="UNK2" type="NV50_VSTATUS"/>
		<bitfield low="9" high="11" name="UNK3" type="NV50_VSTATUS"/>
		<bitfield low="12" high="14" name="UNK4" type="NV50_VSTATUS"/>
		<bitfield low="15" high="17" name="UNK5" type="NV50_VSTATUS"/>
		<bitfield low="18" high="20" name="UNK6" type="NV50_VSTATUS"/>
		<bitfield low="21" high="23" name="UNK7" type="NV50_VSTATUS"/>
	</reg32>
	<reg32 offset="0xc84" name="VSTATUS_1" access="r">
		<bitfield low="0" high="2" name="UNK8" type="NV50_VSTATUS"/>
		<bitfield low="3" high="5" name="UNK9" type="NV50_VSTATUS"/>
		<bitfield low="6" high="8" name="UNK10" type="NV50_VSTATUS"/>
		<bitfield low="9" high="11" name="UNK11" type="NV50_VSTATUS"/>
		<bitfield low="12" high="14" name="UNK12" type="NV50_VSTATUS"/>
		<bitfield low="15" high="17" name="UNK13" type="NV50_VSTATUS"/>
		<bitfield low="18" high="20" name="UNK14" type="NV50_VSTATUS"/>
		<bitfield low="21" high="23" name="PCOUNTER" type="NV50_VSTATUS"/>
	</reg32>
	<reg32 offset="0xc88" name="VSTATUS_2" access="r">
		<bitfield low="0" high="2" name="UNK15" type="NV50_VSTATUS"/>
		<bitfield low="3" high="5" name="UNK16" type="NV50_VSTATUS"/>
	</reg32>
	<reg32 offset="0xc8c" name="VSTATUS_3" access="r">
		<bitfield low="0" high="2" name="UNK17" type="NV50_VSTATUS"/>
		<bitfield low="3" high="5" name="UNK18" type="NV50_VSTATUS"/>
		<bitfield low="6" high="8" name="UNK19" type="NV50_VSTATUS"/>
		<bitfield low="9" high="11" name="UNK20" type="NV50_VSTATUS"/>
	</reg32>
	<reg32 offset="0xc90" name="TRAP">
		<bitfield pos="0" name="PROP"/>
		<bitfield pos="1" name="ZCULL"/>
		<bitfield pos="2" name="CCACHE"/>
		<bitfield pos="3" name="ESETUP"/>
		<bitfield low="4" high="5" name="PPC"/>
		<bitfield low="16" high="23" name="TPC"/>
	</reg32>
	<reg32 offset="0xc94" name="TRAP_EN">
		<bitfield pos="0" name="PROP"/>
		<bitfield pos="1" name="ZCULL"/>
		<bitfield pos="2" name="CCACHE"/>
		<bitfield pos="3" name="ESETUP"/>
		<bitfield low="4" high="5" name="PPC"/>
		<bitfield low="16" high="23" name="TPC"/>
	</reg32>
</group>

</database>
