------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Detailed RTL Component Info :
-----Module Name :
                    ddr3_rw_top

-----ROMs :
            1K Bit    (128 x 9 bit)          ROMs := 1
            4K Bit    (128 x 32 bit)          ROMs := 1

Distributed RAM and Block RAM: Final Mapping Report
|-----------------------------------------------------------------------------------------|------------------------|-------------------|---------|
| DPRAM Inst Name                                                                         | Size (Depth x Width)   | Primitives        | Count   |
|-----------------------------------------------------------------------------------------|------------------------|-------------------|---------|
| u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1   | 128 x 9                |                   |         |
|                                                                                         | 128 x 1                | GTP_ROM128X1      | 9       |
|-----------------------------------------------------------------------------------------|------------------------|-------------------|---------|
| u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2   | 128 x 32               |                   |         |
|                                                                                         | 128 x 1                | GTP_ROM128X1      | 32      |
|-----------------------------------------------------------------------------------------|------------------------|-------------------|---------|

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

