//Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
//Date        : Mon Oct 14 19:19:31 2019
//Host        : DESKTOP-D8R5IF3 running 64-bit major release  (build 9200)
//Command     : generate_target system_wrapper.bd
//Design      : system_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module system_wrapper
   (
    sys_clk,sys_rst,ad_tdata,ad_clk,da_data,da_clk,uart_tx,
    AXI_GPIO_KEY_tri_io,
    DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb);
    inout sys_clk;inout sys_rst;inout [7:0]ad_tdata;output ad_clk;output [7:0]da_data;output da_clk;output uart_tx;
  inout [0:0]AXI_GPIO_KEY_tri_io;
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;

  wire sys_clk;wire sys_rst;wire [7:0]ad_tdata;wire ad_clk;wire [7:0]da_data;wire da_clk;wire uart_tx;
  wire [0:0]AXI_GPIO_KEY_tri_i_0;
  wire [0:0]AXI_GPIO_KEY_tri_io_0;
  wire [0:0]AXI_GPIO_KEY_tri_o_0;
  wire [0:0]AXI_GPIO_KEY_tri_t_0;
  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;

receiver receiver(
.sys_clk(sys_clk),
.sys_rst(sys_rst),
.ad_tdata(ad_tdata),
.ad_clk(ad_clk),
.da_data(da_data),
.da_clk(da_clk),
.uart_tx(uart_tx)
);
  IOBUF AXI_GPIO_KEY_tri_iobuf_0
       (.I(AXI_GPIO_KEY_tri_o_0),
        .IO(AXI_GPIO_KEY_tri_io[0]),
        .O(AXI_GPIO_KEY_tri_i_0),
        .T(AXI_GPIO_KEY_tri_t_0));
  system system_i
       (.AXI_GPIO_KEY_tri_i(AXI_GPIO_KEY_tri_i_0),
        .AXI_GPIO_KEY_tri_o(AXI_GPIO_KEY_tri_o_0),
        .AXI_GPIO_KEY_tri_t(AXI_GPIO_KEY_tri_t_0),
        .DDR_addr(DDR_addr),
        .DDR_ba(DDR_ba),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm),
        .DDR_dq(DDR_dq),
        .DDR_dqs_n(DDR_dqs_n),
        .DDR_dqs_p(DDR_dqs_p),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb));
endmodule