#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28e6930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28e6ac0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28d92d0 .functor NOT 1, L_0x29363b0, C4<0>, C4<0>, C4<0>;
L_0x2936190 .functor XOR 2, L_0x2936030, L_0x29360f0, C4<00>, C4<00>;
L_0x29362a0 .functor XOR 2, L_0x2936190, L_0x2936200, C4<00>, C4<00>;
v0x2931570_0 .net *"_ivl_10", 1 0, L_0x2936200;  1 drivers
v0x2931670_0 .net *"_ivl_12", 1 0, L_0x29362a0;  1 drivers
v0x2931750_0 .net *"_ivl_2", 1 0, L_0x2934930;  1 drivers
v0x2931810_0 .net *"_ivl_4", 1 0, L_0x2936030;  1 drivers
v0x29318f0_0 .net *"_ivl_6", 1 0, L_0x29360f0;  1 drivers
v0x2931a20_0 .net *"_ivl_8", 1 0, L_0x2936190;  1 drivers
v0x2931b00_0 .net "a", 0 0, v0x292e240_0;  1 drivers
v0x2931ba0_0 .net "b", 0 0, v0x292e2e0_0;  1 drivers
v0x2931c40_0 .net "c", 0 0, v0x292e380_0;  1 drivers
v0x2931ce0_0 .var "clk", 0 0;
v0x2931d80_0 .net "d", 0 0, v0x292e4c0_0;  1 drivers
v0x2931e20_0 .net "out_pos_dut", 0 0, L_0x2935d80;  1 drivers
v0x2931ec0_0 .net "out_pos_ref", 0 0, L_0x29333f0;  1 drivers
v0x2931f60_0 .net "out_sop_dut", 0 0, L_0x2934760;  1 drivers
v0x2932000_0 .net "out_sop_ref", 0 0, L_0x29089f0;  1 drivers
v0x29320a0_0 .var/2u "stats1", 223 0;
v0x2932140_0 .var/2u "strobe", 0 0;
v0x29321e0_0 .net "tb_match", 0 0, L_0x29363b0;  1 drivers
v0x29322b0_0 .net "tb_mismatch", 0 0, L_0x28d92d0;  1 drivers
v0x2932350_0 .net "wavedrom_enable", 0 0, v0x292e790_0;  1 drivers
v0x2932420_0 .net "wavedrom_title", 511 0, v0x292e830_0;  1 drivers
L_0x2934930 .concat [ 1 1 0 0], L_0x29333f0, L_0x29089f0;
L_0x2936030 .concat [ 1 1 0 0], L_0x29333f0, L_0x29089f0;
L_0x29360f0 .concat [ 1 1 0 0], L_0x2935d80, L_0x2934760;
L_0x2936200 .concat [ 1 1 0 0], L_0x29333f0, L_0x29089f0;
L_0x29363b0 .cmp/eeq 2, L_0x2934930, L_0x29362a0;
S_0x28e6c50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28e6ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28d96b0 .functor AND 1, v0x292e380_0, v0x292e4c0_0, C4<1>, C4<1>;
L_0x28d9a90 .functor NOT 1, v0x292e240_0, C4<0>, C4<0>, C4<0>;
L_0x28d9e70 .functor NOT 1, v0x292e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x28da0f0 .functor AND 1, L_0x28d9a90, L_0x28d9e70, C4<1>, C4<1>;
L_0x28f14c0 .functor AND 1, L_0x28da0f0, v0x292e380_0, C4<1>, C4<1>;
L_0x29089f0 .functor OR 1, L_0x28d96b0, L_0x28f14c0, C4<0>, C4<0>;
L_0x2932870 .functor NOT 1, v0x292e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x29328e0 .functor OR 1, L_0x2932870, v0x292e4c0_0, C4<0>, C4<0>;
L_0x29329f0 .functor AND 1, v0x292e380_0, L_0x29328e0, C4<1>, C4<1>;
L_0x2932ab0 .functor NOT 1, v0x292e240_0, C4<0>, C4<0>, C4<0>;
L_0x2932b80 .functor OR 1, L_0x2932ab0, v0x292e2e0_0, C4<0>, C4<0>;
L_0x2932bf0 .functor AND 1, L_0x29329f0, L_0x2932b80, C4<1>, C4<1>;
L_0x2932d70 .functor NOT 1, v0x292e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x2932de0 .functor OR 1, L_0x2932d70, v0x292e4c0_0, C4<0>, C4<0>;
L_0x2932d00 .functor AND 1, v0x292e380_0, L_0x2932de0, C4<1>, C4<1>;
L_0x2932f70 .functor NOT 1, v0x292e240_0, C4<0>, C4<0>, C4<0>;
L_0x2933070 .functor OR 1, L_0x2932f70, v0x292e4c0_0, C4<0>, C4<0>;
L_0x2933130 .functor AND 1, L_0x2932d00, L_0x2933070, C4<1>, C4<1>;
L_0x29332e0 .functor XNOR 1, L_0x2932bf0, L_0x2933130, C4<0>, C4<0>;
v0x28d8c00_0 .net *"_ivl_0", 0 0, L_0x28d96b0;  1 drivers
v0x28d9000_0 .net *"_ivl_12", 0 0, L_0x2932870;  1 drivers
v0x28d93e0_0 .net *"_ivl_14", 0 0, L_0x29328e0;  1 drivers
v0x28d97c0_0 .net *"_ivl_16", 0 0, L_0x29329f0;  1 drivers
v0x28d9ba0_0 .net *"_ivl_18", 0 0, L_0x2932ab0;  1 drivers
v0x28d9f80_0 .net *"_ivl_2", 0 0, L_0x28d9a90;  1 drivers
v0x28da200_0 .net *"_ivl_20", 0 0, L_0x2932b80;  1 drivers
v0x292c7b0_0 .net *"_ivl_24", 0 0, L_0x2932d70;  1 drivers
v0x292c890_0 .net *"_ivl_26", 0 0, L_0x2932de0;  1 drivers
v0x292c970_0 .net *"_ivl_28", 0 0, L_0x2932d00;  1 drivers
v0x292ca50_0 .net *"_ivl_30", 0 0, L_0x2932f70;  1 drivers
v0x292cb30_0 .net *"_ivl_32", 0 0, L_0x2933070;  1 drivers
v0x292cc10_0 .net *"_ivl_36", 0 0, L_0x29332e0;  1 drivers
L_0x7f148f091018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x292ccd0_0 .net *"_ivl_38", 0 0, L_0x7f148f091018;  1 drivers
v0x292cdb0_0 .net *"_ivl_4", 0 0, L_0x28d9e70;  1 drivers
v0x292ce90_0 .net *"_ivl_6", 0 0, L_0x28da0f0;  1 drivers
v0x292cf70_0 .net *"_ivl_8", 0 0, L_0x28f14c0;  1 drivers
v0x292d050_0 .net "a", 0 0, v0x292e240_0;  alias, 1 drivers
v0x292d110_0 .net "b", 0 0, v0x292e2e0_0;  alias, 1 drivers
v0x292d1d0_0 .net "c", 0 0, v0x292e380_0;  alias, 1 drivers
v0x292d290_0 .net "d", 0 0, v0x292e4c0_0;  alias, 1 drivers
v0x292d350_0 .net "out_pos", 0 0, L_0x29333f0;  alias, 1 drivers
v0x292d410_0 .net "out_sop", 0 0, L_0x29089f0;  alias, 1 drivers
v0x292d4d0_0 .net "pos0", 0 0, L_0x2932bf0;  1 drivers
v0x292d590_0 .net "pos1", 0 0, L_0x2933130;  1 drivers
L_0x29333f0 .functor MUXZ 1, L_0x7f148f091018, L_0x2932bf0, L_0x29332e0, C4<>;
S_0x292d710 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28e6ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x292e240_0 .var "a", 0 0;
v0x292e2e0_0 .var "b", 0 0;
v0x292e380_0 .var "c", 0 0;
v0x292e420_0 .net "clk", 0 0, v0x2931ce0_0;  1 drivers
v0x292e4c0_0 .var "d", 0 0;
v0x292e5b0_0 .var/2u "fail", 0 0;
v0x292e650_0 .var/2u "fail1", 0 0;
v0x292e6f0_0 .net "tb_match", 0 0, L_0x29363b0;  alias, 1 drivers
v0x292e790_0 .var "wavedrom_enable", 0 0;
v0x292e830_0 .var "wavedrom_title", 511 0;
E_0x28e52a0/0 .event negedge, v0x292e420_0;
E_0x28e52a0/1 .event posedge, v0x292e420_0;
E_0x28e52a0 .event/or E_0x28e52a0/0, E_0x28e52a0/1;
S_0x292da40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x292d710;
 .timescale -12 -12;
v0x292dc80_0 .var/2s "i", 31 0;
E_0x28e5140 .event posedge, v0x292e420_0;
S_0x292dd80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x292d710;
 .timescale -12 -12;
v0x292df80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x292e060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x292d710;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x292ea10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28e6ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x29335a0 .functor NOT 1, v0x292e240_0, C4<0>, C4<0>, C4<0>;
L_0x2933630 .functor NOT 1, v0x292e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x29337d0 .functor AND 1, L_0x29335a0, L_0x2933630, C4<1>, C4<1>;
L_0x29338e0 .functor NOT 1, v0x292e380_0, C4<0>, C4<0>, C4<0>;
L_0x2933a90 .functor AND 1, L_0x29337d0, L_0x29338e0, C4<1>, C4<1>;
L_0x2933ba0 .functor NOT 1, v0x292e4c0_0, C4<0>, C4<0>, C4<0>;
L_0x2933d60 .functor AND 1, L_0x2933a90, L_0x2933ba0, C4<1>, C4<1>;
L_0x2933e70 .functor NOT 1, v0x292e240_0, C4<0>, C4<0>, C4<0>;
L_0x2934040 .functor NOT 1, v0x292e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x29340b0 .functor AND 1, L_0x2933e70, L_0x2934040, C4<1>, C4<1>;
L_0x2934220 .functor AND 1, L_0x29340b0, v0x292e380_0, C4<1>, C4<1>;
L_0x2934290 .functor AND 1, L_0x2934220, v0x292e4c0_0, C4<1>, C4<1>;
L_0x29343c0 .functor OR 1, L_0x2933d60, L_0x2934290, C4<0>, C4<0>;
L_0x29344d0 .functor AND 1, v0x292e240_0, v0x292e2e0_0, C4<1>, C4<1>;
L_0x2934350 .functor AND 1, L_0x29344d0, v0x292e380_0, C4<1>, C4<1>;
L_0x2934610 .functor AND 1, L_0x2934350, v0x292e4c0_0, C4<1>, C4<1>;
L_0x2934760 .functor OR 1, L_0x29343c0, L_0x2934610, C4<0>, C4<0>;
L_0x29348c0 .functor NOT 1, v0x292e240_0, C4<0>, C4<0>, C4<0>;
L_0x29349d0 .functor NOT 1, v0x292e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x2934a40 .functor OR 1, L_0x29348c0, L_0x29349d0, C4<0>, C4<0>;
L_0x2934c00 .functor NOT 1, v0x292e380_0, C4<0>, C4<0>, C4<0>;
L_0x2934c70 .functor OR 1, L_0x2934a40, L_0x2934c00, C4<0>, C4<0>;
L_0x2934e40 .functor NOT 1, v0x292e4c0_0, C4<0>, C4<0>, C4<0>;
L_0x2934eb0 .functor OR 1, L_0x2934c70, L_0x2934e40, C4<0>, C4<0>;
L_0x2935090 .functor NOT 1, v0x292e240_0, C4<0>, C4<0>, C4<0>;
L_0x2935100 .functor NOT 1, v0x292e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x2935250 .functor OR 1, L_0x2935090, L_0x2935100, C4<0>, C4<0>;
L_0x2935360 .functor OR 1, L_0x2935250, v0x292e380_0, C4<0>, C4<0>;
L_0x2935510 .functor OR 1, L_0x2935360, v0x292e4c0_0, C4<0>, C4<0>;
L_0x29355d0 .functor AND 1, L_0x2934eb0, L_0x2935510, C4<1>, C4<1>;
L_0x29357e0 .functor OR 1, v0x292e240_0, v0x292e2e0_0, C4<0>, C4<0>;
L_0x2935850 .functor NOT 1, v0x292e380_0, C4<0>, C4<0>, C4<0>;
L_0x29359d0 .functor OR 1, L_0x29357e0, L_0x2935850, C4<0>, C4<0>;
L_0x2935ae0 .functor NOT 1, v0x292e4c0_0, C4<0>, C4<0>, C4<0>;
L_0x2935c70 .functor OR 1, L_0x29359d0, L_0x2935ae0, C4<0>, C4<0>;
L_0x2935d80 .functor AND 1, L_0x29355d0, L_0x2935c70, C4<1>, C4<1>;
v0x292ebd0_0 .net *"_ivl_0", 0 0, L_0x29335a0;  1 drivers
v0x292ecb0_0 .net *"_ivl_10", 0 0, L_0x2933ba0;  1 drivers
v0x292ed90_0 .net *"_ivl_12", 0 0, L_0x2933d60;  1 drivers
v0x292ee80_0 .net *"_ivl_14", 0 0, L_0x2933e70;  1 drivers
v0x292ef60_0 .net *"_ivl_16", 0 0, L_0x2934040;  1 drivers
v0x292f090_0 .net *"_ivl_18", 0 0, L_0x29340b0;  1 drivers
v0x292f170_0 .net *"_ivl_2", 0 0, L_0x2933630;  1 drivers
v0x292f250_0 .net *"_ivl_20", 0 0, L_0x2934220;  1 drivers
v0x292f330_0 .net *"_ivl_22", 0 0, L_0x2934290;  1 drivers
v0x292f4a0_0 .net *"_ivl_24", 0 0, L_0x29343c0;  1 drivers
v0x292f580_0 .net *"_ivl_26", 0 0, L_0x29344d0;  1 drivers
v0x292f660_0 .net *"_ivl_28", 0 0, L_0x2934350;  1 drivers
v0x292f740_0 .net *"_ivl_30", 0 0, L_0x2934610;  1 drivers
v0x292f820_0 .net *"_ivl_34", 0 0, L_0x29348c0;  1 drivers
v0x292f900_0 .net *"_ivl_36", 0 0, L_0x29349d0;  1 drivers
v0x292f9e0_0 .net *"_ivl_38", 0 0, L_0x2934a40;  1 drivers
v0x292fac0_0 .net *"_ivl_4", 0 0, L_0x29337d0;  1 drivers
v0x292fcb0_0 .net *"_ivl_40", 0 0, L_0x2934c00;  1 drivers
v0x292fd90_0 .net *"_ivl_42", 0 0, L_0x2934c70;  1 drivers
v0x292fe70_0 .net *"_ivl_44", 0 0, L_0x2934e40;  1 drivers
v0x292ff50_0 .net *"_ivl_46", 0 0, L_0x2934eb0;  1 drivers
v0x2930030_0 .net *"_ivl_48", 0 0, L_0x2935090;  1 drivers
v0x2930110_0 .net *"_ivl_50", 0 0, L_0x2935100;  1 drivers
v0x29301f0_0 .net *"_ivl_52", 0 0, L_0x2935250;  1 drivers
v0x29302d0_0 .net *"_ivl_54", 0 0, L_0x2935360;  1 drivers
v0x29303b0_0 .net *"_ivl_56", 0 0, L_0x2935510;  1 drivers
v0x2930490_0 .net *"_ivl_58", 0 0, L_0x29355d0;  1 drivers
v0x2930570_0 .net *"_ivl_6", 0 0, L_0x29338e0;  1 drivers
v0x2930650_0 .net *"_ivl_60", 0 0, L_0x29357e0;  1 drivers
v0x2930730_0 .net *"_ivl_62", 0 0, L_0x2935850;  1 drivers
v0x2930810_0 .net *"_ivl_64", 0 0, L_0x29359d0;  1 drivers
v0x29308f0_0 .net *"_ivl_66", 0 0, L_0x2935ae0;  1 drivers
v0x29309d0_0 .net *"_ivl_68", 0 0, L_0x2935c70;  1 drivers
v0x2930cc0_0 .net *"_ivl_8", 0 0, L_0x2933a90;  1 drivers
v0x2930da0_0 .net "a", 0 0, v0x292e240_0;  alias, 1 drivers
v0x2930e40_0 .net "b", 0 0, v0x292e2e0_0;  alias, 1 drivers
v0x2930f30_0 .net "c", 0 0, v0x292e380_0;  alias, 1 drivers
v0x2931020_0 .net "d", 0 0, v0x292e4c0_0;  alias, 1 drivers
v0x2931110_0 .net "out_pos", 0 0, L_0x2935d80;  alias, 1 drivers
v0x29311d0_0 .net "out_sop", 0 0, L_0x2934760;  alias, 1 drivers
S_0x2931350 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28e6ac0;
 .timescale -12 -12;
E_0x28ce9f0 .event anyedge, v0x2932140_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2932140_0;
    %nor/r;
    %assign/vec4 v0x2932140_0, 0;
    %wait E_0x28ce9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x292d710;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x292e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x292e650_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x292d710;
T_4 ;
    %wait E_0x28e52a0;
    %load/vec4 v0x292e6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x292e5b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x292d710;
T_5 ;
    %wait E_0x28e5140;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %wait E_0x28e5140;
    %load/vec4 v0x292e5b0_0;
    %store/vec4 v0x292e650_0, 0, 1;
    %fork t_1, S_0x292da40;
    %jmp t_0;
    .scope S_0x292da40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x292dc80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x292dc80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28e5140;
    %load/vec4 v0x292dc80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x292dc80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x292dc80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x292d710;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28e52a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x292e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x292e2e0_0, 0;
    %assign/vec4 v0x292e240_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x292e5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x292e650_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28e6ac0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2931ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2932140_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28e6ac0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2931ce0_0;
    %inv;
    %store/vec4 v0x2931ce0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28e6ac0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x292e420_0, v0x29322b0_0, v0x2931b00_0, v0x2931ba0_0, v0x2931c40_0, v0x2931d80_0, v0x2932000_0, v0x2931f60_0, v0x2931ec0_0, v0x2931e20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28e6ac0;
T_9 ;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28e6ac0;
T_10 ;
    %wait E_0x28e52a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x29320a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x29320a0_0, 4, 32;
    %load/vec4 v0x29321e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x29320a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x29320a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x29320a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2932000_0;
    %load/vec4 v0x2932000_0;
    %load/vec4 v0x2931f60_0;
    %xor;
    %load/vec4 v0x2932000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x29320a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x29320a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2931ec0_0;
    %load/vec4 v0x2931ec0_0;
    %load/vec4 v0x2931e20_0;
    %xor;
    %load/vec4 v0x2931ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x29320a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x29320a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x29320a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter8/response3/top_module.sv";
