<html><head><title>Icestorm: SWPAL (64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>SWPAL (64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swpal x0, x1, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>72005</td><td>37745</td><td>2005</td><td>1</td><td>2004</td><td>2002</td><td>11802</td><td>2002</td><td>2002</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34378</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34457</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34266</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34613</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34148</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34153</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34168</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34146</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4004</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34308</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swpal x0, x1, [x6]
  add x6, x6, 8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0061</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30209</td><td>60700</td><td>30222</td><td>10139</td><td>20083</td><td>10140</td><td>20004</td><td>35252</td><td>126821</td><td>30106</td><td>10202</td><td>20004</td><td>10202</td><td>40008</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60061</td><td>30101</td><td>10101</td><td>20000</td><td>10101</td><td>20002</td><td>35249</td><td>126953</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60061</td><td>30103</td><td>10101</td><td>20002</td><td>10102</td><td>20002</td><td>35249</td><td>126938</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60061</td><td>30101</td><td>10101</td><td>20000</td><td>10101</td><td>20002</td><td>35249</td><td>126922</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60061</td><td>30101</td><td>10101</td><td>20000</td><td>10101</td><td>20002</td><td>35249</td><td>126944</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60061</td><td>30101</td><td>10101</td><td>20000</td><td>10101</td><td>20002</td><td>35249</td><td>126829</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60061</td><td>30101</td><td>10101</td><td>20000</td><td>10101</td><td>20002</td><td>35249</td><td>126915</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60061</td><td>30101</td><td>10101</td><td>20000</td><td>10101</td><td>20002</td><td>35249</td><td>126835</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60064</td><td>30101</td><td>10101</td><td>20000</td><td>10101</td><td>20002</td><td>35249</td><td>126878</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>60061</td><td>30101</td><td>10101</td><td>20000</td><td>10101</td><td>20002</td><td>35249</td><td>126817</td><td>30103</td><td>10201</td><td>20003</td><td>10201</td><td>40005</td><td>0</td><td>10001</td><td>20000</td><td>0</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0057</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30029</td><td>60746</td><td>30139</td><td>10052</td><td>20087</td><td>10052</td><td>20002</td><td>35069</td><td>127006</td><td>30013</td><td>10021</td><td>20003</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>60057</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>35050</td><td>127004</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>60057</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>35050</td><td>126996</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>60057</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>35050</td><td>127016</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>60057</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>35050</td><td>127008</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30025</td><td>60103</td><td>30047</td><td>10023</td><td>20024</td><td>10023</td><td>20000</td><td>35050</td><td>127004</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>60064</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>35050</td><td>126833</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>60057</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>35050</td><td>127000</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>60057</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>35050</td><td>127000</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>60057</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>35050</td><td>126959</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swpal x0, x1, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 24.0046</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20205</td><td>240147</td><td>20125</td><td>101</td><td>20024</td><td>100</td><td>20004</td><td>300</td><td>2365780</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20205</td><td>240071</td><td>20125</td><td>101</td><td>20024</td><td>100</td><td>20004</td><td>300</td><td>2365802</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>240045</td><td>20105</td><td>101</td><td>20004</td><td>100</td><td>20004</td><td>300</td><td>2365802</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>240050</td><td>20105</td><td>101</td><td>20004</td><td>100</td><td>20004</td><td>300</td><td>2365802</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40048</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>240044</td><td>20105</td><td>101</td><td>20004</td><td>100</td><td>20004</td><td>300</td><td>2365802</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>240044</td><td>20105</td><td>101</td><td>20004</td><td>100</td><td>20004</td><td>300</td><td>2365802</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>240044</td><td>20105</td><td>101</td><td>20004</td><td>100</td><td>20004</td><td>300</td><td>2365881</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>240044</td><td>20105</td><td>101</td><td>20004</td><td>100</td><td>20004</td><td>300</td><td>2365802</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>240044</td><td>20105</td><td>101</td><td>20004</td><td>100</td><td>20024</td><td>300</td><td>2366309</td><td>20124</td><td>200</td><td>20024</td><td>200</td><td>40048</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>240044</td><td>20105</td><td>101</td><td>20004</td><td>100</td><td>20004</td><td>300</td><td>2365822</td><td>20104</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 24.0039</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20025</td><td>240144</td><td>20034</td><td>11</td><td>20023</td><td>10</td><td>20000</td><td>30</td><td>2362738</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>240046</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20000</td><td>30</td><td>2362644</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>240039</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20044</td><td>30</td><td>2363450</td><td>20054</td><td>20</td><td>20044</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>240039</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20000</td><td>30</td><td>2362644</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>240039</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20000</td><td>30</td><td>2362707</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40052</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>240041</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20000</td><td>30</td><td>2362644</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>240039</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20024</td><td>30</td><td>2363169</td><td>20034</td><td>20</td><td>20024</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>240039</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20044</td><td>30</td><td>2363219</td><td>20054</td><td>20</td><td>20044</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20025</td><td>240088</td><td>20035</td><td>11</td><td>20024</td><td>10</td><td>20000</td><td>30</td><td>2362644</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>240039</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20000</td><td>30</td><td>2362644</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>10</td></tr></table></div></div></div></div></body></html>