{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651211461600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651211461605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 00:51:01 2022 " "Processing started: Fri Apr 29 00:51:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651211461605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651211461605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off corre -c corre " "Command: quartus_map --read_settings_files=on --write_settings_files=off corre -c corre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651211461605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651211461949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651211461949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corre-Behavioral " "Found design unit 1: corre-Behavioral" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651211473313 ""} { "Info" "ISGN_ENTITY_NAME" "1 corre " "Found entity 1: corre" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651211473313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651211473313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "corre " "Elaborating entity \"corre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651211473342 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[0\] " "Inserted always-enabled tri-state buffer between \"display1\[0\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[1\] " "Inserted always-enabled tri-state buffer between \"display1\[1\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[2\] " "Inserted always-enabled tri-state buffer between \"display1\[2\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[3\] " "Inserted always-enabled tri-state buffer between \"display1\[3\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[4\] " "Inserted always-enabled tri-state buffer between \"display1\[4\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[5\] " "Inserted always-enabled tri-state buffer between \"display1\[5\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display1\[6\] " "Inserted always-enabled tri-state buffer between \"display1\[6\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[0\] " "Inserted always-enabled tri-state buffer between \"display2\[0\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[1\] " "Inserted always-enabled tri-state buffer between \"display2\[1\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[2\] " "Inserted always-enabled tri-state buffer between \"display2\[2\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[3\] " "Inserted always-enabled tri-state buffer between \"display2\[3\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[4\] " "Inserted always-enabled tri-state buffer between \"display2\[4\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[5\] " "Inserted always-enabled tri-state buffer between \"display2\[5\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display2\[6\] " "Inserted always-enabled tri-state buffer between \"display2\[6\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display3\[0\] " "Inserted always-enabled tri-state buffer between \"display3\[0\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display3\[1\] " "Inserted always-enabled tri-state buffer between \"display3\[1\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display3\[2\] " "Inserted always-enabled tri-state buffer between \"display3\[2\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display3\[3\] " "Inserted always-enabled tri-state buffer between \"display3\[3\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display3\[4\] " "Inserted always-enabled tri-state buffer between \"display3\[4\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display3\[5\] " "Inserted always-enabled tri-state buffer between \"display3\[5\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display3\[6\] " "Inserted always-enabled tri-state buffer between \"display3\[6\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display4\[0\] " "Inserted always-enabled tri-state buffer between \"display4\[0\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display4\[1\] " "Inserted always-enabled tri-state buffer between \"display4\[1\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display4\[2\] " "Inserted always-enabled tri-state buffer between \"display4\[2\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display4\[3\] " "Inserted always-enabled tri-state buffer between \"display4\[3\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display4\[4\] " "Inserted always-enabled tri-state buffer between \"display4\[4\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display4\[5\] " "Inserted always-enabled tri-state buffer between \"display4\[5\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "display4\[6\] " "Inserted always-enabled tri-state buffer between \"display4\[6\]\" and its non-tri-state driver." {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651211473772 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651211473772 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display1\[0\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display1\[1\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display1\[2\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display1\[3\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display1\[4\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display1\[5\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display1\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display1\[6\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display2\[0\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display2\[1\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display2\[2\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display2\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display2\[3\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display2\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display2\[4\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display2\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display2\[5\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display2\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display2\[6\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display3\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display3\[0\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display3\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display3\[1\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display3\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display3\[2\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display3\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display3\[3\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display3\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display3\[4\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display3\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display3\[5\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "display3\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"display3\[6\]\" is moved to its source" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651211473774 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1651211473774 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "display1\[0\]~synth " "Node \"display1\[0\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[1\]~synth " "Node \"display1\[1\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[2\]~synth " "Node \"display1\[2\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[3\]~synth " "Node \"display1\[3\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[4\]~synth " "Node \"display1\[4\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[5\]~synth " "Node \"display1\[5\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display1\[6\]~synth " "Node \"display1\[6\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[0\]~synth " "Node \"display2\[0\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[1\]~synth " "Node \"display2\[1\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[2\]~synth " "Node \"display2\[2\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[3\]~synth " "Node \"display2\[3\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[4\]~synth " "Node \"display2\[4\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[5\]~synth " "Node \"display2\[5\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display2\[6\]~synth " "Node \"display2\[6\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display3\[0\]~synth " "Node \"display3\[0\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display3\[1\]~synth " "Node \"display3\[1\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display3\[2\]~synth " "Node \"display3\[2\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display3\[3\]~synth " "Node \"display3\[3\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display3\[4\]~synth " "Node \"display3\[4\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display3\[5\]~synth " "Node \"display3\[5\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display3\[6\]~synth " "Node \"display3\[6\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display4\[0\]~synth " "Node \"display4\[0\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display4\[1\]~synth " "Node \"display4\[1\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display4\[2\]~synth " "Node \"display4\[2\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display4\[3\]~synth " "Node \"display4\[3\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display4\[4\]~synth " "Node \"display4\[4\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display4\[5\]~synth " "Node \"display4\[5\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""} { "Warning" "WMLS_MLS_NODE_NAME" "display4\[6\]~synth " "Node \"display4\[6\]~synth\"" {  } { { "Corre.vhd" "" { Text "C:/Users/miria/LAB_DDM/Practica_10/Corre.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651211473791 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651211473791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651211473857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651211474278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651211474278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651211474316 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651211474316 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651211474316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651211474316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651211474316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651211474337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 00:51:14 2022 " "Processing ended: Fri Apr 29 00:51:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651211474337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651211474337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651211474337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651211474337 ""}
