## Hi there 👋 I'm Rohit J

<!--
**Rohit-Jagadeesha/Rohit-Jagadeesha** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->


🎓 NIE'26 | Electronics & Communication Engineer  
🚀 Former Intern @ ISRO-URSC | VLSI & Embedded Systems Enthusiast  
📍 Mysuru, Karnataka, India  

[![LinkedIn](https://img.shields.io/badge/-LinkedIn-blue?style=flat-square&logo=linkedin&link=https://linkedin.com/in/rohitj264)](https://linkedin.com/in/rohitj264)
[![GitHub](https://img.shields.io/badge/-GitHub-black?style=flat-square&logo=github&link=https://github.com/RohitJ1204)](https://github.com/Rohit-Jagadeesha)

---

## 🔧 Skills & Tools

- 💻 **Languages:** Verilog, C, C++, Python
- 🛠️ **EDA Tools:** Cadence Virtuoso, Synopsys Design Compiler, GTKWave, Vivado
- 📐 **Design Expertise:** RTL Design, Synthesis, ASIC Flow, DRC, LVS
- ⚙️ **Hardware:** FPGA Design, Raspberry Pi, Arduino
- 🛰️ **Domain:** Digital Systems, CAN Protocol, RISC-V Architecture

---

## 👨‍💻 Internship Experience

**🚀 U R Rao Satellite Centre (ISRO)** – *Student Intern (Feb–Mar 2025)*  
**Project:** Software Cycle Flag Generation using FPGA  
🔹 Designed an FPGA-based synchronous down counter to generate precise software clear pulses (16ms, 32ms, 64ms, 128ms)  
🔹 Enhanced timing synchronization for onboard processor systems  

---

## 📂 Featured Projects

### 🔧 [CAN Controller – RTL to GDSII](https://github.com/Rohit-Jagadeesha/CAN-Controller-RTL-to-GDSII)
Complete RTL to Netlist implementation of a CAN controller. Includes synthesis reports (area, power, gate count) and testbench verification.

### ⚡ [Kogge-Stone Adder](https://github.com/Rohit-Jagadeesha/Kogge-Stone-adder)
Fast parallel-prefix adder architecture in Verilog. Demonstrates deep understanding of computer arithmetic.

### 🧠 [Samsung RISC-V Core](https://github.com/Rohit-Jagadeesha/samsung-riscv)
Implements core RISC-V modules based on Samsung’s specifications. A strong showcase of architectural design and instruction-level understanding.

### 📘 [Verilog Codes Collection](https://github.com/Rohit-Jagadeesha/Verilog-Codes)
A personal repository of reusable Verilog HDL modules and testbenches. Ideal for academic use and RTL design training.

---

## 📈 GitHub Stats

![Rohit's GitHub Stats](https://github-readme-stats.vercel.app/api?username=Rohit-Jagadeesha&show_icons=true&theme=radical)
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=Rohit-Jagadeesha&layout=compact&theme=radical)

---

## 🏅 Certifications

- ✅ Introduction to Semiconductor Devices
- ✅ Professional Skills for the Workplace
- ✅ FPGA Design for Embedded Systems
- ✅ Arduino Programming
- ✅ Raspberry Pi Custom Projects

---

## 📫 Contact

📧 Email: jrohit0812@gmail.com  
🌐 GitHub: [RohitJ1204](https://github.com/Rohit-Jagadeesha)  
🔗 LinkedIn: [rohitj264](https://linkedin.com/in/rohitj264)

---

## 🌱 Goals for 2025

- 📚 Deepen expertise in Physical Design and ASIC Backend
- 🔍 Strengthen knowledge in **Analog Circuit Design**, including biasing, amplifiers, and op-amp-based systems
- 🧠 Master **Custom Layout Design** using Cadence Virtuoso with focus on matching, symmetry, and parasitic minimization
- 🧪 Gain hands-on experience with **DRC (Design Rule Check)** and **LVS (Layout vs Schematic)** to ensure layout integrity
- 🏗️ Explore **Analog-Mixed Signal (AMS) Verification** methodologies for real-world design reliability
- 🛠️ Build end-to-end layout flows for analog blocks like current mirrors, differential pairs, and op-amps

