Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Nov 18 04:01:34 2021
| Host         : spencer-XPS-15-9570 running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_plus_top_0
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.791        0.000                      0                   27        0.276        0.000                      0                   27        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.791        0.000                      0                   27        0.276        0.000                      0                   27        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.616ns (50.802%)  route 1.565ns (49.198%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  timer/x_dim/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.874     6.679    timer/x_dim/M_x_dim_value[2]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.204 r  timer/x_dim/M_ctr_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    timer/x_dim/M_ctr_q_reg[4]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  timer/x_dim/M_ctr_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.318    timer/x_dim/M_ctr_q_reg[8]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.540 r  timer/x_dim/M_ctr_q_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.691     8.231    timer/x_dim/data0[9]
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.299     8.530 r  timer/x_dim/M_ctr_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.530    timer/x_dim/M_ctr_d[9]
    SLICE_X0Y94          FDRE                                         r  timer/x_dim/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.049    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y94          FDRE                                         r  timer/x_dim/M_ctr_q_reg[9]/C
                         clock pessimism              0.276    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.031    15.321    timer/x_dim/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.600ns (50.605%)  route 1.562ns (49.395%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  timer/x_dim/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.874     6.679    timer/x_dim/M_x_dim_value[2]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.204 r  timer/x_dim/M_ctr_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    timer/x_dim/M_ctr_q_reg[4]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.517 r  timer/x_dim/M_ctr_q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.687     8.205    timer/x_dim/data0[8]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.306     8.511 r  timer/x_dim/M_ctr_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.511    timer/x_dim/M_ctr_d[8]
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.049    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[8]/C
                         clock pessimism              0.276    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)        0.032    15.322    timer/x_dim/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.732ns (55.661%)  route 1.380ns (44.339%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  timer/x_dim/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.874     6.679    timer/x_dim/M_x_dim_value[2]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.204 r  timer/x_dim/M_ctr_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    timer/x_dim/M_ctr_q_reg[4]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  timer/x_dim/M_ctr_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.318    timer/x_dim/M_ctr_q_reg[8]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.652 r  timer/x_dim/M_ctr_q_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.505     8.158    timer/x_dim/data0[10]
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.303     8.461 r  timer/x_dim/M_ctr_q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.461    timer/x_dim/M_ctr_d[10]
    SLICE_X0Y94          FDRE                                         r  timer/x_dim/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.049    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y94          FDRE                                         r  timer/x_dim/M_ctr_q_reg[10]/C
                         clock pessimism              0.276    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.031    15.321    timer/x_dim/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.502ns (48.848%)  route 1.573ns (51.153%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  timer/x_dim/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.874     6.679    timer/x_dim/M_x_dim_value[2]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.204 r  timer/x_dim/M_ctr_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    timer/x_dim/M_ctr_q_reg[4]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.426 r  timer/x_dim/M_ctr_q_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.699     8.125    timer/x_dim/data0[5]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.299     8.424 r  timer/x_dim/M_ctr_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.424    timer/x_dim/M_ctr_d[5]
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.049    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[5]/C
                         clock pessimism              0.276    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)        0.029    15.319    timer/x_dim/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.636ns (54.182%)  route 1.383ns (45.818%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  timer/x_dim/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.874     6.679    timer/x_dim/M_x_dim_value[2]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.204 r  timer/x_dim/M_ctr_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    timer/x_dim/M_ctr_q_reg[4]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  timer/x_dim/M_ctr_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.318    timer/x_dim/M_ctr_q_reg[8]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.557 r  timer/x_dim/M_ctr_q_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.509     8.067    timer/x_dim/data0[11]
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.302     8.369 r  timer/x_dim/M_ctr_q[11]_i_1/O
                         net (fo=1, routed)           0.000     8.369    timer/x_dim/M_ctr_d[11]
    SLICE_X0Y94          FDRE                                         r  timer/x_dim/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.049    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y94          FDRE                                         r  timer/x_dim/M_ctr_q_reg[11]/C
                         clock pessimism              0.276    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.029    15.319    timer/x_dim/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 1.618ns (56.902%)  route 1.225ns (43.098%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  timer/x_dim/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.874     6.679    timer/x_dim/M_x_dim_value[2]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.204 r  timer/x_dim/M_ctr_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    timer/x_dim/M_ctr_q_reg[4]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 r  timer/x_dim/M_ctr_q_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.351     7.890    timer/x_dim/data0[6]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.303     8.193 r  timer/x_dim/M_ctr_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.193    timer/x_dim/M_ctr_d[6]
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.049    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[6]/C
                         clock pessimism              0.276    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)        0.031    15.321    timer/x_dim/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 1.554ns (55.455%)  route 1.248ns (44.545%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.867 r  timer/x_dim/M_ctr_q_reg[1]/Q
                         net (fo=12, routed)          0.618     6.486    timer/x_dim/M_ctr_q[1]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.216 r  timer/x_dim/M_ctr_q_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.630     7.845    timer/x_dim/data0[4]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.306     8.151 r  timer/x_dim/M_ctr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.151    timer/x_dim/M_ctr_d[4]
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.048    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/C
                         clock pessimism              0.276    15.324    
                         clock uncertainty           -0.035    15.289    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.031    15.320    timer/x_dim/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  7.168    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.522ns (55.406%)  route 1.225ns (44.594%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  timer/x_dim/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.874     6.679    timer/x_dim/M_x_dim_value[2]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.204 r  timer/x_dim/M_ctr_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    timer/x_dim/M_ctr_q_reg[4]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.443 r  timer/x_dim/M_ctr_q_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.351     7.794    timer/x_dim/data0[7]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.302     8.096 r  timer/x_dim/M_ctr_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.096    timer/x_dim/M_ctr_d[7]
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.602    15.049    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[7]/C
                         clock pessimism              0.276    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)        0.031    15.321    timer/x_dim/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.932ns (35.061%)  route 1.726ns (64.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.723     5.350    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     5.806 r  timer/x_dim/M_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.679     6.485    timer/x_dim/M_x_dim_value[6]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.148     6.633 r  timer/x_dim/M_ctr_q[11]_i_2/O
                         net (fo=11, routed)          1.047     7.680    timer/x_dim/M_ctr_q[11]_i_2_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.328     8.008 r  timer/x_dim/M_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.008    timer/x_dim/M_ctr_d[2]
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.048    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[2]/C
                         clock pessimism              0.276    15.324    
                         clock uncertainty           -0.035    15.289    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.029    15.318    timer/x_dim/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.491ns (57.111%)  route 1.120ns (42.889%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.722     5.349    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.867 r  timer/x_dim/M_ctr_q_reg[1]/Q
                         net (fo=12, routed)          0.618     6.486    timer/x_dim/M_ctr_q[1]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     7.157 r  timer/x_dim/M_ctr_q_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.501     7.658    timer/x_dim/data0[3]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.302     7.960 r  timer/x_dim/M_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.960    timer/x_dim/M_ctr_d[3]
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.601    15.048    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[3]/C
                         clock pessimism              0.276    15.324    
                         clock uncertainty           -0.035    15.289    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.031    15.320    timer/x_dim/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  7.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 timer/x_dim/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.713 f  timer/x_dim/M_ctr_q_reg[1]/Q
                         net (fo=12, routed)          0.187     1.901    timer/x_dim/M_ctr_q[1]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.946 r  timer/x_dim/M_ctr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.946    timer/x_dim/M_ctr_d[1]
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.874     2.068    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[1]/C
                         clock pessimism             -0.519     1.549    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.669    timer/x_dim/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.047%)  route 0.220ns (60.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    reset_cond/CLK
    SLICE_X1Y92          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.141     1.690 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.220     1.910    reset_cond/M_stage_d[2]
    SLICE_X1Y92          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.874     2.068    reset_cond/CLK
    SLICE_X1Y92          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.519     1.549    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.061     1.610    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 timer/x_dim/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.693%)  route 0.203ns (49.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.713 f  timer/x_dim/M_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.203     1.917    timer/x_dim/M_ctr_q[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.962 r  timer/x_dim/M_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    timer/x_dim/M_ctr_d[3]
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.874     2.068    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092     1.657    timer/x_dim/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 timer/x_dim/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.156%)  route 0.244ns (53.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.713 f  timer/x_dim/M_ctr_q_reg[1]/Q
                         net (fo=12, routed)          0.244     1.957    timer/x_dim/M_ctr_q[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.045     2.002 r  timer/x_dim/M_ctr_q[10]_i_1/O
                         net (fo=1, routed)           0.000     2.002    timer/x_dim/M_ctr_d[10]
    SLICE_X0Y94          FDRE                                         r  timer/x_dim/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.875     2.069    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y94          FDRE                                         r  timer/x_dim/M_ctr_q_reg[10]/C
                         clock pessimism             -0.503     1.566    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.092     1.658    timer/x_dim/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 timer/x_dim/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.894%)  route 0.257ns (55.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.713 f  timer/x_dim/M_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.257     1.970    timer/x_dim/M_ctr_q[0]
    SLICE_X2Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.015 r  timer/x_dim/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.015    timer/x_dim/M_ctr_d[0]
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.874     2.068    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[0]/C
                         clock pessimism             -0.519     1.549    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.670    timer/x_dim/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.303%)  route 0.282ns (66.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    reset_cond/CLK
    SLICE_X1Y92          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDSE (Prop_fdse_C_Q)         0.141     1.690 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.282     1.973    reset_cond/M_stage_d[1]
    SLICE_X1Y92          FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.874     2.068    reset_cond/CLK
    SLICE_X1Y92          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.519     1.549    
    SLICE_X1Y92          FDSE (Hold_fdse_C_D)         0.058     1.607    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    reset_cond/CLK
    SLICE_X1Y91          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDSE (Prop_fdse_C_Q)         0.141     1.690 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=22, routed)          0.252     1.942    timer/x_dim/SR[0]
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.874     2.068    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[0]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X2Y92          FDRE (Hold_fdre_C_R)         0.009     1.574    timer/x_dim/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    reset_cond/CLK
    SLICE_X1Y91          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDSE (Prop_fdse_C_Q)         0.141     1.690 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=22, routed)          0.252     1.942    timer/x_dim/SR[0]
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.874     2.068    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[1]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X2Y92          FDRE (Hold_fdre_C_R)         0.009     1.574    timer/x_dim/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 timer/x_dim/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.232%)  route 0.274ns (56.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.713 f  timer/x_dim/M_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.274     1.988    timer/x_dim/M_ctr_q[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.045     2.033 r  timer/x_dim/M_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.033    timer/x_dim/M_ctr_d[2]
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.874     2.068    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.091     1.656    timer/x_dim/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 timer/x_dim/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/x_dim/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.640%)  route 0.281ns (57.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.601     1.549    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  timer/x_dim/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.713 f  timer/x_dim/M_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.281     1.995    timer/x_dim/M_ctr_q[0]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.045     2.040 r  timer/x_dim/M_ctr_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.040    timer/x_dim/M_ctr_d[8]
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.875     2.069    timer/x_dim/M_ctr_q_reg[0]_0
    SLICE_X0Y93          FDRE                                         r  timer/x_dim/M_ctr_q_reg[8]/C
                         clock pessimism             -0.503     1.566    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.092     1.658    timer/x_dim/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.381    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92    reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92    reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92    reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91    reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92    timer/x_dim/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94    timer/x_dim/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94    timer/x_dim/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92    timer/x_dim/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92    timer/x_dim/M_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91    reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91    reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92    timer/x_dim/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92    timer/x_dim/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92    reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91    reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91    reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92    timer/x_dim/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92    timer/x_dim/M_ctr_q_reg[0]/C



