<stg><name>chal2</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %word = alloca i32 1

]]></Node>
<StgValue><ssdm name="word"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %i_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_03"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:4 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i128 %ch1_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ch2_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %d_strm_cp, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:7 %ch1_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %ch1_val

]]></Node>
<StgValue><ssdm name="ch1_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:8 %msgStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="msgStrm"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:9 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @msgStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %msgStrm, i64 %msgStrm

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="128" op_0_bw="64">
<![CDATA[
entry:11 %msgLenStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="msgLenStrm"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:12 %empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @msgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %msgLenStrm, i128 %msgLenStrm

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64">
<![CDATA[
entry:14 %endMsgLenStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="endMsgLenStrm"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:15 %empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @endMsgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endMsgLenStrm, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="128" op_0_bw="64">
<![CDATA[
entry:17 %outLenStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="outLenStrm"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:18 %empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @outLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %outLenStrm, i128 %outLenStrm

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64">
<![CDATA[
entry:20 %endOutLenStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="endOutLenStrm"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:21 %empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @endOutLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endOutLenStrm, i1 %endOutLenStrm

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endOutLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64">
<![CDATA[
entry:23 %endDigestStrm_internal = alloca i64 1

]]></Node>
<StgValue><ssdm name="endDigestStrm_internal"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:24 %empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @endDigestStrm_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endDigestStrm_internal, i1 %endDigestStrm_internal

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm_internal, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:27 %store_ln67 = store i10 0, i10 %i_03

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:28 %store_ln70 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %store_ln69 = store i64 0, i64 %word

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
entry:30 %br_ln67 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body4:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4:1 %specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4:2 %icmp_ln67 = icmp_eq  i16 %indvar_flatten_load, i16 40064

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4:3 %add_ln67 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:4 %br_ln67 = br i1 %icmp_ln67, void %for.inc6, void %for.end8

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc6:1 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc6:2 %i_03_load = load i10 %i_03

]]></Node>
<StgValue><ssdm name="i_03_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc6:6 %icmp_ln70 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc6:7 %select_ln68 = select i1 %icmp_ln70, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc6:10 %add_ln67_1 = add i10 %i_03_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc6:11 %select_ln67 = select i1 %icmp_ln70, i10 %add_ln67_1, i10 %i_03_load

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
for.inc6:12 %mul = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %select_ln67, i6 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="7">
<![CDATA[
for.inc6:13 %zext_ln70 = zext i7 %select_ln68

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="7">
<![CDATA[
for.inc6:14 %trunc_ln70 = trunc i7 %select_ln68

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc6:16 %bit_idx = add i16 %mul, i16 %zext_ln70

]]></Node>
<StgValue><ssdm name="bit_idx"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc6:17 %icmp_ln73 = icmp_ult  i16 %bit_idx, i16 40001

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc6:18 %br_ln73 = br i1 %icmp_ln73, void %for.inc6.for.inc_crit_edge, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:0 %j_1 = add i7 %select_ln68, i7 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln70_1 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln70_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln70 = br i1 %icmp_ln70_1, void %new.latch.for.inc, void %last.iter.for.inc

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc:0 %store_ln67 = store i16 %add_ln67, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc:1 %store_ln67 = store i10 %select_ln67, i10 %i_03

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc:2 %store_ln70 = store i7 %j_1, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc:3 %br_ln70 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc6:0 %word_load = load i64 %word

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc6:3 %specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc6:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_VITIS_LOOP_70_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc6:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40064, i64 40064, i64 40064

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc6:8 %select_ln68_1 = select i1 %icmp_ln70, i64 0, i64 %word_load

]]></Node>
<StgValue><ssdm name="select_ln68_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc6:9 %specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc6:15 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc6.for.inc_crit_edge:0 %store_ln69 = store i64 %select_ln68_1, i64 %word

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc6.for.inc_crit_edge:1 %br_ln73 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:0 %d_strm_cp_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %d_strm_cp

]]></Node>
<StgValue><ssdm name="d_strm_cp_read"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="1">
<![CDATA[
if.then:1 %word_1 = bitset i64 @_ssdm_op_BitSet.i64.i64.i6.i1, i64 %select_ln68_1, i6 %trunc_ln70, i1 %d_strm_cp_read

]]></Node>
<StgValue><ssdm name="word_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:2 %store_ln69 = store i64 %word_1, i64 %word

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.then:3 %br_ln75 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
last.iter.for.inc:0 %word_load_1 = load i64 %word

]]></Node>
<StgValue><ssdm name="word_load_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
last.iter.for.inc:1 %write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %word_load_1

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc:2 %br_ln70 = br void %new.latch.for.inc

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="128">
<![CDATA[
for.end8:0 %trunc_ln81 = trunc i128 %ch1_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end8:1 %write_ln81 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln81

]]></Node>
<StgValue><ssdm name="write_ln81"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32">
<![CDATA[
for.end8:2 %p_0 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %ch1_val_read, i32 64

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end8:4 %write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 5017

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end8:5 %write_ln101 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %outLenStrm, i128 614400

]]></Node>
<StgValue><ssdm name="write_ln101"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end8:6 %write_ln102 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end8:7 %write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endOutLenStrm, i1 0

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.end8:3 %write_ln82 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end8:8 %write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end8:9 %write_ln107 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endOutLenStrm, i1 1

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="128" op_5_bw="1" op_6_bw="128" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end8:10 %call_ln112 = call void @shake_extensible, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i128 %outLenStrm, i1 %endOutLenStrm, i128 %ch2_strm, i1 %endDigestStrm_internal

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="128" op_5_bw="1" op_6_bw="128" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end8:10 %call_ln112 = call void @shake_extensible, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i128 %outLenStrm, i1 %endOutLenStrm, i128 %ch2_strm, i1 %endDigestStrm_internal

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end8:11 %p_020 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm_internal

]]></Node>
<StgValue><ssdm name="p_020"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
for.end8:12 %ret_ln124 = ret

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
