<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › hptiop.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>hptiop.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * HighPoint RR3xxx/4xxx controller driver for Linux</span>
<span class="cm"> * Copyright (C) 2006-2009 HighPoint Technologies, Inc. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Please report bugs/comments/suggestions to linux@highpoint-tech.com</span>
<span class="cm"> *</span>
<span class="cm"> * For more information, visit http://www.highpoint-tech.com</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _HPTIOP_H_</span>
<span class="cp">#define _HPTIOP_H_</span>

<span class="k">struct</span> <span class="n">hpt_iopmu_itl</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">resrved0</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">inbound_msgaddr0</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">inbound_msgaddr1</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_msgaddr0</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_msgaddr1</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">inbound_doorbell</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">inbound_intstatus</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">inbound_intmask</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_doorbell</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_intstatus</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_intmask</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">inbound_queue</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_queue</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define IOPMU_QUEUE_EMPTY            0xffffffff</span>
<span class="cp">#define IOPMU_QUEUE_MASK_HOST_BITS   0xf0000000</span>
<span class="cp">#define IOPMU_QUEUE_ADDR_HOST_BIT    0x80000000</span>
<span class="cp">#define IOPMU_QUEUE_REQUEST_SIZE_BIT    0x40000000</span>
<span class="cp">#define IOPMU_QUEUE_REQUEST_RESULT_BIT   0x40000000</span>

<span class="cp">#define IOPMU_OUTBOUND_INT_MSG0      1</span>
<span class="cp">#define IOPMU_OUTBOUND_INT_MSG1      2</span>
<span class="cp">#define IOPMU_OUTBOUND_INT_DOORBELL  4</span>
<span class="cp">#define IOPMU_OUTBOUND_INT_POSTQUEUE 8</span>
<span class="cp">#define IOPMU_OUTBOUND_INT_PCI       0x10</span>

<span class="cp">#define IOPMU_INBOUND_INT_MSG0       1</span>
<span class="cp">#define IOPMU_INBOUND_INT_MSG1       2</span>
<span class="cp">#define IOPMU_INBOUND_INT_DOORBELL   4</span>
<span class="cp">#define IOPMU_INBOUND_INT_ERROR      8</span>
<span class="cp">#define IOPMU_INBOUND_INT_POSTQUEUE  0x10</span>

<span class="cp">#define MVIOP_QUEUE_LEN  512</span>

<span class="k">struct</span> <span class="n">hpt_iopmu_mv</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">inbound_head</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">inbound_tail</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_head</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_tail</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">inbound_msg</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_msg</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserve</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
	<span class="n">__le64</span> <span class="n">inbound_q</span><span class="p">[</span><span class="n">MVIOP_QUEUE_LEN</span><span class="p">];</span>
	<span class="n">__le64</span> <span class="n">outbound_q</span><span class="p">[</span><span class="n">MVIOP_QUEUE_LEN</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_iopmv_regs</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">reserved</span><span class="p">[</span><span class="mh">0x20400</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">inbound_doorbell</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">inbound_intmask</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_doorbell</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbound_intmask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define MVIOP_MU_QUEUE_ADDR_HOST_MASK   (~(0x1full))</span>
<span class="cp">#define MVIOP_MU_QUEUE_ADDR_HOST_BIT    4</span>

<span class="cp">#define MVIOP_MU_QUEUE_ADDR_IOP_HIGH32  0xffffffff</span>
<span class="cp">#define MVIOP_MU_QUEUE_REQUEST_RESULT_BIT   1</span>
<span class="cp">#define MVIOP_MU_QUEUE_REQUEST_RETURN_CONTEXT 2</span>

<span class="cp">#define MVIOP_MU_INBOUND_INT_MSG        1</span>
<span class="cp">#define MVIOP_MU_INBOUND_INT_POSTQUEUE  2</span>
<span class="cp">#define MVIOP_MU_OUTBOUND_INT_MSG       1</span>
<span class="cp">#define MVIOP_MU_OUTBOUND_INT_POSTQUEUE 2</span>

<span class="k">enum</span> <span class="n">hpt_iopmu_message</span> <span class="p">{</span>
	<span class="cm">/* host-to-iop messages */</span>
	<span class="n">IOPMU_INBOUND_MSG0_NOP</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">IOPMU_INBOUND_MSG0_RESET</span><span class="p">,</span>
	<span class="n">IOPMU_INBOUND_MSG0_FLUSH</span><span class="p">,</span>
	<span class="n">IOPMU_INBOUND_MSG0_SHUTDOWN</span><span class="p">,</span>
	<span class="n">IOPMU_INBOUND_MSG0_STOP_BACKGROUND_TASK</span><span class="p">,</span>
	<span class="n">IOPMU_INBOUND_MSG0_START_BACKGROUND_TASK</span><span class="p">,</span>
	<span class="n">IOPMU_INBOUND_MSG0_MAX</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">,</span>
	<span class="cm">/* iop-to-host messages */</span>
	<span class="n">IOPMU_OUTBOUND_MSG0_REGISTER_DEVICE_0</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="n">IOPMU_OUTBOUND_MSG0_REGISTER_DEVICE_MAX</span> <span class="o">=</span> <span class="mh">0x1ff</span><span class="p">,</span>
	<span class="n">IOPMU_OUTBOUND_MSG0_UNREGISTER_DEVICE_0</span> <span class="o">=</span> <span class="mh">0x200</span><span class="p">,</span>
	<span class="n">IOPMU_OUTBOUND_MSG0_UNREGISTER_DEVICE_MAX</span> <span class="o">=</span> <span class="mh">0x2ff</span><span class="p">,</span>
	<span class="n">IOPMU_OUTBOUND_MSG0_REVALIDATE_DEVICE_0</span> <span class="o">=</span> <span class="mh">0x300</span><span class="p">,</span>
	<span class="n">IOPMU_OUTBOUND_MSG0_REVALIDATE_DEVICE_MAX</span> <span class="o">=</span> <span class="mh">0x3ff</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_iop_request_header</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">result</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">context</span><span class="p">;</span> <span class="cm">/* host context */</span>
	<span class="n">__le32</span> <span class="n">context_hi32</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define IOP_REQUEST_FLAG_SYNC_REQUEST 1</span>
<span class="cp">#define IOP_REQUEST_FLAG_BIST_REQUEST 2</span>
<span class="cp">#define IOP_REQUEST_FLAG_REMAPPED     4</span>
<span class="cp">#define IOP_REQUEST_FLAG_OUTPUT_CONTEXT 8</span>

<span class="k">enum</span> <span class="n">hpt_iop_request_type</span> <span class="p">{</span>
	<span class="n">IOP_REQUEST_TYPE_GET_CONFIG</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">IOP_REQUEST_TYPE_SET_CONFIG</span><span class="p">,</span>
	<span class="n">IOP_REQUEST_TYPE_BLOCK_COMMAND</span><span class="p">,</span>
	<span class="n">IOP_REQUEST_TYPE_SCSI_COMMAND</span><span class="p">,</span>
	<span class="n">IOP_REQUEST_TYPE_IOCTL_COMMAND</span><span class="p">,</span>
	<span class="n">IOP_REQUEST_TYPE_MAX</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">hpt_iop_result_type</span> <span class="p">{</span>
	<span class="n">IOP_RESULT_PENDING</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">IOP_RESULT_SUCCESS</span><span class="p">,</span>
	<span class="n">IOP_RESULT_FAIL</span><span class="p">,</span>
	<span class="n">IOP_RESULT_BUSY</span><span class="p">,</span>
	<span class="n">IOP_RESULT_RESET</span><span class="p">,</span>
	<span class="n">IOP_RESULT_INVALID_REQUEST</span><span class="p">,</span>
	<span class="n">IOP_RESULT_BAD_TARGET</span><span class="p">,</span>
	<span class="n">IOP_RESULT_CHECK_CONDITION</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_iop_request_get_config</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hpt_iop_request_header</span> <span class="n">header</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">interface_version</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">firmware_version</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">max_requests</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">request_size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">max_sg_count</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">data_transfer_length</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">alignment_mask</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">max_devices</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">sdram_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_iop_request_set_config</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hpt_iop_request_header</span> <span class="n">header</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">iop_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">vbus_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">max_host_request_size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserve</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_iopsg</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">eot</span><span class="p">;</span> <span class="cm">/* non-zero: end of table */</span>
	<span class="n">__le64</span> <span class="n">pci_address</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_iop_request_block_command</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hpt_iop_request_header</span> <span class="n">header</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">channel</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">target</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">lun</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">pad1</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">command</span><span class="p">;</span> <span class="cm">/* IOP_BLOCK_COMMAND_{READ,WRITE} */</span>
	<span class="n">__le16</span> <span class="n">sectors</span><span class="p">;</span>
	<span class="n">__le64</span> <span class="n">lba</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hpt_iopsg</span> <span class="n">sg_list</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define IOP_BLOCK_COMMAND_READ     1</span>
<span class="cp">#define IOP_BLOCK_COMMAND_WRITE    2</span>
<span class="cp">#define IOP_BLOCK_COMMAND_VERIFY   3</span>
<span class="cp">#define IOP_BLOCK_COMMAND_FLUSH    4</span>
<span class="cp">#define IOP_BLOCK_COMMAND_SHUTDOWN 5</span>

<span class="k">struct</span> <span class="n">hpt_iop_request_scsi_command</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hpt_iop_request_header</span> <span class="n">header</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">channel</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">target</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">lun</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">pad1</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">cdb</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">dataxfer_length</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hpt_iopsg</span> <span class="n">sg_list</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_iop_request_ioctl_command</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hpt_iop_request_header</span> <span class="n">header</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">ioctl_code</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">inbuf_size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">outbuf_size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">bytes_returned</span><span class="p">;</span>
	<span class="n">u8</span>     <span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="cm">/* out data should be put at buf[(inbuf_size+3)&amp;~3] */</span>
<span class="p">};</span>

<span class="cp">#define HPTIOP_MAX_REQUESTS  256u</span>

<span class="k">struct</span> <span class="n">hptiop_request</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hptiop_request</span> <span class="o">*</span><span class="n">next</span><span class="p">;</span>
	<span class="kt">void</span>                  <span class="o">*</span><span class="n">req_virt</span><span class="p">;</span>
	<span class="n">u32</span>                   <span class="n">req_shifted_phy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scsi_cmnd</span>      <span class="o">*</span><span class="n">scp</span><span class="p">;</span>
	<span class="kt">int</span>                   <span class="n">index</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_scsi_pointer</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">mapped</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sgcnt</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dma_handle</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define HPT_SCP(scp) ((struct hpt_scsi_pointer *)&amp;(scp)-&gt;SCp)</span>

<span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hptiop_adapter_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">hpt_iopmu_itl</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iop</span><span class="p">;</span>
			<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">plx</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">itl</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">hpt_iopmv_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">hpt_iopmu_mv</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mu</span><span class="p">;</span>
			<span class="kt">void</span> <span class="o">*</span><span class="n">internal_req</span><span class="p">;</span>
			<span class="n">dma_addr_t</span> <span class="n">internal_req_phy</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">mv</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">Scsi_Host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pcidev</span><span class="p">;</span>

	<span class="cm">/* IOP config info */</span>
	<span class="n">u32</span>     <span class="n">interface_version</span><span class="p">;</span>
	<span class="n">u32</span>     <span class="n">firmware_version</span><span class="p">;</span>
	<span class="n">u32</span>     <span class="n">sdram_size</span><span class="p">;</span>
	<span class="n">u32</span>     <span class="n">max_devices</span><span class="p">;</span>
	<span class="n">u32</span>     <span class="n">max_requests</span><span class="p">;</span>
	<span class="n">u32</span>     <span class="n">max_request_size</span><span class="p">;</span>
	<span class="n">u32</span>     <span class="n">max_sg_descriptors</span><span class="p">;</span>

	<span class="n">u32</span>     <span class="n">req_size</span><span class="p">;</span> <span class="cm">/* host-allocated request buffer size */</span>

	<span class="n">u32</span>     <span class="n">iopintf_v2</span><span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>     <span class="n">initialized</span><span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>     <span class="n">msg_done</span><span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">hptiop_request</span> <span class="o">*</span> <span class="n">req_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hptiop_request</span> <span class="n">reqs</span><span class="p">[</span><span class="n">HPTIOP_MAX_REQUESTS</span><span class="p">];</span>

	<span class="cm">/* used to free allocated dma area */</span>
	<span class="kt">void</span>        <span class="o">*</span><span class="n">dma_coherent</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>  <span class="n">dma_coherent_handle</span><span class="p">;</span>

	<span class="n">atomic_t</span>    <span class="n">reset_count</span><span class="p">;</span>
	<span class="n">atomic_t</span>    <span class="n">resetting</span><span class="p">;</span>

	<span class="n">wait_queue_head_t</span> <span class="n">reset_wq</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span> <span class="n">ioctl_wq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hpt_ioctl_k</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span> <span class="n">hba</span><span class="p">;</span>
	<span class="n">u32</span>    <span class="n">ioctl_code</span><span class="p">;</span>
	<span class="n">u32</span>    <span class="n">inbuf_size</span><span class="p">;</span>
	<span class="n">u32</span>    <span class="n">outbuf_size</span><span class="p">;</span>
	<span class="kt">void</span>   <span class="o">*</span><span class="n">inbuf</span><span class="p">;</span>
	<span class="kt">void</span>   <span class="o">*</span><span class="n">outbuf</span><span class="p">;</span>
	<span class="n">u32</span>    <span class="o">*</span><span class="n">bytes_returned</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">done</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hpt_ioctl_k</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span>    <span class="n">result</span><span class="p">;</span> <span class="cm">/* HPT_IOCTL_RESULT_ */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hptiop_adapter_ops</span> <span class="p">{</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">iop_wait_ready</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="n">u32</span> <span class="n">millisec</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">internal_memalloc</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">internal_memfree</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">map_pci_bar</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">unmap_pci_bar</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">enable_intr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">disable_intr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">get_config</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">hpt_iop_request_get_config</span> <span class="o">*</span><span class="n">config</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">set_config</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">hpt_iop_request_set_config</span> <span class="o">*</span><span class="n">config</span><span class="p">);</span>
	<span class="kt">int</span>  <span class="p">(</span><span class="o">*</span><span class="n">iop_intr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">post_msg</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msg</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">post_req</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hptiop_hba</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="k">struct</span> <span class="n">hptiop_request</span> <span class="o">*</span><span class="n">_req</span><span class="p">);</span>
<span class="p">};</span>

<span class="cp">#define HPT_IOCTL_RESULT_OK         0</span>
<span class="cp">#define HPT_IOCTL_RESULT_FAILED     (-1)</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">#define dprintk(fmt, args...) do { printk(fmt, ##args); } while(0)</span>
<span class="cp">#else</span>
<span class="cp">#define dprintk(fmt, args...)</span>
<span class="cp">#endif</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
