INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/ir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/reg_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_group
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/new/reg_group_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_group_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/state_transition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_transition
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2017/Lab/11.13_all_files/11.13_all_files.srcs/sim_1/new/tb_cpu_with_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_with_mem
