SET_ERROR_CODE 0
SET_ERROR_MSG null
SET_ERROR_TEXT Generating
SET_PARAMETER single_port_output_clock_enable true
SET_PARAMETER output_options registered
SET_PARAMETER default_data_radix 2
SET_PARAMETER create_rpm true
SET_PARAMETER reset_qspo false
SET_PARAMETER dual_port_output_clock_enable false
SET_PARAMETER dual_port_address non_registered
SET_PARAMETER sync_reset_qdpo false
SET_PARAMETER default_data 0
SET_PARAMETER ce_overrides sync_controls_overrides_ce
SET_PARAMETER memory_type rom
SET_PARAMETER common_output_ce false
SET_PARAMETER latency 1
SET_PARAMETER data_width 36
SET_PARAMETER sync_reset_qspo false
SET_PARAMETER component_name color_rom
SET_PARAMETER qualify_we_with_i_ce false
SET_PARAMETER read_enable false
SET_PARAMETER common_output_clk false
SET_PARAMETER multiplexer_construction lut_based
SET_PARAMETER input_options non_registered
SET_PARAMETER coefficient_file F:\PT8612\VHDL\xilinx\SDHD_module_v2\color_rom.coe
SET_PARAMETER reset_qdpo false
SET_PARAMETER input_clock_enable false
SET_PARAMETER depth 48
