
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.20000000000000000000;
2.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47  246625.9      1.32     550.0   31348.6                          
    0:00:47  246625.9      1.32     550.0   31348.6                          
    0:00:48  246961.0      1.32     550.0   31348.6                          
    0:00:48  247288.2      1.32     550.0   31348.6                          
    0:00:48  247615.4      1.32     550.0   31348.6                          
    0:00:48  247942.6      1.32     550.0   31348.6                          
    0:00:48  248269.8      1.32     550.0   31348.6                          
    0:00:48  248596.9      1.32     550.0   31348.6                          
    0:00:48  249247.6      1.32     547.6   28138.6                          
    0:01:20  248618.8      0.69     214.1    1052.1                          
    0:01:20  248618.8      0.69     214.1    1052.1                          
    0:01:20  248618.8      0.69     214.1    1052.1                          
    0:01:21  248619.3      0.69     214.1    1052.1                          
    0:01:22  248619.3      0.69     214.1    1052.1                          
    0:01:46  198619.0      0.70     124.4     250.0                          
    0:01:49  198536.3      0.68     123.5     225.1                          
    0:01:54  198546.9      0.68     122.9     215.2                          
    0:01:55  198557.6      0.68     121.9     205.4                          
    0:01:59  198564.2      0.66     120.9     191.9                          
    0:02:01  198577.8      0.65     119.5     176.7                          
    0:02:02  198582.0      0.65     115.4     166.8                          
    0:02:03  198598.0      0.64     114.2     149.8                          
    0:02:04  198614.2      0.64     112.4     131.0                          
    0:02:05  198631.0      0.64     111.4     113.9                          
    0:02:06  198640.6      0.62     110.0      98.6                          
    0:02:07  198651.7      0.61     107.2      79.8                          
    0:02:08  198663.2      0.60     105.5      63.4                          
    0:02:08  198675.9      0.59     103.9      52.2                          
    0:02:09  198689.0      0.57     101.4      44.3                          
    0:02:10  198710.2      0.56      99.9      43.4                          
    0:02:10  198720.1      0.53      97.9      40.0                          
    0:02:11  198507.0      0.53      97.9      40.0                          
    0:02:11  198507.0      0.53      97.9      40.0                          
    0:02:12  198506.2      0.53      97.6       0.0                          
    0:02:12  198506.2      0.53      97.6       0.0                          
    0:02:12  198506.2      0.53      97.6       0.0                          
    0:02:12  198506.2      0.53      97.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:12  198506.2      0.53      97.6       0.0                          
    0:02:13  198546.1      0.51      95.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198575.4      0.49      94.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198607.6      0.49      93.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198624.9      0.48      93.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198649.1      0.47      92.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198676.5      0.46      91.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198694.0      0.46      90.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198709.2      0.46      90.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198721.9      0.45      89.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198741.6      0.45      89.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198757.6      0.45      89.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198772.5      0.44      89.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198799.1      0.44      88.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198811.1      0.44      88.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198820.1      0.44      87.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198833.7      0.44      87.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198849.1      0.44      87.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198866.4      0.43      86.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198875.2      0.43      86.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198897.0      0.43      85.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:15  198913.2      0.42      84.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198930.8      0.41      84.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198952.3      0.41      83.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198969.6      0.41      81.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198994.6      0.41      79.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199011.9      0.41      78.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199036.9      0.41      76.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199054.2      0.41      74.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199079.2      0.41      72.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199096.2      0.41      71.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:16  199109.8      0.41      71.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:16  199125.7      0.40      71.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:16  199139.8      0.40      71.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199147.0      0.40      71.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199161.1      0.39      70.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199178.4      0.39      70.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199187.2      0.39      70.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199208.5      0.39      70.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199218.3      0.39      69.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199236.7      0.38      69.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199248.1      0.38      69.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199256.6      0.38      69.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199264.6      0.38      69.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199274.7      0.38      69.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199277.9      0.38      69.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199293.0      0.38      68.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199308.5      0.38      66.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199330.8      0.37      66.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199350.0      0.37      64.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199357.7      0.37      64.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199368.3      0.37      64.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199373.9      0.37      64.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199379.2      0.37      64.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199390.7      0.37      64.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199407.2      0.37      64.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199416.7      0.37      64.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199422.1      0.37      64.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199435.9      0.37      64.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199443.3      0.37      64.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199447.1      0.36      63.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199463.8      0.36      63.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199480.0      0.36      62.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199485.1      0.36      62.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199498.4      0.36      62.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199504.0      0.36      61.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199513.6      0.36      61.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199525.5      0.36      61.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199533.5      0.36      60.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199555.3      0.35      60.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199560.1      0.35      60.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199569.2      0.35      60.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199586.7      0.35      60.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199601.6      0.34      59.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199616.0      0.34      58.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199629.0      0.34      58.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199636.5      0.34      58.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199658.3      0.34      57.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199676.1      0.34      55.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199691.8      0.33      55.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199710.4      0.33      53.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199724.8      0.33      53.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199732.2      0.33      53.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199745.0      0.33      52.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199757.2      0.32      52.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199759.3      0.32      52.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199771.6      0.32      52.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199778.5      0.32      52.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199779.8      0.32      52.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199793.4      0.32      52.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199799.0      0.32      52.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199803.8      0.32      51.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199804.3      0.32      51.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199813.9      0.32      51.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199827.4      0.32      50.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199838.3      0.32      49.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199843.7      0.32      49.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199849.8      0.32      49.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199858.6      0.31      49.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199878.0      0.31      48.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199883.8      0.31      48.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199898.5      0.31      48.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199910.2      0.31      47.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199917.6      0.31      47.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199933.8      0.31      47.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199936.5      0.30      46.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199942.1      0.30      46.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199949.3      0.30      46.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199951.4      0.30      46.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:24  199956.2      0.30      46.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199966.3      0.30      46.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199982.3      0.30      45.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199997.4      0.30      45.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:24  200012.0      0.30      44.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200020.8      0.29      44.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200031.2      0.29      44.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200038.6      0.29      44.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:24  200046.1      0.29      44.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200063.7      0.29      43.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200072.7      0.29      42.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200076.7      0.28      42.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200093.4      0.28      41.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200103.6      0.28      40.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200110.7      0.28      40.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200139.5      0.28      39.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200147.2      0.28      39.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200155.7      0.27      39.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200174.6      0.27      39.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200192.7      0.27      39.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200211.5      0.27      38.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200217.4      0.27      38.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200226.2      0.26      38.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200240.3      0.26      38.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200261.3      0.26      37.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200269.8      0.26      36.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:26  200273.8      0.26      36.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200282.8      0.26      36.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200285.8      0.26      36.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200302.5      0.26      36.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200313.4      0.26      36.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200318.2      0.26      35.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200326.7      0.26      35.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200328.9      0.25      35.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200331.2      0.25      35.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200340.6      0.25      35.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200352.3      0.25      35.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200362.9      0.25      35.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200370.1      0.25      34.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200375.1      0.25      34.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200381.8      0.25      34.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200391.1      0.24      34.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200403.1      0.24      34.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200411.0      0.24      34.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200426.7      0.24      33.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200429.9      0.24      33.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200437.1      0.24      33.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200452.0      0.24      33.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200462.7      0.24      32.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200477.0      0.24      32.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200482.1      0.24      32.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200490.0      0.24      32.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200500.7      0.23      32.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200508.4      0.23      32.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200519.6      0.23      31.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200525.4      0.23      31.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200538.7      0.23      31.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200543.5      0.23      31.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200561.1      0.23      30.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200568.5      0.23      30.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200591.1      0.23      29.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200592.7      0.23      29.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200600.2      0.23      29.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200607.4      0.22      29.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200614.3      0.22      29.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200622.8      0.22      28.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200626.8      0.22      28.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200631.0      0.22      28.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200632.4      0.22      28.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200638.7      0.21      28.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200641.1      0.21      28.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  200644.6      0.21      28.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200647.5      0.21      28.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200654.7      0.21      28.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200658.2      0.21      27.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200659.0      0.21      27.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200661.9      0.21      27.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:31  200667.5      0.21      27.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200674.4      0.21      27.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200683.2      0.21      27.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200688.8      0.21      27.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200696.7      0.21      27.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200699.7      0.21      27.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200702.6      0.21      26.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200711.4      0.21      26.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200718.5      0.20      26.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200723.6      0.20      26.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200728.9      0.20      26.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200732.1      0.20      26.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200738.0      0.20      26.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200748.9      0.20      25.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200752.9      0.20      25.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200758.4      0.20      25.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200762.4      0.20      25.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200768.3      0.20      25.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200773.6      0.20      25.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200782.6      0.20      25.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200789.0      0.19      24.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200793.3      0.19      24.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200796.2      0.19      24.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200800.2      0.19      24.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200802.9      0.19      24.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200809.5      0.19      24.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:33  200809.8      0.19      24.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200811.4      0.19      24.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200815.4      0.19      24.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200823.1      0.19      24.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200830.5      0.19      24.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200835.1      0.19      24.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200839.8      0.19      24.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200844.4      0.19      24.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200848.6      0.19      24.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:34  200851.5      0.19      24.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200855.8      0.19      24.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200863.0      0.19      23.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200870.4      0.19      23.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200873.6      0.19      23.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200878.7      0.19      23.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200881.6      0.19      23.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200885.9      0.18      23.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200888.0      0.18      23.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200888.8      0.18      23.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200891.4      0.18      23.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:35  200896.5      0.18      23.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200898.4      0.18      23.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200904.2      0.18      23.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200910.9      0.18      23.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200916.2      0.18      23.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200925.5      0.18      23.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:35  200934.5      0.18      23.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200941.5      0.18      23.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200943.3      0.18      22.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200947.0      0.18      22.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:36  200951.6      0.18      22.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200955.3      0.18      22.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200964.3      0.18      22.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:36  200968.3      0.18      22.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200972.8      0.18      22.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200978.7      0.18      22.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200984.8      0.18      22.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200989.3      0.18      22.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200996.2      0.18      22.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200998.1      0.18      22.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:36  201001.6      0.18      22.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201009.3      0.17      21.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201013.5      0.17      21.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201019.4      0.17      21.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201023.9      0.17      21.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201029.8      0.17      21.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201032.2      0.17      21.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201034.0      0.17      21.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201038.3      0.17      21.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201045.5      0.17      21.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:37  201052.4      0.17      21.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201057.2      0.17      20.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201064.6      0.17      20.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201071.0      0.17      20.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  201075.0      0.17      20.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201079.2      0.17      20.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201084.8      0.17      20.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201089.6      0.17      20.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201094.9      0.17      20.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201101.1      0.17      20.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201104.8      0.17      20.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201112.2      0.16      20.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201119.9      0.16      20.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201131.6      0.16      20.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201137.2      0.16      19.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201140.7      0.16      19.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201144.4      0.16      19.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:39  201149.5      0.16      19.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201154.5      0.16      19.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201157.4      0.16      19.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201162.0      0.16      19.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201167.6      0.16      19.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201169.4      0.16      19.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201172.9      0.16      19.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201181.6      0.16      18.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201184.0      0.16      18.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201188.6      0.16      18.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201195.2      0.16      18.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201203.5      0.16      18.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201209.0      0.16      18.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201216.2      0.15      18.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201220.2      0.15      18.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201226.3      0.15      18.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201230.9      0.15      18.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201235.6      0.15      18.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201239.4      0.15      18.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201242.6      0.15      18.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201247.9      0.15      17.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201254.3      0.15      17.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201259.1      0.15      17.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201264.1      0.15      17.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201265.2      0.15      17.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201270.5      0.15      17.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201277.9      0.15      17.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201284.1      0.15      17.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201291.8      0.15      17.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201296.0      0.15      16.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201301.6      0.15      16.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201310.1      0.14      16.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201322.6      0.14      16.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201326.1      0.14      16.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201331.9      0.14      16.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201334.6      0.14      16.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201341.0      0.14      16.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201344.4      0.14      16.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201346.8      0.14      16.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201351.4      0.14      16.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201354.3      0.14      16.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201359.3      0.14      16.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201366.0      0.14      16.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201368.4      0.14      16.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201374.0      0.14      16.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201374.8      0.14      16.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:42  201378.5      0.14      16.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201381.4      0.14      15.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201382.2      0.14      15.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201386.2      0.14      15.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201390.2      0.14      15.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201393.7      0.14      15.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201399.2      0.14      15.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201400.0      0.14      15.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201405.6      0.14      15.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201406.7      0.14      15.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201411.7      0.14      15.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201413.3      0.14      15.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201419.2      0.13      15.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201423.4      0.13      15.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201430.4      0.13      15.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201432.5      0.13      15.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201434.9      0.13      14.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201439.7      0.13      14.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201445.0      0.13      14.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201447.6      0.13      14.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201450.8      0.13      14.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201451.6      0.13      14.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201453.8      0.13      14.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201458.3      0.13      14.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201460.9      0.13      14.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201463.6      0.13      14.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201467.6      0.13      14.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201476.1      0.13      14.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201481.4      0.13      14.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:44  201483.3      0.13      14.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201485.4      0.13      14.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201490.2      0.13      14.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201495.3      0.13      14.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201497.9      0.13      14.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201503.0      0.13      14.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201506.7      0.13      14.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201511.2      0.13      14.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201515.5      0.13      13.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201517.3      0.12      13.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201520.8      0.12      13.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201525.6      0.12      13.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201530.1      0.12      13.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201533.6      0.12      13.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201537.3      0.12      13.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201539.4      0.12      13.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201541.5      0.12      13.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201545.5      0.12      13.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201551.9      0.12      13.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201556.4      0.12      13.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201567.3      0.12      13.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201574.8      0.12      13.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201581.2      0.12      13.3      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:46  201588.4      0.12      13.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201591.6      0.12      13.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201600.9      0.12      13.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201602.7      0.12      13.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201606.2      0.12      13.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201606.5      0.12      13.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201607.0      0.12      13.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201610.7      0.12      13.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201610.7      0.12      13.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201612.8      0.12      13.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201614.4      0.12      13.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201617.1      0.12      13.1      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201617.4      0.12      13.1      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201619.8      0.12      13.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201620.3      0.12      13.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201620.3      0.12      13.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201624.8      0.12      13.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201625.1      0.12      13.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201625.9      0.12      13.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201629.1      0.12      12.9      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201629.6      0.12      12.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201630.9      0.12      12.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201633.6      0.12      12.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201635.4      0.12      12.8      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201640.2      0.12      12.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201641.3      0.12      12.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201641.6      0.12      12.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201641.0      0.12      12.7      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201641.0      0.12      12.7      24.2                          
    0:02:59  196413.3      0.12      12.7      24.2                          
    0:03:00  196413.3      0.12      12.7      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:00  196413.3      0.12      12.7      24.2                          
    0:03:00  196404.8      0.12      12.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196407.5      0.12      12.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196413.9      0.12      12.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:00  196419.2      0.12      12.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:00  196422.6      0.11      12.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:00  196429.0      0.11      12.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196436.5      0.11      12.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  196451.6      0.11      12.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196461.5      0.11      12.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196468.9      0.11      12.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  196474.8      0.11      11.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:01  196479.0      0.11      11.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:01  196481.7      0.11      11.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:01  196495.0      0.11      11.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196497.4      0.11      11.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:01  196503.2      0.11      11.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:01  196510.4      0.11      11.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:01  196514.7      0.11      11.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:01  196516.3      0.11      11.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196521.3      0.11      11.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196527.7      0.11      11.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196532.8      0.11      11.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  196534.4      0.11      11.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196543.1      0.11      10.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196549.3      0.11      10.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196554.6      0.11      10.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  196556.7      0.11      10.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196557.2      0.11      10.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196565.0      0.11      10.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196566.8      0.11      10.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196570.8      0.11      10.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196572.7      0.11      10.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:03  196580.4      0.11      10.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196589.7      0.11      10.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196595.0      0.11      10.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196598.7      0.11      10.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:03  196600.1      0.11      10.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196607.8      0.11      10.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196612.6      0.11      10.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196620.0      0.11      10.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196625.6      0.11      10.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196629.3      0.10      10.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196635.2      0.10      10.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  196637.8      0.10      10.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196644.8      0.10      10.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196649.8      0.10      10.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:04  196656.5      0.10       9.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196657.5      0.10       9.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196653.3      0.10       9.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196656.5      0.10       9.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:04  196656.5      0.10       9.9       0.0                          
    0:03:05  196656.5      0.10       9.9       0.0                          
    0:03:11  194218.0      0.11       9.8       0.0                          
    0:03:14  192312.7      0.11       9.8       0.0                          
    0:03:15  192040.3      0.11       9.8       0.0                          
    0:03:16  191805.7      0.11       9.8       0.0                          
    0:03:17  191550.3      0.11       9.8       0.0                          
    0:03:18  191357.7      0.11       9.8       0.0                          
    0:03:19  191165.2      0.11       9.8       0.0                          
    0:03:20  190972.6      0.11       9.8       0.0                          
    0:03:20  190780.5      0.11       9.8       0.0                          
    0:03:21  190588.5      0.11       9.8       0.0                          
    0:03:22  190396.4      0.11       9.8       0.0                          
    0:03:23  190151.2      0.11       9.8       0.0                          
    0:03:24  189969.7      0.11       9.8       0.0                          
    0:03:25  189862.8      0.11       9.8       0.0                          
    0:03:25  189777.2      0.11       9.8       0.0                          
    0:03:26  189696.3      0.11       9.8       0.0                          
    0:03:26  189696.3      0.11       9.8       0.0                          
    0:03:26  189696.6      0.11       9.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:27  189701.9      0.11       9.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:27  189728.2      0.10       9.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:28  189764.4      0.10       9.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:28  189809.4      0.10       9.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:29  189816.5      0.10       9.1       0.0                          
    0:03:31  189623.4      0.15       9.5       0.0                          
    0:03:31  189614.1      0.15       9.6       0.0                          
    0:03:31  189614.1      0.15       9.6       0.0                          
    0:03:31  189614.1      0.15       9.6       0.0                          
    0:03:31  189614.1      0.15       9.6       0.0                          
    0:03:31  189614.1      0.15       9.6       0.0                          
    0:03:31  189614.1      0.15       9.6       0.0                          
    0:03:31  189617.0      0.10       9.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:32  189622.1      0.10       9.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:32  189635.7      0.10       9.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189649.2      0.10       8.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189656.1      0.10       8.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:32  189666.0      0.10       8.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:32  189674.8      0.09       8.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:32  189679.5      0.09       8.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:32  189689.4      0.09       7.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:32  189712.3      0.09       7.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189719.2      0.09       7.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:33  189735.4      0.09       7.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189735.1      0.09       7.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189738.9      0.09       7.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189743.4      0.09       7.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189750.3      0.09       6.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189751.6      0.09       6.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:33  189756.9      0.09       6.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189764.1      0.09       6.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189768.9      0.09       6.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189777.7      0.09       6.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:33  189791.5      0.09       6.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:34  189810.9      0.09       6.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189817.6      0.09       6.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189817.6      0.09       6.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:34  189820.3      0.09       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189821.9      0.09       6.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:34  189825.0      0.09       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189830.4      0.09       6.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189836.5      0.09       6.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189851.9      0.09       6.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189858.8      0.09       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189865.7      0.09       6.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:34  189869.7      0.09       6.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189871.9      0.09       6.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189875.1      0.08       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189880.1      0.08       6.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189880.9      0.08       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189883.0      0.08       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189889.9      0.08       5.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189890.2      0.08       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189891.3      0.08       5.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189893.9      0.08       5.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189896.9      0.08       5.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:35  189902.2      0.08       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:35  189903.0      0.08       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:36  189908.3      0.08       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:36  189911.5      0.08       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:36  189916.5      0.08       5.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:36  189919.2      0.08       5.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:36  189922.7      0.08       5.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:36  189924.3      0.08       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:36  189932.2      0.08       5.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:36  189935.2      0.08       5.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:36  189943.9      0.08       5.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  189956.7      0.08       5.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:36  189960.4      0.08       5.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:36  189970.0      0.08       5.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:37  189974.8      0.08       5.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:37  189984.6      0.08       5.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:37  189990.2      0.08       5.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:37  189993.7      0.08       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:37  189997.4      0.07       5.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:37  190003.8      0.07       5.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:37  190006.5      0.07       5.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:37  190010.2      0.07       5.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:37  190018.7      0.07       5.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:37  190020.6      0.07       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:37  190028.3      0.07       5.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190028.3      0.07       5.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190031.7      0.07       5.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:38  190037.6      0.07       5.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190043.4      0.07       5.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190044.5      0.07       5.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190045.0      0.07       5.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190053.0      0.07       5.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190053.0      0.07       5.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190053.0      0.07       5.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190060.5      0.07       5.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:38  190064.4      0.07       5.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190067.6      0.07       5.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190067.6      0.07       5.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190069.2      0.07       5.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190073.2      0.07       5.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190075.6      0.07       5.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190075.6      0.07       5.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190076.9      0.07       5.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190080.1      0.07       5.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:39  190082.3      0.07       5.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:39  190082.0      0.07       5.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:39  190082.0      0.07       5.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190084.7      0.07       5.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190091.0      0.07       5.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190092.9      0.07       4.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190100.1      0.07       4.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190110.5      0.07       4.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  190113.9      0.07       4.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190114.5      0.07       4.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190126.7      0.07       4.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190132.3      0.06       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190132.3      0.06       4.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190133.1      0.06       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190137.6      0.06       4.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190137.9      0.06       4.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190140.0      0.06       4.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:41  190145.3      0.06       4.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  190154.6      0.06       4.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190154.6      0.06       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190155.2      0.06       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190155.9      0.06       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190163.7      0.06       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190168.7      0.06       4.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190171.1      0.06       4.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190179.4      0.06       4.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190181.8      0.06       4.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190182.8      0.06       4.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190185.5      0.06       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190192.1      0.06       4.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190194.5      0.06       4.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190199.0      0.06       4.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190201.7      0.06       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190207.8      0.06       4.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190208.6      0.06       4.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190209.9      0.06       4.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190210.2      0.06       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190211.8      0.06       4.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:43  190213.9      0.06       4.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190214.7      0.06       4.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190215.5      0.06       4.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190218.5      0.06       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190225.1      0.06       4.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190228.3      0.06       4.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190232.8      0.06       4.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190236.0      0.06       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190237.9      0.06       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190237.9      0.06       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190238.7      0.06       4.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:44  190241.9      0.06       4.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190243.5      0.06       4.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:44  190245.1      0.06       4.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190246.9      0.06       4.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190246.4      0.06       4.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190246.9      0.06       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190254.9      0.06       3.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  190256.2      0.06       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190256.2      0.06       3.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190258.6      0.06       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190259.2      0.06       3.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190261.3      0.06       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190262.9      0.06       3.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190266.6      0.06       3.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190269.8      0.06       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190269.8      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190270.6      0.05       3.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190273.5      0.05       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190278.0      0.05       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190279.6      0.05       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190282.8      0.05       3.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:46  190287.6      0.05       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190289.5      0.05       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190292.4      0.05       3.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  190300.9      0.05       3.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190308.4      0.05       3.8       0.0                          
    0:03:47  190275.6      0.05       3.7       0.0                          
    0:03:47  190231.2      0.05       3.7       0.0                          
    0:03:47  190188.7      0.05       3.7       0.0                          
    0:03:47  190145.8      0.05       3.7       0.0                          
    0:03:47  190094.2      0.05       3.7       0.0                          
    0:03:48  190034.4      0.05       3.7       0.0                          
    0:03:48  189994.5      0.05       3.7       0.0                          
    0:03:48  189954.3      0.05       3.7       0.0                          
    0:03:48  189899.0      0.05       3.7       0.0                          
    0:03:48  189847.1      0.05       3.7       0.0                          
    0:03:49  189805.1      0.05       3.8       0.0                          
    0:03:49  189767.1      0.05       3.8       0.0                          
    0:03:49  189698.2      0.05       3.8       0.0                          
    0:03:49  189651.9      0.05       3.8       0.0                          
    0:03:49  189611.4      0.05       3.8       0.0                          
    0:03:52  189506.4      0.05       3.8       0.0                          
    0:03:52  189432.4      0.05       3.8       0.0                          
    0:03:52  189296.8      0.05       3.8       0.0                          
    0:03:53  189143.6      0.05       3.8       0.0                          
    0:03:53  188991.1      0.05       3.8       0.0                          
    0:03:53  188838.7      0.05       3.8       0.0                          
    0:03:54  188685.5      0.05       3.8       0.0                          
    0:03:54  188533.1      0.05       3.8       0.0                          
    0:03:55  188380.7      0.05       3.8       0.0                          
    0:03:55  188227.4      0.05       3.8       0.0                          
    0:03:55  188076.4      0.05       3.8       0.0                          
    0:03:56  187940.2      0.05       3.8       0.0                          
    0:03:56  187800.5      0.05       3.8       0.0                          
    0:03:57  187665.7      0.05       3.8       0.0                          
    0:03:57  187531.6      0.05       3.8       0.0                          
    0:03:58  187392.5      0.05       3.8       0.0                          
    0:03:58  187373.3      0.05       3.8       0.0                          
    0:03:58  187315.9      0.05       3.8       0.0                          
    0:03:59  187178.6      0.05       3.8       0.0                          
    0:03:59  187110.0      0.05       3.8       0.0                          
    0:03:59  187070.1      0.05       3.8       0.0                          
    0:03:59  186947.2      0.05       3.8       0.0                          
    0:04:00  186919.3      0.05       3.8       0.0                          
    0:04:00  186917.7      0.05       3.8       0.0                          
    0:04:01  186912.6      0.05       3.8       0.0                          
    0:04:01  186909.4      0.05       3.8       0.0                          
    0:04:01  186907.0      0.05       3.8       0.0                          
    0:04:01  186902.8      0.05       3.8       0.0                          
    0:04:01  186898.5      0.05       3.8       0.0                          
    0:04:01  186886.8      0.05       3.8       0.0                          
    0:04:02  186884.4      0.05       3.8       0.0                          
    0:04:02  186879.9      0.05       3.8       0.0                          
    0:04:04  186879.9      0.05       3.8       0.0                          
    0:04:05  186804.6      0.06       4.0       0.0                          
    0:04:05  186797.7      0.06       4.0       0.0                          
    0:04:05  186797.7      0.06       4.0       0.0                          
    0:04:05  186797.7      0.06       4.0       0.0                          
    0:04:05  186797.7      0.06       4.0       0.0                          
    0:04:06  186797.7      0.06       4.0       0.0                          
    0:04:06  186797.7      0.06       4.0       0.0                          
    0:04:06  186799.3      0.06       3.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:06  186801.4      0.06       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:06  186804.3      0.06       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:06  186818.7      0.06       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186820.6      0.05       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186821.6      0.05       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186826.7      0.05       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186829.1      0.05       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186837.1      0.05       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186837.3      0.05       3.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186839.2      0.05       3.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186840.3      0.05       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186840.3      0.05       3.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186841.3      0.05       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186842.4      0.05       3.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186852.8      0.05       3.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186858.9      0.05       3.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186859.9      0.05       3.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186861.3      0.05       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186864.7      0.05       3.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186867.7      0.05       3.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186869.5      0.05       3.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  186873.5      0.05       3.4       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Mat_a_Mem/Mem/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:43:42 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83528.256619
Buf/Inv area:                     4612.706007
Noncombinational area:          103345.252427
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                186873.509047
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:43:51 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  54.6945 mW   (93%)
  Net Switching Power  =   4.1413 mW    (7%)
                         ---------
Total Dynamic Power    =  58.8357 mW  (100%)

Cell Leakage Power     =   3.9343 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.3046e+04          541.9535        1.7426e+06        5.5329e+04  (  88.15%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6459e+03        3.5991e+03        2.1917e+06        7.4370e+03  (  11.85%)
--------------------------------------------------------------------------------------------------
Total          5.4692e+04 uW     4.1410e+03 uW     3.9343e+06 nW     6.2766e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:43:52 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri[11]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[11] (memory_b20_SIZE20_LOGSIZE5_30)
                                                          0.00       0.22 f
  path/genblk1[5].path/Mat_a_Mem/data_out[11] (seqMemory_b20_SIZE20_30)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/in0[11] (mac_b20_g1_15)       0.00       0.22 f
  path/genblk1[5].path/path/mult_21/a[11] (mac_b20_g1_15_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/mult_21/U1197/Z (XOR2_X1)     0.08       0.30 r
  path/genblk1[5].path/path/mult_21/U1157/ZN (INV_X1)     0.03       0.33 f
  path/genblk1[5].path/path/mult_21/U1005/Z (BUF_X1)      0.04       0.37 f
  path/genblk1[5].path/path/mult_21/U1739/ZN (OAI22_X1)
                                                          0.06       0.43 r
  path/genblk1[5].path/path/mult_21/U429/CO (HA_X1)       0.06       0.50 r
  path/genblk1[5].path/path/mult_21/U421/S (FA_X1)        0.11       0.61 f
  path/genblk1[5].path/path/mult_21/U419/S (FA_X1)        0.14       0.75 r
  path/genblk1[5].path/path/mult_21/U418/S (FA_X1)        0.12       0.87 f
  path/genblk1[5].path/path/mult_21/U1308/ZN (NOR2_X1)
                                                          0.04       0.91 r
  path/genblk1[5].path/path/mult_21/U1527/ZN (OAI21_X1)
                                                          0.03       0.95 f
  path/genblk1[5].path/path/mult_21/U1521/ZN (AOI21_X1)
                                                          0.04       0.99 r
  path/genblk1[5].path/path/mult_21/U1532/ZN (OAI21_X1)
                                                          0.04       1.02 f
  path/genblk1[5].path/path/mult_21/U1258/ZN (AOI21_X1)
                                                          0.04       1.06 r
  path/genblk1[5].path/path/mult_21/U1844/ZN (OAI21_X1)
                                                          0.03       1.10 f
  path/genblk1[5].path/path/mult_21/U1239/ZN (AOI21_X1)
                                                          0.04       1.14 r
  path/genblk1[5].path/path/mult_21/U1747/ZN (OAI21_X1)
                                                          0.03       1.17 f
  path/genblk1[5].path/path/mult_21/U1722/ZN (AOI21_X1)
                                                          0.04       1.21 r
  path/genblk1[5].path/path/mult_21/U1843/ZN (OAI21_X1)
                                                          0.03       1.25 f
  path/genblk1[5].path/path/mult_21/U1044/ZN (AOI21_X1)
                                                          0.04       1.29 r
  path/genblk1[5].path/path/mult_21/U1842/ZN (OAI21_X1)
                                                          0.03       1.32 f
  path/genblk1[5].path/path/mult_21/U1224/ZN (AOI21_X1)
                                                          0.04       1.36 r
  path/genblk1[5].path/path/mult_21/U1719/ZN (OAI21_X1)
                                                          0.03       1.39 f
  path/genblk1[5].path/path/mult_21/U1672/ZN (AOI21_X1)
                                                          0.04       1.44 r
  path/genblk1[5].path/path/mult_21/U1746/ZN (OAI21_X1)
                                                          0.03       1.47 f
  path/genblk1[5].path/path/mult_21/U1745/ZN (AOI21_X1)
                                                          0.04       1.51 r
  path/genblk1[5].path/path/mult_21/U1793/ZN (INV_X1)     0.03       1.54 f
  path/genblk1[5].path/path/mult_21/U1104/ZN (NAND2_X1)
                                                          0.04       1.58 r
  path/genblk1[5].path/path/mult_21/U1106/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[5].path/path/mult_21/U1110/ZN (NAND2_X1)
                                                          0.03       1.65 r
  path/genblk1[5].path/path/mult_21/U1026/ZN (NAND3_X1)
                                                          0.04       1.69 f
  path/genblk1[5].path/path/mult_21/U1116/ZN (NAND2_X1)
                                                          0.04       1.73 r
  path/genblk1[5].path/path/mult_21/U994/ZN (NAND3_X1)
                                                          0.04       1.76 f
  path/genblk1[5].path/path/mult_21/U1018/ZN (NAND2_X1)
                                                          0.03       1.80 r
  path/genblk1[5].path/path/mult_21/U993/ZN (NAND3_X1)
                                                          0.04       1.83 f
  path/genblk1[5].path/path/mult_21/U1188/ZN (NAND2_X1)
                                                          0.04       1.87 r
  path/genblk1[5].path/path/mult_21/U1097/ZN (NAND3_X1)
                                                          0.04       1.91 f
  path/genblk1[5].path/path/mult_21/U1194/ZN (NAND2_X1)
                                                          0.04       1.95 r
  path/genblk1[5].path/path/mult_21/U1195/ZN (NAND3_X1)
                                                          0.04       1.98 f
  path/genblk1[5].path/path/mult_21/U1092/ZN (NAND2_X1)
                                                          0.03       2.01 r
  path/genblk1[5].path/path/mult_21/U1083/ZN (NAND3_X1)
                                                          0.04       2.06 f
  path/genblk1[5].path/path/mult_21/U1213/ZN (NAND2_X1)
                                                          0.04       2.09 r
  path/genblk1[5].path/path/mult_21/U1215/ZN (NAND3_X1)
                                                          0.04       2.13 f
  path/genblk1[5].path/path/mult_21/U1217/ZN (NAND2_X1)
                                                          0.03       2.16 r
  path/genblk1[5].path/path/mult_21/U1124/ZN (AND3_X1)
                                                          0.05       2.21 r
  path/genblk1[5].path/path/mult_21/product[39] (mac_b20_g1_15_DW_mult_tc_1)
                                                          0.00       2.21 r
  path/genblk1[5].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  path/genblk1[5].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.20 r
  library setup time                                     -0.03       2.17
  data required time                                                 2.17
  --------------------------------------------------------------------------
  data required time                                                 2.17
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
