# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../spi-master-master/VHDL/source/SPI_Master.vhd" \
"../../../../../../spi-master-master/VHDL/source/SPI_Master_With_Single_CS.vhd" \
"../../../../SPI_Serial.srcs/sources_1/imports/rtl/uart_rx.vhd" \
"../../../../SPI_Serial.srcs/sources_1/imports/rtl/uart_tx.vhd" \
"../../../../SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd" \

# Do not sort compile order
nosort
