set SynModuleInfo {
  {SRCNAME integer_alu MODELNAME integer_alu RTLNAME integer_alu IS_TOP 1
    SUBMODULES {
      {MODELNAME integer_alu_sdiv_9s_8s_9_13_1 RTLNAME integer_alu_sdiv_9s_8s_9_13_1 BINDTYPE op TYPE sdiv IMPL auto LATENCY 12 ALLOW_PRAGMA 1}
      {MODELNAME integer_alu_mul_8s_8s_16_1_1 RTLNAME integer_alu_mul_8s_8s_16_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME integer_alu_regslice_both RTLNAME integer_alu_regslice_both BINDTYPE interface TYPE interface_regslice INSTNAME integer_alu_regslice_both_U}
    }
  }
}
