{"vcs1":{"timestamp_begin":1732436410.171309550, "rt":2.10, "ut":0.38, "st":0.23}}
{"vcselab":{"timestamp_begin":1732436412.347782107, "rt":1.83, "ut":0.28, "st":0.13}}
{"link":{"timestamp_begin":1732436414.252733306, "rt":0.35, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732436409.606512191}
{"VCS_COMP_START_TIME": 1732436409.606512191}
{"VCS_COMP_END_TIME": 1732436429.456355066}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334188}}
{"stitch_vcselab": {"peak_mem": 231560}}
