INFO: [VRFC 10-163] Analyzing VHDL file "C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/project_clk1/project_clk1.srcs/sim_1/new/tb_clock_enable_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock_enable_1'
