$date
	Sat Jun 15 17:48:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module DUT $end
$var wire 1 # cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0"
0!
0#
0%
0$
#15
1!
1#
#30
0#
1%
#50
1"
0!
1#
#75
0"
1!
0#
0%
1$
#105
1"
0!
1#
#140
0#
1%
#180
1!
1#
#225
