{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682997059832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682997059840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 20:10:59 2023 " "Processing started: Mon May 01 20:10:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682997059840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997059840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSCore -c MIPSCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSCore -c MIPSCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997059848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682997061552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682997061552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "../Verilog/RTL/REGFILE.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/REGFILE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Verilog/RTL/PC.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/mipscpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/mipscpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../Verilog/RTL/MIPSCPU.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTMEM " "Found entity 1: INSTMEM" {  } { { "../Verilog/RTL/INSTMEM.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../Verilog/RTL/DATAMEM.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATAMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/datalogic.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/datalogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dplogic " "Found entity 1: dplogic" {  } { { "../Verilog/RTL/DATALOGIC.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081694 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX2X1 " "Found entity 2: MUX2X1" {  } { { "../Verilog/RTL/DATALOGIC.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/ctrllogic.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/ctrllogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlogic " "Found entity 1: ctrlogic" {  } { { "../Verilog/RTL/CTRLLOGIC.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081710 ""} { "Info" "ISGN_ENTITY_NAME" "2 aluDec " "Found entity 2: aluDec" {  } { { "../Verilog/RTL/CTRLLOGIC.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(18) " "Verilog HDL warning at ALU.v(18): extended using \"x\" or \"z\"" {  } { { "../Verilog/RTL/ALU.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682997081718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Verilog/RTL/ALU.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/hexout.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/j3241/onedrive/documents/desktop/documents/github/engr--378--lab/mipscore/verilog/rtl/hexout.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexOut " "Found entity 1: hexOut" {  } { { "../Verilog/RTL/HEXOUT.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081735 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7dec " "Found entity 2: seg7dec" {  } { { "../Verilog/RTL/HEXOUT.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997081735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997081735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682997081913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexOut hexOut:ho0 " "Elaborating entity \"hexOut\" for hierarchy \"hexOut:ho0\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "ho0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997081988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7dec hexOut:ho0\|seg7dec:i0 " "Elaborating entity \"seg7dec\" for hierarchy \"hexOut:ho0\|seg7dec:i0\"" {  } { { "../Verilog/RTL/HEXOUT.v" "i0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:al0 " "Elaborating entity \"alu\" for hierarchy \"alu:al0\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "al0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(21) " "Verilog HDL assignment warning at ALU.v(21): truncated value with size 32 to match size of target (1)" {  } { { "../Verilog/RTL/ALU.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682997082088 "|mips|alu:al0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlogic ctrlogic:cl0 " "Elaborating entity \"ctrlogic\" for hierarchy \"ctrlogic:cl0\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "cl0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluDec ctrlogic:cl0\|aluDec:al0 " "Elaborating entity \"aluDec\" for hierarchy \"ctrlogic:cl0\|aluDec:al0\"" {  } { { "../Verilog/RTL/CTRLLOGIC.v" "al0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dplogic dplogic:dl0 " "Elaborating entity \"dplogic\" for hierarchy \"dplogic:dl0\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "dl0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 dplogic:dl0\|MUX2X1:m0 " "Elaborating entity \"MUX2X1\" for hierarchy \"dplogic:dl0\|MUX2X1:m0\"" {  } { { "../Verilog/RTL/DATALOGIC.v" "m0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 dplogic:dl0\|MUX2X1:m6 " "Elaborating entity \"MUX2X1\" for hierarchy \"dplogic:dl0\|MUX2X1:m6\"" {  } { { "../Verilog/RTL/DATALOGIC.v" "m6" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTMEM INSTMEM:imem " "Elaborating entity \"INSTMEM\" for hierarchy \"INSTMEM:imem\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "imem" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTMEM:imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTMEM:imem\|altsyncram:altsyncram_component\"" {  } { { "../Verilog/RTL/INSTMEM.v" "altsyncram_component" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTMEM:imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTMEM:imem\|altsyncram:altsyncram_component\"" {  } { { "../Verilog/RTL/INSTMEM.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTMEM:imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTMEM:imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MemoryInit/IMEM.mif " "Parameter \"init_file\" = \"../MemoryInit/IMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IMEM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997082795 ""}  } { { "../Verilog/RTL/INSTMEM.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682997082795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8j1 " "Found entity 1: altsyncram_g8j1" {  } { { "db/altsyncram_g8j1.tdf" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/altsyncram_g8j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997082949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997082949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g8j1 INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated " "Elaborating entity \"altsyncram_g8j1\" for hierarchy \"INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997082949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umk2 " "Found entity 1: altsyncram_umk2" {  } { { "db/altsyncram_umk2.tdf" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/altsyncram_umk2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997083069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997083069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_umk2 INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|altsyncram_umk2:altsyncram1 " "Elaborating entity \"altsyncram_umk2\" for hierarchy \"INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|altsyncram_umk2:altsyncram1\"" {  } { { "db/altsyncram_g8j1.tdf" "altsyncram1" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/altsyncram_g8j1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997083069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g8j1.tdf" "mgl_prim2" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/altsyncram_g8j1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997084871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g8j1.tdf" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/altsyncram_g8j1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997084904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997084904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997084904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997084904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229800781 " "Parameter \"NODE_NAME\" = \"1229800781\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997084904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997084904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997084904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997084904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682997084904 ""}  } { { "db/altsyncram_g8j1.tdf" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/altsyncram_g8j1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682997084904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997085150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997085417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"INSTMEM:imem\|altsyncram:altsyncram_component\|altsyncram_g8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997085654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dm0 " "Elaborating entity \"dmem\" for hierarchy \"dmem:dm0\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "dm0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997085744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc0 " "Elaborating entity \"pc\" for hierarchy \"pc:pc0\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "pc0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997085769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:rf0 " "Elaborating entity \"rf\" for hierarchy \"rf:rf0\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "rf0" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997085785 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682997086445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.01.20:11:35 Progress: Loading sldc5884f9d/alt_sld_fab_wrapper_hw.tcl " "2023.05.01.20:11:35 Progress: Loading sldc5884f9d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997095429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997101500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997101843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997108656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997108923 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997109150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997109424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997109470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997109470 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682997110457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5884f9d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5884f9d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc5884f9d/alt_sld_fab.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/ip/sldc5884f9d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997110909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997110909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997111103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997111103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997111136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997111136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997111284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997111284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997111466 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997111466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997111466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/db/ip/sldc5884f9d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682997111629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997111629 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dm0\|mem " "RAM logic \"dmem:dm0\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Verilog/RTL/DATAMEM.v" "mem" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATAMEM.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682997115430 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682997115430 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682997120227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997131241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682997136599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997137219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/output_files/MIPSCore.map.smsg " "Generated suppressed messages file C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Quartus/output_files/MIPSCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997137881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682997139831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682997139831 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QUERY\[9\] " "No output dependent on input pin \"QUERY\[9\]\"" {  } { { "../Verilog/RTL/MIPSCPU.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682997141029 "|mips|QUERY[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682997141029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9393 " "Implemented 9393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682997141070 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682997141070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9287 " "Implemented 9287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682997141070 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682997141070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682997141070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682997141136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 20:12:21 2023 " "Processing ended: Mon May 01 20:12:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682997141136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682997141136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682997141136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682997141136 ""}
