-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pixel_pack is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    stream_in_24_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_24_TVALID : IN STD_LOGIC;
    stream_in_24_TREADY : OUT STD_LOGIC;
    stream_in_24_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_24_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_32_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    stream_out_32_TVALID : OUT STD_LOGIC;
    stream_out_32_TREADY : IN STD_LOGIC;
    stream_out_32_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_32_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    control : IN STD_LOGIC;
    ap_rst_n_control : IN STD_LOGIC );
end;


architecture behav of pixel_pack is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pixel_pack,hls_ip_2019_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.747000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1109,HLS_SYN_LUT=1294,HLS_VERSION=2019_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_pp2_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_pp2_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_pp4_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_pp4_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_pp4_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal stream_in_24_data_V_0_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_24_data_V_0_vld_in : STD_LOGIC;
    signal stream_in_24_data_V_0_vld_out : STD_LOGIC;
    signal stream_in_24_data_V_0_ack_in : STD_LOGIC;
    signal stream_in_24_data_V_0_ack_out : STD_LOGIC;
    signal stream_in_24_data_V_0_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_24_data_V_0_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_24_data_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_24_data_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_24_data_V_0_sel : STD_LOGIC;
    signal stream_in_24_data_V_0_load_A : STD_LOGIC;
    signal stream_in_24_data_V_0_load_B : STD_LOGIC;
    signal stream_in_24_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_24_data_V_0_state_cmp_full : STD_LOGIC;
    signal stream_in_24_user_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_user_V_0_vld_in : STD_LOGIC;
    signal stream_in_24_user_V_0_vld_out : STD_LOGIC;
    signal stream_in_24_user_V_0_ack_in : STD_LOGIC;
    signal stream_in_24_user_V_0_ack_out : STD_LOGIC;
    signal stream_in_24_user_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_user_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_user_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_24_user_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_24_user_V_0_sel : STD_LOGIC;
    signal stream_in_24_user_V_0_load_A : STD_LOGIC;
    signal stream_in_24_user_V_0_load_B : STD_LOGIC;
    signal stream_in_24_user_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_24_user_V_0_state_cmp_full : STD_LOGIC;
    signal stream_in_24_last_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_last_V_0_vld_in : STD_LOGIC;
    signal stream_in_24_last_V_0_vld_out : STD_LOGIC;
    signal stream_in_24_last_V_0_ack_in : STD_LOGIC;
    signal stream_in_24_last_V_0_ack_out : STD_LOGIC;
    signal stream_in_24_last_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_last_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_last_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_24_last_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_24_last_V_0_sel : STD_LOGIC;
    signal stream_in_24_last_V_0_load_A : STD_LOGIC;
    signal stream_in_24_last_V_0_load_B : STD_LOGIC;
    signal stream_in_24_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_24_last_V_0_state_cmp_full : STD_LOGIC;
    signal stream_out_32_data_V_1_data_in : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_data_V_1_vld_in : STD_LOGIC;
    signal stream_out_32_data_V_1_vld_out : STD_LOGIC;
    signal stream_out_32_data_V_1_ack_in : STD_LOGIC;
    signal stream_out_32_data_V_1_ack_out : STD_LOGIC;
    signal stream_out_32_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_data_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_32_data_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_32_data_V_1_sel : STD_LOGIC;
    signal stream_out_32_data_V_1_load_A : STD_LOGIC;
    signal stream_out_32_data_V_1_load_B : STD_LOGIC;
    signal stream_out_32_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_32_data_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_32_user_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_user_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_user_V_1_vld_in : STD_LOGIC;
    signal stream_out_32_user_V_1_vld_out : STD_LOGIC;
    signal stream_out_32_user_V_1_ack_in : STD_LOGIC;
    signal stream_out_32_user_V_1_ack_out : STD_LOGIC;
    signal stream_out_32_user_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_user_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_user_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_32_user_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_32_user_V_1_sel : STD_LOGIC;
    signal stream_out_32_user_V_1_load_A : STD_LOGIC;
    signal stream_out_32_user_V_1_load_B : STD_LOGIC;
    signal stream_out_32_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_32_user_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_32_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_last_V_1_vld_in : STD_LOGIC;
    signal stream_out_32_last_V_1_vld_out : STD_LOGIC;
    signal stream_out_32_last_V_1_ack_in : STD_LOGIC;
    signal stream_out_32_last_V_1_ack_out : STD_LOGIC;
    signal stream_out_32_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_last_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_32_last_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_32_last_V_1_sel : STD_LOGIC;
    signal stream_out_32_last_V_1_load_A : STD_LOGIC;
    signal stream_out_32_last_V_1_load_B : STD_LOGIC;
    signal stream_out_32_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_32_last_V_1_state_cmp_full : STD_LOGIC;
    signal mode : STD_LOGIC_VECTOR (31 downto 0);
    signal mode_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal mode_0_vld_reg : STD_LOGIC := '0';
    signal mode_0_ack_out : STD_LOGIC;
    signal alpha_V : STD_LOGIC_VECTOR (7 downto 0);
    signal alpha_V_0_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal alpha_V_0_vld_reg : STD_LOGIC := '0';
    signal alpha_V_0_ack_out : STD_LOGIC;
    signal stream_in_24_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_delayed_last_0_phi_fu_403_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_delayed_last_phi_fu_391_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage1 : signal is "none";
    signal ap_block_pp4_stage1 : BOOLEAN;
    signal delayed_last_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_2_0_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage2 : signal is "none";
    signal ap_block_pp4_stage2 : BOOLEAN;
    signal last_2_1_reg_456 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage3 : signal is "none";
    signal ap_block_pp4_stage3 : BOOLEAN;
    signal last_2_2_reg_500 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_delayed_last_1_phi_fu_203_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_delayed_last_2_phi_fu_191_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal delayed_last_1_reg_199 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_6_0_reg_212 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage2 : signal is "none";
    signal ap_block_pp2_stage2 : BOOLEAN;
    signal last_6_1_reg_246 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage3 : signal is "none";
    signal ap_block_pp2_stage3 : BOOLEAN;
    signal last_6_2_reg_279 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal stream_out_32_TDATA_blk_n : STD_LOGIC;
    signal delayed_last_reg_387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal delayed_last_reg_387_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal delayed_last_2_reg_187 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_rst_n_control_inv : STD_LOGIC;
    signal p_0279_0819_reg_175 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0279_2_3_reg_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal last_6_3_reg_337 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0147_0817_reg_351 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0151_0816_reg_363 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0563_0815_reg_375 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_predicate_op182_read_state19 : BOOLEAN;
    signal ap_block_state19_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state23_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state23_io : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal ap_predicate_op197_read_state20 : BOOLEAN;
    signal ap_block_state20_pp4_stage1_iter0 : BOOLEAN;
    signal ap_block_state24_pp4_stage1_iter1 : BOOLEAN;
    signal ap_block_state24_io : BOOLEAN;
    signal ap_block_pp4_stage1_11001 : BOOLEAN;
    signal p_0147_2_3_reg_541 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0151_2_3_reg_553 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0563_2_3_reg_565 : STD_LOGIC_VECTOR (95 downto 0);
    signal last_2_3_reg_577 : STD_LOGIC_VECTOR (0 downto 0);
    signal alpha_V_read_reg_1051 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_read_fu_146_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_28_reg_1060_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_fu_593_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_30_reg_1065 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_603_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_reg_1070 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_fu_631_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_reg_1075 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_613_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal or_ln126_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_fu_699_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_25_reg_1095_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal trunc_ln215_fu_711_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln215_reg_1100 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state8_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal or_ln109_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_35_1_fu_733_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op108_read_state10 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal p_Result_12_fu_745_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln89_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op121_read_state11 : BOOLEAN;
    signal ap_block_state11_pp2_stage1_iter0 : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal p_Result_33_1_fu_771_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln89_1_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op133_read_state12 : BOOLEAN;
    signal ap_block_state12_pp2_stage2_iter0 : BOOLEAN;
    signal ap_block_pp2_stage2_11001 : BOOLEAN;
    signal p_Result_33_2_fu_797_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state16_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal p_Result_13_fu_837_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_9_fu_845_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_5_fu_857_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_867_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_26_1_fu_877_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_7_fu_889_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_899_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_26_2_fu_909_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_predicate_op210_read_state21 : BOOLEAN;
    signal ap_block_state21_pp4_stage2_iter0 : BOOLEAN;
    signal ap_block_state25_pp4_stage2_iter1 : BOOLEAN;
    signal ap_block_state25_io : BOOLEAN;
    signal ap_block_pp4_stage2_11001 : BOOLEAN;
    signal tmp_9_fu_921_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_931_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_6_fu_976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op223_read_state22 : BOOLEAN;
    signal ap_block_state22_pp4_stage3_iter0 : BOOLEAN;
    signal ap_predicate_op239_write_state22 : BOOLEAN;
    signal ap_block_state22_io : BOOLEAN;
    signal ap_block_pp4_stage3_11001 : BOOLEAN;
    signal p_Result_29_1_reg_1225 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_10_reg_1230 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_1_reg_1235 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_2_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_2_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_2_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state10 : STD_LOGIC;
    signal ap_predicate_op145_read_state13 : BOOLEAN;
    signal ap_block_state13_pp2_stage3_iter0 : BOOLEAN;
    signal ap_predicate_op157_write_state13 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_pp2_stage3_subdone : BOOLEAN;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state19 : STD_LOGIC;
    signal ap_block_pp4_stage3_subdone : BOOLEAN;
    signal ap_block_pp4_stage2_subdone : BOOLEAN;
    signal ap_phi_mux_p_0279_0819_phi_fu_179_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_0_reg_212 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_user_1_0_reg_234 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_1_reg_246 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_user_1_1_reg_268 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_2_reg_279 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp2_stage3_11001 : BOOLEAN;
    signal ap_phi_reg_pp2_iter0_user_1_2_reg_300 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0279_2_3_phi_fu_315_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_33_3_fu_824_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_p_0279_2_3_reg_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_user_1_3_phi_fu_328_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln89_2_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_user_1_3_reg_324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_6_3_phi_fu_342_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_3_reg_337 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0147_0817_phi_fu_355_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_0151_0816_phi_fu_367_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_0563_0815_phi_fu_379_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_0_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_1_reg_456 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_2_reg_500 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_mux_p_0147_2_3_phi_fu_545_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_954_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0147_2_3_reg_541 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_0151_2_3_phi_fu_557_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_fu_965_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0151_2_3_reg_553 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_0563_2_3_phi_fu_569_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_26_3_fu_941_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_p_0563_2_3_reg_565 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_3_reg_577 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp1_stage1_01001 : BOOLEAN;
    signal ap_block_pp2_stage3_01001 : BOOLEAN;
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal ap_block_pp4_stage3_01001 : BOOLEAN;
    signal ap_block_pp4_stage0_01001 : BOOLEAN;
    signal ap_block_pp4_stage1_01001 : BOOLEAN;
    signal zext_ln364_fu_649_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln364_1_fu_652_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln364_2_fu_662_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln364_3_fu_665_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_c1_V_fu_656_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_c2_V_fu_669_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_8_fu_689_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_1_fu_685_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_fu_675_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln215_1_fu_729_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_2_fu_741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_3_fu_767_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_4_fu_793_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_5_fu_820_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state6 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal ap_block_pp2_stage2_subdone : BOOLEAN;
    signal ap_block_pp4_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_condition_1703 : BOOLEAN;
    signal ap_condition_1708 : BOOLEAN;
    signal ap_condition_1712 : BOOLEAN;
    signal ap_condition_1716 : BOOLEAN;
    signal ap_condition_1720 : BOOLEAN;
    signal ap_condition_1724 : BOOLEAN;
    signal ap_condition_1728 : BOOLEAN;
    signal ap_condition_1732 : BOOLEAN;
    signal ap_condition_1159 : BOOLEAN;
    signal ap_condition_1167 : BOOLEAN;
    signal ap_condition_1181 : BOOLEAN;
    signal ap_condition_1195 : BOOLEAN;
    signal ap_condition_899 : BOOLEAN;
    signal ap_condition_1108 : BOOLEAN;
    signal ap_condition_1120 : BOOLEAN;
    signal ap_condition_1135 : BOOLEAN;

    component pixel_pack_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        mode : OUT STD_LOGIC_VECTOR (31 downto 0);
        alpha_V : OUT STD_LOGIC_VECTOR (7 downto 0);
        clk : IN STD_LOGIC;
        rst : IN STD_LOGIC );
    end component;



begin
    pixel_pack_AXILiteS_s_axi_U : component pixel_pack_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => control,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        mode => mode,
        alpha_V => alpha_V,
        clk => ap_clk,
        rst => ap_rst_n_control_inv);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((grp_fu_613_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((grp_fu_613_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state10) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((grp_fu_613_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state19) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone)))) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_24_data_V_0_ack_out = ap_const_logic_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_24_data_V_0_sel_rd <= not(stream_in_24_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_24_data_V_0_ack_in = ap_const_logic_1) and (stream_in_24_data_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_24_data_V_0_sel_wr <= not(stream_in_24_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_24_data_V_0_state = ap_const_lv2_2) and (stream_in_24_data_V_0_vld_in = ap_const_logic_0)) or ((stream_in_24_data_V_0_state = ap_const_lv2_3) and (stream_in_24_data_V_0_vld_in = ap_const_logic_0) and (stream_in_24_data_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_24_data_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_24_data_V_0_state = ap_const_lv2_1) and (stream_in_24_data_V_0_ack_out = ap_const_logic_0)) or ((stream_in_24_data_V_0_state = ap_const_lv2_3) and (stream_in_24_data_V_0_ack_out = ap_const_logic_0) and (stream_in_24_data_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_24_data_V_0_vld_in = ap_const_logic_0) and (stream_in_24_data_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_24_data_V_0_ack_out = ap_const_logic_0) and (stream_in_24_data_V_0_vld_in = ap_const_logic_1))) and (stream_in_24_data_V_0_state = ap_const_lv2_3)) or ((stream_in_24_data_V_0_state = ap_const_lv2_1) and (stream_in_24_data_V_0_ack_out = ap_const_logic_1)) or ((stream_in_24_data_V_0_state = ap_const_lv2_2) and (stream_in_24_data_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_data_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_24_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_last_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_last_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_24_last_V_0_ack_out = ap_const_logic_1) and (stream_in_24_last_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_24_last_V_0_sel_rd <= not(stream_in_24_last_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_last_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_last_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_24_last_V_0_ack_in = ap_const_logic_1) and (stream_in_24_last_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_24_last_V_0_sel_wr <= not(stream_in_24_last_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_24_last_V_0_state = ap_const_lv2_2) and (stream_in_24_last_V_0_vld_in = ap_const_logic_0)) or ((stream_in_24_last_V_0_state = ap_const_lv2_3) and (stream_in_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_24_last_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_24_last_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_24_last_V_0_state = ap_const_lv2_1) and (stream_in_24_last_V_0_ack_out = ap_const_logic_0)) or ((stream_in_24_last_V_0_state = ap_const_lv2_3) and (stream_in_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_24_last_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_24_last_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_24_last_V_0_vld_in = ap_const_logic_1))) and (stream_in_24_last_V_0_state = ap_const_lv2_3)) or ((stream_in_24_last_V_0_state = ap_const_lv2_1) and (stream_in_24_last_V_0_ack_out = ap_const_logic_1)) or ((stream_in_24_last_V_0_state = ap_const_lv2_2) and (stream_in_24_last_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_last_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_24_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_user_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_user_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_24_user_V_0_ack_out = ap_const_logic_1) and (stream_in_24_user_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_24_user_V_0_sel_rd <= not(stream_in_24_user_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_user_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_user_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_24_user_V_0_vld_in = ap_const_logic_1) and (stream_in_24_user_V_0_ack_in = ap_const_logic_1))) then 
                                        stream_in_24_user_V_0_sel_wr <= not(stream_in_24_user_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_user_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_user_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_24_user_V_0_state = ap_const_lv2_2) and (stream_in_24_user_V_0_vld_in = ap_const_logic_0)) or ((stream_in_24_user_V_0_state = ap_const_lv2_3) and (stream_in_24_user_V_0_vld_in = ap_const_logic_0) and (stream_in_24_user_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_24_user_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_24_user_V_0_state = ap_const_lv2_1) and (stream_in_24_user_V_0_ack_out = ap_const_logic_0)) or ((stream_in_24_user_V_0_state = ap_const_lv2_3) and (stream_in_24_user_V_0_ack_out = ap_const_logic_0) and (stream_in_24_user_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_user_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_24_user_V_0_vld_in = ap_const_logic_0) and (stream_in_24_user_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_24_user_V_0_ack_out = ap_const_logic_0) and (stream_in_24_user_V_0_vld_in = ap_const_logic_1))) and (stream_in_24_user_V_0_state = ap_const_lv2_3)) or ((stream_in_24_user_V_0_state = ap_const_lv2_1) and (stream_in_24_user_V_0_ack_out = ap_const_logic_1)) or ((stream_in_24_user_V_0_state = ap_const_lv2_2) and (stream_in_24_user_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_user_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_24_user_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_32_data_V_1_ack_out = ap_const_logic_1) and (stream_out_32_data_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_32_data_V_1_sel_rd <= not(stream_out_32_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_32_data_V_1_ack_in = ap_const_logic_1) and (stream_out_32_data_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_32_data_V_1_sel_wr <= not(stream_out_32_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_32_data_V_1_state = ap_const_lv2_2) and (stream_out_32_data_V_1_vld_in = ap_const_logic_0)) or ((stream_out_32_data_V_1_state = ap_const_lv2_3) and (stream_out_32_data_V_1_vld_in = ap_const_logic_0) and (stream_out_32_data_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_32_data_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_32_data_V_1_state = ap_const_lv2_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_data_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0) and (stream_out_32_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_32_data_V_1_vld_in = ap_const_logic_0) and (stream_out_32_data_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_32_TREADY = ap_const_logic_0) and (stream_out_32_data_V_1_vld_in = ap_const_logic_1))) and (stream_out_32_data_V_1_state = ap_const_lv2_3)) or ((stream_out_32_data_V_1_state = ap_const_lv2_1) and (stream_out_32_data_V_1_ack_out = ap_const_logic_1)) or ((stream_out_32_data_V_1_state = ap_const_lv2_2) and (stream_out_32_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_data_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_32_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_32_last_V_1_ack_out = ap_const_logic_1) and (stream_out_32_last_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_32_last_V_1_sel_rd <= not(stream_out_32_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_32_last_V_1_ack_in = ap_const_logic_1) and (stream_out_32_last_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_32_last_V_1_sel_wr <= not(stream_out_32_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_32_last_V_1_state = ap_const_lv2_2) and (stream_out_32_last_V_1_vld_in = ap_const_logic_0)) or ((stream_out_32_last_V_1_state = ap_const_lv2_3) and (stream_out_32_last_V_1_vld_in = ap_const_logic_0) and (stream_out_32_last_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_32_last_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_32_last_V_1_state = ap_const_lv2_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_last_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0) and (stream_out_32_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_32_last_V_1_vld_in = ap_const_logic_0) and (stream_out_32_last_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_32_TREADY = ap_const_logic_0) and (stream_out_32_last_V_1_vld_in = ap_const_logic_1))) and (stream_out_32_last_V_1_state = ap_const_lv2_3)) or ((stream_out_32_last_V_1_state = ap_const_lv2_1) and (stream_out_32_last_V_1_ack_out = ap_const_logic_1)) or ((stream_out_32_last_V_1_state = ap_const_lv2_2) and (stream_out_32_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_last_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_32_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_32_user_V_1_ack_out = ap_const_logic_1) and (stream_out_32_user_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_32_user_V_1_sel_rd <= not(stream_out_32_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_32_user_V_1_ack_in = ap_const_logic_1) and (stream_out_32_user_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_32_user_V_1_sel_wr <= not(stream_out_32_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_32_user_V_1_state = ap_const_lv2_2) and (stream_out_32_user_V_1_vld_in = ap_const_logic_0)) or ((stream_out_32_user_V_1_state = ap_const_lv2_3) and (stream_out_32_user_V_1_vld_in = ap_const_logic_0) and (stream_out_32_user_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_32_user_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_32_user_V_1_state = ap_const_lv2_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_user_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0) and (stream_out_32_user_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_32_user_V_1_vld_in = ap_const_logic_0) and (stream_out_32_user_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_32_TREADY = ap_const_logic_0) and (stream_out_32_user_V_1_vld_in = ap_const_logic_1))) and (stream_out_32_user_V_1_state = ap_const_lv2_3)) or ((stream_out_32_user_V_1_state = ap_const_lv2_1) and (stream_out_32_user_V_1_ack_out = ap_const_logic_1)) or ((stream_out_32_user_V_1_state = ap_const_lv2_2) and (stream_out_32_user_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_user_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_32_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    alpha_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1712)) then
                if ((ap_phi_mux_delayed_last_2_phi_fu_191_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223 <= ap_phi_mux_p_0279_0819_phi_fu_179_p4;
                elsif ((ap_phi_mux_delayed_last_2_phi_fu_191_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223 <= p_Result_12_fu_745_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1716)) then
                if ((last_6_0_reg_212 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257 <= ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223;
                elsif ((last_6_0_reg_212 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257 <= p_Result_33_1_fu_771_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1720)) then
                if ((last_6_1_reg_246 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290 <= ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257;
                elsif ((last_6_1_reg_246 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290 <= p_Result_33_2_fu_797_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_user_1_0_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1712)) then
                if ((ap_phi_mux_delayed_last_2_phi_fu_191_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_user_1_0_reg_234 <= ap_const_lv1_0;
                elsif ((ap_phi_mux_delayed_last_2_phi_fu_191_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_user_1_0_reg_234 <= stream_in_24_user_V_0_data_out;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_user_1_1_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1716)) then
                if ((last_6_0_reg_212 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_user_1_1_reg_268 <= ap_phi_reg_pp2_iter0_user_1_0_reg_234;
                elsif ((last_6_0_reg_212 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_user_1_1_reg_268 <= or_ln89_fu_761_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_user_1_2_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1720)) then
                if ((last_6_1_reg_246 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_user_1_2_reg_300 <= ap_phi_reg_pp2_iter0_user_1_1_reg_268;
                elsif ((last_6_1_reg_246 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_user_1_2_reg_300 <= or_ln89_1_fu_787_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1724)) then
                if ((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423 <= ap_phi_mux_p_0147_0817_phi_fu_355_p4;
                elsif ((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423 <= tmp_5_fu_857_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1728)) then
                if ((last_2_0_reg_412 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467 <= ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423;
                elsif ((last_2_0_reg_412 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467 <= tmp_7_fu_889_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1732)) then
                if ((last_2_1_reg_456 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511 <= ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467;
                elsif ((last_2_1_reg_456 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511 <= tmp_9_fu_921_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1724)) then
                if ((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434 <= ap_phi_mux_p_0151_0816_phi_fu_367_p4;
                elsif ((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434 <= tmp_6_fu_867_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1728)) then
                if ((last_2_0_reg_412 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478 <= ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434;
                elsif ((last_2_0_reg_412 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478 <= tmp_8_fu_899_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1732)) then
                if ((last_2_1_reg_456 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521 <= ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478;
                elsif ((last_2_1_reg_456 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521 <= tmp_10_fu_931_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1724)) then
                if ((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445 <= ap_phi_mux_p_0563_0815_phi_fu_379_p4;
                elsif ((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445 <= p_Result_9_fu_845_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1728)) then
                if ((last_2_0_reg_412 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489 <= ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445;
                elsif ((last_2_0_reg_412 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489 <= p_Result_26_1_fu_877_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1732)) then
                if ((last_2_1_reg_456 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531 <= ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489;
                elsif ((last_2_1_reg_456 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531 <= p_Result_26_2_fu_909_p5;
                end if;
            end if; 
        end if;
    end process;

    delayed_last_0_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                delayed_last_0_reg_399 <= delayed_last_reg_387;
            elsif (((grp_read_fu_146_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_0_reg_399 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    delayed_last_1_reg_199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                delayed_last_1_reg_199 <= delayed_last_2_reg_187;
            elsif (((grp_read_fu_146_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_1_reg_199 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    delayed_last_2_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                delayed_last_2_reg_187 <= last_6_3_reg_337;
            elsif (((grp_read_fu_146_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_2_reg_187 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    delayed_last_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                delayed_last_reg_387 <= last_2_3_reg_577;
            elsif (((grp_read_fu_146_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_reg_387 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    last_2_0_reg_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1159)) then
                if (((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_1) and (ap_phi_mux_delayed_last_0_phi_fu_403_p4 = ap_const_lv1_0))) then 
                    last_2_0_reg_412 <= ap_phi_mux_delayed_last_phi_fu_391_p4;
                elsif (((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_0_phi_fu_403_p4 = ap_const_lv1_0))) then 
                    last_2_0_reg_412 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_0_reg_412 <= ap_phi_reg_pp4_iter0_last_2_0_reg_412;
                end if;
            end if; 
        end if;
    end process;

    last_2_1_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1167)) then
                if (((last_2_0_reg_412 = ap_const_lv1_1) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    last_2_1_reg_456 <= last_2_0_reg_412;
                elsif (((last_2_0_reg_412 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    last_2_1_reg_456 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_1_reg_456 <= ap_phi_reg_pp4_iter0_last_2_1_reg_456;
                end if;
            end if; 
        end if;
    end process;

    last_2_2_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1181)) then
                if (((last_2_1_reg_456 = ap_const_lv1_1) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    last_2_2_reg_500 <= last_2_1_reg_456;
                elsif (((last_2_1_reg_456 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    last_2_2_reg_500 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_2_reg_500 <= ap_phi_reg_pp4_iter0_last_2_2_reg_500;
                end if;
            end if; 
        end if;
    end process;

    last_2_3_reg_577_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1195)) then
                if (((last_2_2_reg_500 = ap_const_lv1_1) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    last_2_3_reg_577 <= last_2_2_reg_500;
                elsif (((last_2_2_reg_500 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    last_2_3_reg_577 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_3_reg_577 <= ap_phi_reg_pp4_iter0_last_2_3_reg_577;
                end if;
            end if; 
        end if;
    end process;

    last_6_0_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if (((ap_phi_mux_delayed_last_2_phi_fu_191_p4 = ap_const_lv1_1) and (ap_phi_mux_delayed_last_1_phi_fu_203_p4 = ap_const_lv1_0))) then 
                    last_6_0_reg_212 <= ap_phi_mux_delayed_last_2_phi_fu_191_p4;
                elsif (((ap_phi_mux_delayed_last_2_phi_fu_191_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_1_phi_fu_203_p4 = ap_const_lv1_0))) then 
                    last_6_0_reg_212 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_0_reg_212 <= ap_phi_reg_pp2_iter0_last_6_0_reg_212;
                end if;
            end if; 
        end if;
    end process;

    last_6_1_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1108)) then
                if (((last_6_0_reg_212 = ap_const_lv1_1) and (delayed_last_1_reg_199 = ap_const_lv1_0))) then 
                    last_6_1_reg_246 <= last_6_0_reg_212;
                elsif (((last_6_0_reg_212 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0))) then 
                    last_6_1_reg_246 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_1_reg_246 <= ap_phi_reg_pp2_iter0_last_6_1_reg_246;
                end if;
            end if; 
        end if;
    end process;

    last_6_2_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1120)) then
                if (((last_6_1_reg_246 = ap_const_lv1_1) and (delayed_last_1_reg_199 = ap_const_lv1_0))) then 
                    last_6_2_reg_279 <= last_6_1_reg_246;
                elsif (((last_6_1_reg_246 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0))) then 
                    last_6_2_reg_279 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_2_reg_279 <= ap_phi_reg_pp2_iter0_last_6_2_reg_279;
                end if;
            end if; 
        end if;
    end process;

    last_6_3_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1135)) then
                if (((last_6_2_reg_279 = ap_const_lv1_1) and (delayed_last_1_reg_199 = ap_const_lv1_0))) then 
                    last_6_3_reg_337 <= last_6_2_reg_279;
                elsif (((last_6_2_reg_279 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0))) then 
                    last_6_3_reg_337 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_3_reg_337 <= ap_phi_reg_pp2_iter0_last_6_3_reg_337;
                end if;
            end if; 
        end if;
    end process;

    mode_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    p_0147_2_3_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1195)) then
                if (((last_2_2_reg_500 = ap_const_lv1_1) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    p_0147_2_3_reg_541 <= ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511;
                elsif (((last_2_2_reg_500 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    p_0147_2_3_reg_541 <= tmp_11_fu_954_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0147_2_3_reg_541 <= ap_phi_reg_pp4_iter0_p_0147_2_3_reg_541;
                end if;
            end if; 
        end if;
    end process;

    p_0151_2_3_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1195)) then
                if (((last_2_2_reg_500 = ap_const_lv1_1) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    p_0151_2_3_reg_553 <= ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521;
                elsif (((last_2_2_reg_500 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    p_0151_2_3_reg_553 <= tmp_12_fu_965_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0151_2_3_reg_553 <= ap_phi_reg_pp4_iter0_p_0151_2_3_reg_553;
                end if;
            end if; 
        end if;
    end process;

    p_0279_2_3_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1135)) then
                if (((last_6_2_reg_279 = ap_const_lv1_1) and (delayed_last_1_reg_199 = ap_const_lv1_0))) then 
                    p_0279_2_3_reg_310 <= ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290;
                elsif (((last_6_2_reg_279 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0))) then 
                    p_0279_2_3_reg_310 <= p_Result_33_3_fu_824_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0279_2_3_reg_310 <= ap_phi_reg_pp2_iter0_p_0279_2_3_reg_310;
                end if;
            end if; 
        end if;
    end process;

    p_0563_2_3_reg_565_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1195)) then
                if (((last_2_2_reg_500 = ap_const_lv1_1) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    p_0563_2_3_reg_565 <= ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531;
                elsif (((last_2_2_reg_500 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0))) then 
                    p_0563_2_3_reg_565 <= p_Result_26_3_fu_941_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0563_2_3_reg_565 <= ap_phi_reg_pp4_iter0_p_0563_2_3_reg_565;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_0 = alpha_V_0_vld_reg) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_logic_1 = alpha_V_0_ack_out) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = alpha_V_0_vld_reg)))) then
                alpha_V_0_data_reg <= alpha_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                alpha_V_read_reg_1051 <= alpha_V_0_data_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                delayed_last_reg_387_pp4_iter1_reg <= delayed_last_reg_387;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                empty_25_reg_1095_1 <= stream_in_24_user_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_28_reg_1060_1 <= stream_in_24_user_V_0_data_out;
                p_Result_3_reg_1070 <= stream_in_24_data_V_0_data_out(23 downto 16);
                p_Result_s_30_reg_1065 <= stream_in_24_data_V_0_data_out(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((mode_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((mode_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (mode_0_vld_reg = ap_const_logic_1)))) then
                mode_0_data_reg <= mode;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                p_0147_0817_reg_351 <= p_0147_2_3_reg_541;
                p_0151_0816_reg_363 <= p_0151_2_3_reg_553;
                p_0563_0815_reg_375 <= p_0563_2_3_reg_565;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                p_0279_0819_reg_175 <= p_0279_2_3_reg_310;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (delayed_last_reg_387 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then
                p_Result_10_reg_1230 <= ap_phi_mux_p_0147_2_3_phi_fu_545_p4(1 downto 1);
                p_Result_1_1_reg_1235 <= ap_phi_mux_p_0151_2_3_phi_fu_557_p4(2 downto 2);
                p_Result_1_2_reg_1250 <= ap_phi_mux_p_0151_2_3_phi_fu_557_p4(3 downto 3);
                p_Result_29_1_reg_1225 <= ap_phi_mux_p_0563_2_3_phi_fu_569_p4(63 downto 32);
                p_Result_29_2_reg_1240 <= ap_phi_mux_p_0563_2_3_phi_fu_569_p4(95 downto 64);
                p_Result_2_reg_1245 <= ap_phi_mux_p_0147_2_3_phi_fu_545_p4(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_data_V_0_load_A = ap_const_logic_1)) then
                stream_in_24_data_V_0_payload_A <= stream_in_24_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_data_V_0_load_B = ap_const_logic_1)) then
                stream_in_24_data_V_0_payload_B <= stream_in_24_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_last_V_0_load_A = ap_const_logic_1)) then
                stream_in_24_last_V_0_payload_A <= stream_in_24_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_last_V_0_load_B = ap_const_logic_1)) then
                stream_in_24_last_V_0_payload_B <= stream_in_24_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_user_V_0_load_A = ap_const_logic_1)) then
                stream_in_24_user_V_0_payload_A <= stream_in_24_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_user_V_0_load_B = ap_const_logic_1)) then
                stream_in_24_user_V_0_payload_B <= stream_in_24_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_data_V_1_load_A = ap_const_logic_1)) then
                stream_out_32_data_V_1_payload_A <= stream_out_32_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_data_V_1_load_B = ap_const_logic_1)) then
                stream_out_32_data_V_1_payload_B <= stream_out_32_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_last_V_1_load_A = ap_const_logic_1)) then
                stream_out_32_last_V_1_payload_A <= stream_out_32_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_last_V_1_load_B = ap_const_logic_1)) then
                stream_out_32_last_V_1_payload_B <= stream_out_32_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_user_V_1_load_A = ap_const_logic_1)) then
                stream_out_32_user_V_1_payload_A <= stream_out_32_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_user_V_1_load_B = ap_const_logic_1)) then
                stream_out_32_user_V_1_payload_B <= stream_out_32_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                trunc_ln215_reg_1100 <= trunc_ln215_fu_711_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln647_reg_1075 <= trunc_ln647_fu_631_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (stream_out_32_TREADY, stream_out_32_data_V_1_state, stream_out_32_user_V_1_state, stream_out_32_last_V_1_state, ap_CS_fsm, ap_enable_reg_pp4_iter0, ap_phi_mux_delayed_last_0_phi_fu_403_p4, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_phi_mux_delayed_last_1_phi_fu_203_p4, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp4_iter1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter1, ap_CS_fsm_state2, grp_read_fu_146_p2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_block_pp1_stage1_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp2_stage3_subdone, ap_block_pp3_stage0_subdone, ap_block_pp4_stage0_subdone, ap_block_pp4_stage3_subdone, ap_block_pp4_stage2_subdone, ap_CS_fsm_state6, ap_block_pp2_stage1_subdone, ap_block_pp2_stage2_subdone, ap_block_pp4_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if (((grp_read_fu_146_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((grp_read_fu_146_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((stream_out_32_last_V_1_state = ap_const_lv2_1) or (stream_out_32_user_V_1_state = ap_const_lv2_1) or (stream_out_32_data_V_1_state = ap_const_lv2_1) or ((stream_out_32_last_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_user_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_data_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_phi_mux_delayed_last_1_phi_fu_203_p4 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                elsif (((ap_phi_mux_delayed_last_1_phi_fu_203_p4 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_pp2_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                end if;
            when ap_ST_fsm_pp2_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_phi_mux_delayed_last_0_phi_fu_403_p4 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_phi_mux_delayed_last_0_phi_fu_403_p4 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_pp4_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                end if;
            when ap_ST_fsm_pp4_stage2 => 
                if ((not(((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                end if;
            when ap_ST_fsm_pp4_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    alpha_V_0_ack_out_assign_proc : process(stream_out_32_TREADY, stream_out_32_data_V_1_state, stream_out_32_user_V_1_state, stream_out_32_last_V_1_state, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (not(((stream_out_32_last_V_1_state = ap_const_lv2_1) or (stream_out_32_user_V_1_state = ap_const_lv2_1) or (stream_out_32_data_V_1_state = ap_const_lv2_1) or ((stream_out_32_last_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_user_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_data_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            alpha_V_0_ack_out <= ap_const_logic_1;
        else 
            alpha_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(8);
    ap_CS_fsm_pp2_stage2 <= ap_CS_fsm(9);
    ap_CS_fsm_pp2_stage3 <= ap_CS_fsm(10);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_pp4_stage1 <= ap_CS_fsm(15);
    ap_CS_fsm_pp4_stage2 <= ap_CS_fsm(16);
    ap_CS_fsm_pp4_stage3 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= (((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= (((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage1_01001 <= ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0)));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_11001 <= (((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_subdone <= (((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp1_iter0)
    begin
                ap_block_pp1_stage1_01001 <= ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage1_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp1_iter0)
    begin
                ap_block_pp1_stage1_11001 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0)));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp1_iter0)
    begin
                ap_block_pp1_stage1_subdone <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0)));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_predicate_op108_read_state10, ap_block_state14_io)
    begin
                ap_block_pp2_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state14_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_predicate_op108_read_state10 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_predicate_op108_read_state10, ap_block_state14_io)
    begin
                ap_block_pp2_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state14_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_predicate_op108_read_state10 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage1_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op121_read_state11)
    begin
                ap_block_pp2_stage1_11001 <= ((ap_predicate_op121_read_state11 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage1_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op121_read_state11)
    begin
                ap_block_pp2_stage1_subdone <= ((ap_predicate_op121_read_state11 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage2_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op133_read_state12)
    begin
                ap_block_pp2_stage2_11001 <= ((ap_predicate_op133_read_state12 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage2_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op133_read_state12)
    begin
                ap_block_pp2_stage2_subdone <= ((ap_predicate_op133_read_state12 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage3_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op145_read_state13)
    begin
                ap_block_pp2_stage3_01001 <= ((ap_predicate_op145_read_state13 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage3_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op145_read_state13, ap_block_state13_io)
    begin
                ap_block_pp2_stage3_11001 <= ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((ap_predicate_op145_read_state13 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0))));
    end process;


    ap_block_pp2_stage3_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op145_read_state13, ap_block_state13_io)
    begin
                ap_block_pp2_stage3_subdone <= ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state13_io) or ((ap_predicate_op145_read_state13 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0))));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp3_iter0)
    begin
                ap_block_pp3_stage0_01001 <= ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
                ap_block_pp3_stage0_11001 <= (((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
                ap_block_pp3_stage0_subdone <= (((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0))));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage0_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_predicate_op182_read_state19)
    begin
                ap_block_pp4_stage0_01001 <= ((ap_predicate_op182_read_state19 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage0_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op182_read_state19, ap_block_state23_io)
    begin
                ap_block_pp4_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op182_read_state19 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp4_stage0_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op182_read_state19, ap_block_state23_io)
    begin
                ap_block_pp4_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op182_read_state19 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp4_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage1_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_predicate_op197_read_state20)
    begin
                ap_block_pp4_stage1_01001 <= ((ap_predicate_op197_read_state20 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage1_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op197_read_state20, ap_block_state24_io)
    begin
                ap_block_pp4_stage1_11001 <= (((ap_const_boolean_1 = ap_block_state24_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op197_read_state20 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp4_stage1_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op197_read_state20, ap_block_state24_io)
    begin
                ap_block_pp4_stage1_subdone <= (((ap_const_boolean_1 = ap_block_state24_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op197_read_state20 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp4_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage2_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op210_read_state21, ap_block_state25_io)
    begin
                ap_block_pp4_stage2_11001 <= (((ap_const_boolean_1 = ap_block_state25_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op210_read_state21 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp4_stage2_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op210_read_state21, ap_block_state25_io)
    begin
                ap_block_pp4_stage2_subdone <= (((ap_const_boolean_1 = ap_block_state25_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op210_read_state21 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp4_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage3_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_predicate_op223_read_state22)
    begin
                ap_block_pp4_stage3_01001 <= ((ap_predicate_op223_read_state22 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage3_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_predicate_op223_read_state22, ap_block_state22_io)
    begin
                ap_block_pp4_stage3_11001 <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state22_io) or ((ap_predicate_op223_read_state22 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0))));
    end process;


    ap_block_pp4_stage3_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_predicate_op223_read_state22, ap_block_state22_io)
    begin
                ap_block_pp4_stage3_subdone <= ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state22_io) or ((ap_predicate_op223_read_state22 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0))));
    end process;


    ap_block_state10_pp2_stage0_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op108_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter0 <= ((ap_predicate_op108_read_state10 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state11_pp2_stage1_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op121_read_state11)
    begin
                ap_block_state11_pp2_stage1_iter0 <= ((ap_predicate_op121_read_state11 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state12_pp2_stage2_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op133_read_state12)
    begin
                ap_block_state12_pp2_stage2_iter0 <= ((ap_predicate_op133_read_state12 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state13_io_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_predicate_op157_write_state13)
    begin
                ap_block_state13_io <= ((ap_predicate_op157_write_state13 = ap_const_boolean_1) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_block_state13_pp2_stage3_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op145_read_state13)
    begin
                ap_block_state13_pp2_stage3_iter0 <= ((ap_predicate_op145_read_state13 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state14_io_assign_proc : process(stream_out_32_data_V_1_ack_in, delayed_last_2_reg_187)
    begin
                ap_block_state14_io <= ((delayed_last_2_reg_187 = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state14_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_pp3_stage0_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out)
    begin
                ap_block_state16_pp3_stage0_iter0 <= (stream_in_24_data_V_0_vld_out = ap_const_logic_0);
    end process;

        ap_block_state17_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state19_pp4_stage0_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op182_read_state19)
    begin
                ap_block_state19_pp4_stage0_iter0 <= ((ap_predicate_op182_read_state19 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state20_pp4_stage1_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op197_read_state20)
    begin
                ap_block_state20_pp4_stage1_iter0 <= ((ap_predicate_op197_read_state20 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state21_pp4_stage2_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op210_read_state21)
    begin
                ap_block_state21_pp4_stage2_iter0 <= ((ap_predicate_op210_read_state21 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state22_io_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_predicate_op239_write_state22)
    begin
                ap_block_state22_io <= ((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_block_state22_pp4_stage3_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op223_read_state22)
    begin
                ap_block_state22_pp4_stage3_iter0 <= ((ap_predicate_op223_read_state22 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state23_io_assign_proc : process(stream_out_32_data_V_1_ack_in, delayed_last_reg_387)
    begin
                ap_block_state23_io <= ((delayed_last_reg_387 = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state23_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_io_assign_proc : process(stream_out_32_data_V_1_ack_in, delayed_last_reg_387_pp4_iter1_reg)
    begin
                ap_block_state24_io <= ((delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state24_pp4_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state25_io_assign_proc : process(stream_out_32_data_V_1_ack_in, delayed_last_reg_387_pp4_iter1_reg)
    begin
                ap_block_state25_io <= ((delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state25_pp4_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out)
    begin
                ap_block_state3_pp0_stage0_iter0 <= (stream_in_24_data_V_0_vld_out = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage1_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out)
    begin
                ap_block_state4_pp0_stage1_iter0 <= (stream_in_24_data_V_0_vld_out = ap_const_logic_0);
    end process;

        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_assign_proc : process(stream_out_32_TREADY, stream_out_32_data_V_1_state, stream_out_32_user_V_1_state, stream_out_32_last_V_1_state)
    begin
                ap_block_state6 <= ((stream_out_32_last_V_1_state = ap_const_lv2_1) or (stream_out_32_user_V_1_state = ap_const_lv2_1) or (stream_out_32_data_V_1_state = ap_const_lv2_1) or ((stream_out_32_last_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_user_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_data_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)));
    end process;


    ap_block_state7_pp1_stage0_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out)
    begin
                ap_block_state7_pp1_stage0_iter0 <= (stream_in_24_data_V_0_vld_out = ap_const_logic_0);
    end process;


    ap_block_state8_pp1_stage1_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out)
    begin
                ap_block_state8_pp1_stage1_iter0 <= (stream_in_24_data_V_0_vld_out = ap_const_logic_0);
    end process;

        ap_block_state9_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1108_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001)
    begin
                ap_condition_1108 <= ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1120_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001)
    begin
                ap_condition_1120 <= ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1135_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
                ap_condition_1135 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001));
    end process;


    ap_condition_1159_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
                ap_condition_1159 <= ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0));
    end process;


    ap_condition_1167_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1_11001)
    begin
                ap_condition_1167 <= ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1181_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001)
    begin
                ap_condition_1181 <= ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1195_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001)
    begin
                ap_condition_1195 <= ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1703_assign_proc : process(ap_enable_reg_pp2_iter0, delayed_last_1_reg_199, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3)
    begin
                ap_condition_1703 <= ((ap_const_boolean_0 = ap_block_pp2_stage3) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1708_assign_proc : process(ap_enable_reg_pp4_iter0, delayed_last_0_reg_399, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3)
    begin
                ap_condition_1708 <= ((delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1712_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_phi_mux_delayed_last_1_phi_fu_203_p4, ap_block_pp2_stage0_11001)
    begin
                ap_condition_1712 <= ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_phi_mux_delayed_last_1_phi_fu_203_p4 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_condition_1716_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, delayed_last_1_reg_199, ap_block_pp2_stage1_11001)
    begin
                ap_condition_1716 <= ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1720_assign_proc : process(ap_enable_reg_pp2_iter0, delayed_last_1_reg_199, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001)
    begin
                ap_condition_1720 <= ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1724_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_phi_mux_delayed_last_0_phi_fu_403_p4, ap_block_pp4_stage0_11001)
    begin
                ap_condition_1724 <= ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_phi_mux_delayed_last_0_phi_fu_403_p4 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0));
    end process;


    ap_condition_1728_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, delayed_last_0_reg_399, ap_block_pp4_stage1_11001)
    begin
                ap_condition_1728 <= ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1732_assign_proc : process(ap_enable_reg_pp4_iter0, delayed_last_0_reg_399, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001)
    begin
                ap_condition_1732 <= ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_899_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001)
    begin
                ap_condition_899 <= ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_condition_pp2_exit_iter0_state10_assign_proc : process(ap_phi_mux_delayed_last_1_phi_fu_203_p4)
    begin
        if ((ap_phi_mux_delayed_last_1_phi_fu_203_p4 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state19_assign_proc : process(ap_phi_mux_delayed_last_0_phi_fu_403_p4)
    begin
        if ((ap_phi_mux_delayed_last_0_phi_fu_403_p4 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_delayed_last_0_phi_fu_403_p4_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, delayed_last_0_reg_399, delayed_last_reg_387, ap_enable_reg_pp4_iter1)
    begin
        if (((delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_delayed_last_0_phi_fu_403_p4 <= delayed_last_reg_387;
        else 
            ap_phi_mux_delayed_last_0_phi_fu_403_p4 <= delayed_last_0_reg_399;
        end if; 
    end process;


    ap_phi_mux_delayed_last_1_phi_fu_203_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, delayed_last_1_reg_199, delayed_last_2_reg_187, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_delayed_last_1_phi_fu_203_p4 <= delayed_last_2_reg_187;
        else 
            ap_phi_mux_delayed_last_1_phi_fu_203_p4 <= delayed_last_1_reg_199;
        end if; 
    end process;


    ap_phi_mux_delayed_last_2_phi_fu_191_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, delayed_last_1_reg_199, delayed_last_2_reg_187, ap_enable_reg_pp2_iter1, last_6_3_reg_337)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_delayed_last_2_phi_fu_191_p4 <= last_6_3_reg_337;
        else 
            ap_phi_mux_delayed_last_2_phi_fu_191_p4 <= delayed_last_2_reg_187;
        end if; 
    end process;


    ap_phi_mux_delayed_last_phi_fu_391_p4_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, delayed_last_0_reg_399, delayed_last_reg_387, ap_enable_reg_pp4_iter1, last_2_3_reg_577)
    begin
        if (((delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_delayed_last_phi_fu_391_p4 <= last_2_3_reg_577;
        else 
            ap_phi_mux_delayed_last_phi_fu_391_p4 <= delayed_last_reg_387;
        end if; 
    end process;


    ap_phi_mux_last_6_3_phi_fu_342_p4_assign_proc : process(stream_in_24_last_V_0_data_out, last_6_2_reg_279, ap_phi_reg_pp2_iter0_last_6_3_reg_337, ap_condition_1703)
    begin
        if ((ap_const_boolean_1 = ap_condition_1703)) then
            if ((last_6_2_reg_279 = ap_const_lv1_1)) then 
                ap_phi_mux_last_6_3_phi_fu_342_p4 <= last_6_2_reg_279;
            elsif ((last_6_2_reg_279 = ap_const_lv1_0)) then 
                ap_phi_mux_last_6_3_phi_fu_342_p4 <= stream_in_24_last_V_0_data_out;
            else 
                ap_phi_mux_last_6_3_phi_fu_342_p4 <= ap_phi_reg_pp2_iter0_last_6_3_reg_337;
            end if;
        else 
            ap_phi_mux_last_6_3_phi_fu_342_p4 <= ap_phi_reg_pp2_iter0_last_6_3_reg_337;
        end if; 
    end process;


    ap_phi_mux_p_0147_0817_phi_fu_355_p4_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, delayed_last_0_reg_399, ap_enable_reg_pp4_iter1, p_0147_0817_reg_351, p_0147_2_3_reg_541)
    begin
        if (((delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_p_0147_0817_phi_fu_355_p4 <= p_0147_2_3_reg_541;
        else 
            ap_phi_mux_p_0147_0817_phi_fu_355_p4 <= p_0147_0817_reg_351;
        end if; 
    end process;


    ap_phi_mux_p_0147_2_3_phi_fu_545_p4_assign_proc : process(last_2_2_reg_500, ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511, tmp_11_fu_954_p4, ap_phi_reg_pp4_iter0_p_0147_2_3_reg_541, ap_condition_1708)
    begin
        if ((ap_const_boolean_1 = ap_condition_1708)) then
            if ((last_2_2_reg_500 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0147_2_3_phi_fu_545_p4 <= ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511;
            elsif ((last_2_2_reg_500 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0147_2_3_phi_fu_545_p4 <= tmp_11_fu_954_p4;
            else 
                ap_phi_mux_p_0147_2_3_phi_fu_545_p4 <= ap_phi_reg_pp4_iter0_p_0147_2_3_reg_541;
            end if;
        else 
            ap_phi_mux_p_0147_2_3_phi_fu_545_p4 <= ap_phi_reg_pp4_iter0_p_0147_2_3_reg_541;
        end if; 
    end process;


    ap_phi_mux_p_0151_0816_phi_fu_367_p4_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, delayed_last_0_reg_399, ap_enable_reg_pp4_iter1, p_0151_0816_reg_363, p_0151_2_3_reg_553)
    begin
        if (((delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_p_0151_0816_phi_fu_367_p4 <= p_0151_2_3_reg_553;
        else 
            ap_phi_mux_p_0151_0816_phi_fu_367_p4 <= p_0151_0816_reg_363;
        end if; 
    end process;


    ap_phi_mux_p_0151_2_3_phi_fu_557_p4_assign_proc : process(last_2_2_reg_500, ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521, tmp_12_fu_965_p4, ap_phi_reg_pp4_iter0_p_0151_2_3_reg_553, ap_condition_1708)
    begin
        if ((ap_const_boolean_1 = ap_condition_1708)) then
            if ((last_2_2_reg_500 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0151_2_3_phi_fu_557_p4 <= ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521;
            elsif ((last_2_2_reg_500 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0151_2_3_phi_fu_557_p4 <= tmp_12_fu_965_p4;
            else 
                ap_phi_mux_p_0151_2_3_phi_fu_557_p4 <= ap_phi_reg_pp4_iter0_p_0151_2_3_reg_553;
            end if;
        else 
            ap_phi_mux_p_0151_2_3_phi_fu_557_p4 <= ap_phi_reg_pp4_iter0_p_0151_2_3_reg_553;
        end if; 
    end process;


    ap_phi_mux_p_0279_0819_phi_fu_179_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, delayed_last_1_reg_199, ap_enable_reg_pp2_iter1, p_0279_0819_reg_175, p_0279_2_3_reg_310)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_p_0279_0819_phi_fu_179_p4 <= p_0279_2_3_reg_310;
        else 
            ap_phi_mux_p_0279_0819_phi_fu_179_p4 <= p_0279_0819_reg_175;
        end if; 
    end process;


    ap_phi_mux_p_0279_2_3_phi_fu_315_p4_assign_proc : process(last_6_2_reg_279, ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290, p_Result_33_3_fu_824_p5, ap_phi_reg_pp2_iter0_p_0279_2_3_reg_310, ap_condition_1703)
    begin
        if ((ap_const_boolean_1 = ap_condition_1703)) then
            if ((last_6_2_reg_279 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0279_2_3_phi_fu_315_p4 <= ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290;
            elsif ((last_6_2_reg_279 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0279_2_3_phi_fu_315_p4 <= p_Result_33_3_fu_824_p5;
            else 
                ap_phi_mux_p_0279_2_3_phi_fu_315_p4 <= ap_phi_reg_pp2_iter0_p_0279_2_3_reg_310;
            end if;
        else 
            ap_phi_mux_p_0279_2_3_phi_fu_315_p4 <= ap_phi_reg_pp2_iter0_p_0279_2_3_reg_310;
        end if; 
    end process;


    ap_phi_mux_p_0563_0815_phi_fu_379_p4_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, delayed_last_0_reg_399, ap_enable_reg_pp4_iter1, p_0563_0815_reg_375, p_0563_2_3_reg_565)
    begin
        if (((delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_p_0563_0815_phi_fu_379_p4 <= p_0563_2_3_reg_565;
        else 
            ap_phi_mux_p_0563_0815_phi_fu_379_p4 <= p_0563_0815_reg_375;
        end if; 
    end process;


    ap_phi_mux_p_0563_2_3_phi_fu_569_p4_assign_proc : process(last_2_2_reg_500, ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531, p_Result_26_3_fu_941_p5, ap_phi_reg_pp4_iter0_p_0563_2_3_reg_565, ap_condition_1708)
    begin
        if ((ap_const_boolean_1 = ap_condition_1708)) then
            if ((last_2_2_reg_500 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0563_2_3_phi_fu_569_p4 <= ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531;
            elsif ((last_2_2_reg_500 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0563_2_3_phi_fu_569_p4 <= p_Result_26_3_fu_941_p5;
            else 
                ap_phi_mux_p_0563_2_3_phi_fu_569_p4 <= ap_phi_reg_pp4_iter0_p_0563_2_3_reg_565;
            end if;
        else 
            ap_phi_mux_p_0563_2_3_phi_fu_569_p4 <= ap_phi_reg_pp4_iter0_p_0563_2_3_reg_565;
        end if; 
    end process;


    ap_phi_mux_user_1_3_phi_fu_328_p4_assign_proc : process(last_6_2_reg_279, ap_phi_reg_pp2_iter0_user_1_2_reg_300, or_ln89_2_fu_813_p2, ap_phi_reg_pp2_iter0_user_1_3_reg_324, ap_condition_1703)
    begin
        if ((ap_const_boolean_1 = ap_condition_1703)) then
            if ((last_6_2_reg_279 = ap_const_lv1_1)) then 
                ap_phi_mux_user_1_3_phi_fu_328_p4 <= ap_phi_reg_pp2_iter0_user_1_2_reg_300;
            elsif ((last_6_2_reg_279 = ap_const_lv1_0)) then 
                ap_phi_mux_user_1_3_phi_fu_328_p4 <= or_ln89_2_fu_813_p2;
            else 
                ap_phi_mux_user_1_3_phi_fu_328_p4 <= ap_phi_reg_pp2_iter0_user_1_3_reg_324;
            end if;
        else 
            ap_phi_mux_user_1_3_phi_fu_328_p4 <= ap_phi_reg_pp2_iter0_user_1_3_reg_324;
        end if; 
    end process;

    ap_phi_reg_pp2_iter0_last_6_0_reg_212 <= "X";
    ap_phi_reg_pp2_iter0_last_6_1_reg_246 <= "X";
    ap_phi_reg_pp2_iter0_last_6_2_reg_279 <= "X";
    ap_phi_reg_pp2_iter0_last_6_3_reg_337 <= "X";
    ap_phi_reg_pp2_iter0_p_0279_2_3_reg_310 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter0_user_1_3_reg_324 <= "X";
    ap_phi_reg_pp4_iter0_last_2_0_reg_412 <= "X";
    ap_phi_reg_pp4_iter0_last_2_1_reg_456 <= "X";
    ap_phi_reg_pp4_iter0_last_2_2_reg_500 <= "X";
    ap_phi_reg_pp4_iter0_last_2_3_reg_577 <= "X";
    ap_phi_reg_pp4_iter0_p_0147_2_3_reg_541 <= "XXXX";
    ap_phi_reg_pp4_iter0_p_0151_2_3_reg_553 <= "XXXX";
    ap_phi_reg_pp4_iter0_p_0563_2_3_reg_565 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op108_read_state10_assign_proc : process(ap_phi_mux_delayed_last_1_phi_fu_203_p4, ap_phi_mux_delayed_last_2_phi_fu_191_p4)
    begin
                ap_predicate_op108_read_state10 <= ((ap_phi_mux_delayed_last_2_phi_fu_191_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_1_phi_fu_203_p4 = ap_const_lv1_0));
    end process;


    ap_predicate_op121_read_state11_assign_proc : process(delayed_last_1_reg_199, last_6_0_reg_212)
    begin
                ap_predicate_op121_read_state11 <= ((last_6_0_reg_212 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0));
    end process;


    ap_predicate_op133_read_state12_assign_proc : process(delayed_last_1_reg_199, last_6_1_reg_246)
    begin
                ap_predicate_op133_read_state12 <= ((last_6_1_reg_246 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0));
    end process;


    ap_predicate_op145_read_state13_assign_proc : process(delayed_last_1_reg_199, last_6_2_reg_279)
    begin
                ap_predicate_op145_read_state13 <= ((last_6_2_reg_279 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0));
    end process;


    ap_predicate_op157_write_state13_assign_proc : process(delayed_last_1_reg_199, delayed_last_2_reg_187)
    begin
                ap_predicate_op157_write_state13 <= ((delayed_last_2_reg_187 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0));
    end process;


    ap_predicate_op182_read_state19_assign_proc : process(ap_phi_mux_delayed_last_0_phi_fu_403_p4, ap_phi_mux_delayed_last_phi_fu_391_p4)
    begin
                ap_predicate_op182_read_state19 <= ((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_0_phi_fu_403_p4 = ap_const_lv1_0));
    end process;


    ap_predicate_op197_read_state20_assign_proc : process(delayed_last_0_reg_399, last_2_0_reg_412)
    begin
                ap_predicate_op197_read_state20 <= ((last_2_0_reg_412 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0));
    end process;


    ap_predicate_op210_read_state21_assign_proc : process(delayed_last_0_reg_399, last_2_1_reg_456)
    begin
                ap_predicate_op210_read_state21 <= ((last_2_1_reg_456 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0));
    end process;


    ap_predicate_op223_read_state22_assign_proc : process(delayed_last_0_reg_399, last_2_2_reg_500)
    begin
                ap_predicate_op223_read_state22 <= ((last_2_2_reg_500 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0));
    end process;


    ap_predicate_op239_write_state22_assign_proc : process(delayed_last_0_reg_399, delayed_last_reg_387)
    begin
                ap_predicate_op239_write_state22 <= ((delayed_last_reg_387 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0));
    end process;


    ap_rst_n_control_inv_assign_proc : process(ap_rst_n_control)
    begin
                ap_rst_n_control_inv <= not(ap_rst_n_control);
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_fu_593_p4 <= stream_in_24_data_V_0_data_out(15 downto 8);
    grp_fu_603_p4 <= stream_in_24_data_V_0_data_out(23 downto 16);
    grp_fu_613_p1 <= stream_in_24_last_V_0_data_out;
    grp_read_fu_146_p2 <= mode_0_data_reg;

    mode_0_ack_out_assign_proc : process(stream_out_32_TREADY, stream_out_32_data_V_1_state, stream_out_32_user_V_1_state, stream_out_32_last_V_1_state, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (not(((stream_out_32_last_V_1_state = ap_const_lv2_1) or (stream_out_32_user_V_1_state = ap_const_lv2_1) or (stream_out_32_data_V_1_state = ap_const_lv2_1) or ((stream_out_32_last_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_user_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)) or ((stream_out_32_data_V_1_state = ap_const_lv2_3) and (stream_out_32_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            mode_0_ack_out <= ap_const_logic_1;
        else 
            mode_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    or_ln109_fu_722_p2 <= (stream_in_24_user_V_0_data_out or empty_25_reg_1095_1);
    or_ln126_fu_642_p2 <= (stream_in_24_user_V_0_data_out or empty_28_reg_1060_1);
    or_ln89_1_fu_787_p2 <= (stream_in_24_user_V_0_data_out or ap_phi_reg_pp2_iter0_user_1_1_reg_268);
    or_ln89_2_fu_813_p2 <= (stream_in_24_user_V_0_data_out or ap_phi_reg_pp2_iter0_user_1_2_reg_300);
    or_ln89_fu_761_p2 <= (stream_in_24_user_V_0_data_out or ap_phi_reg_pp2_iter0_user_1_0_reg_234);
    out_c1_V_fu_656_p2 <= std_logic_vector(unsigned(zext_ln364_fu_649_p1) + unsigned(zext_ln364_1_fu_652_p1));
    out_c2_V_fu_669_p2 <= std_logic_vector(unsigned(zext_ln364_2_fu_662_p1) + unsigned(zext_ln364_3_fu_665_p1));
    p_Result_12_fu_745_p5 <= (ap_phi_mux_p_0279_0819_phi_fu_179_p4(31 downto 8) & trunc_ln647_2_fu_741_p1);
    p_Result_13_fu_837_p3 <= (alpha_V_read_reg_1051 & stream_in_24_data_V_0_data_out);
    p_Result_14_fu_699_p5 <= (((p_Result_8_fu_689_p4 & trunc_ln647_1_fu_685_p1) & p_Result_6_fu_675_p4) & trunc_ln647_reg_1075);
    p_Result_26_1_fu_877_p5 <= (ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445(95 downto 48) & stream_in_24_data_V_0_data_out & ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445(23 downto 0));
    p_Result_26_2_fu_909_p5 <= (ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489(95 downto 72) & stream_in_24_data_V_0_data_out & ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489(47 downto 0));
    p_Result_26_3_fu_941_p5 <= (stream_in_24_data_V_0_data_out & ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531(71 downto 0));
    p_Result_33_1_fu_771_p5 <= (ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223(31 downto 16) & trunc_ln647_3_fu_767_p1 & ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223(7 downto 0));
    p_Result_33_2_fu_797_p5 <= (ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257(31 downto 24) & trunc_ln647_4_fu_793_p1 & ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257(15 downto 0));
    p_Result_33_3_fu_824_p5 <= (trunc_ln647_5_fu_820_p1 & ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290(23 downto 0));
    p_Result_35_1_fu_733_p3 <= (trunc_ln215_1_fu_729_p1 & trunc_ln215_reg_1100);
    p_Result_6_fu_675_p4 <= out_c1_V_fu_656_p2(8 downto 1);
    p_Result_8_fu_689_p4 <= out_c2_V_fu_669_p2(8 downto 1);
    p_Result_9_fu_845_p5 <= (ap_phi_mux_p_0563_0815_phi_fu_379_p4(95 downto 24) & stream_in_24_data_V_0_data_out);

    stream_in_24_TDATA_blk_n_assign_proc : process(stream_in_24_data_V_0_state, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0, ap_phi_mux_delayed_last_0_phi_fu_403_p4, ap_phi_mux_delayed_last_phi_fu_391_p4, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1, delayed_last_0_reg_399, last_2_0_reg_412, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2, last_2_1_reg_456, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3, last_2_2_reg_500, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0, ap_phi_mux_delayed_last_1_phi_fu_203_p4, ap_phi_mux_delayed_last_2_phi_fu_191_p4, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1, delayed_last_1_reg_199, last_6_0_reg_212, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2, last_6_1_reg_246, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, last_6_2_reg_279, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3) and (last_6_2_reg_279 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2) and (last_6_1_reg_246 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (last_6_0_reg_212 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_phi_mux_delayed_last_2_phi_fu_191_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_1_phi_fu_203_p4 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((last_2_2_reg_500 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((last_2_1_reg_456 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((last_2_0_reg_412 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_phi_mux_delayed_last_phi_fu_391_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_0_phi_fu_403_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            stream_in_24_TDATA_blk_n <= stream_in_24_data_V_0_state(0);
        else 
            stream_in_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_in_24_TREADY <= stream_in_24_last_V_0_state(1);
    stream_in_24_data_V_0_ack_in <= stream_in_24_data_V_0_state(1);

    stream_in_24_data_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op182_read_state19, ap_block_pp4_stage0_11001, ap_predicate_op197_read_state20, ap_block_pp4_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_predicate_op108_read_state10, ap_block_pp2_stage0_11001, ap_predicate_op121_read_state11, ap_block_pp2_stage1_11001, ap_predicate_op133_read_state12, ap_block_pp2_stage2_11001, ap_block_pp3_stage0_11001, ap_predicate_op210_read_state21, ap_block_pp4_stage2_11001, ap_predicate_op223_read_state22, ap_block_pp4_stage3_11001, ap_predicate_op145_read_state13, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_predicate_op145_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_predicate_op133_read_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_predicate_op121_read_state11 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_predicate_op108_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op223_read_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_predicate_op210_read_state21 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_predicate_op197_read_state20 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_predicate_op182_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            stream_in_24_data_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_24_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_24_data_V_0_data_out_assign_proc : process(stream_in_24_data_V_0_payload_A, stream_in_24_data_V_0_payload_B, stream_in_24_data_V_0_sel)
    begin
        if ((stream_in_24_data_V_0_sel = ap_const_logic_1)) then 
            stream_in_24_data_V_0_data_out <= stream_in_24_data_V_0_payload_B;
        else 
            stream_in_24_data_V_0_data_out <= stream_in_24_data_V_0_payload_A;
        end if; 
    end process;

    stream_in_24_data_V_0_load_A <= (stream_in_24_data_V_0_state_cmp_full and not(stream_in_24_data_V_0_sel_wr));
    stream_in_24_data_V_0_load_B <= (stream_in_24_data_V_0_state_cmp_full and stream_in_24_data_V_0_sel_wr);
    stream_in_24_data_V_0_sel <= stream_in_24_data_V_0_sel_rd;
    stream_in_24_data_V_0_state_cmp_full <= '0' when (stream_in_24_data_V_0_state = ap_const_lv2_1) else '1';
    stream_in_24_data_V_0_vld_in <= stream_in_24_TVALID;
    stream_in_24_data_V_0_vld_out <= stream_in_24_data_V_0_state(0);
    stream_in_24_last_V_0_ack_in <= stream_in_24_last_V_0_state(1);

    stream_in_24_last_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op182_read_state19, ap_block_pp4_stage0_11001, ap_predicate_op197_read_state20, ap_block_pp4_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_predicate_op108_read_state10, ap_block_pp2_stage0_11001, ap_predicate_op121_read_state11, ap_block_pp2_stage1_11001, ap_predicate_op133_read_state12, ap_block_pp2_stage2_11001, ap_block_pp3_stage0_11001, ap_predicate_op210_read_state21, ap_block_pp4_stage2_11001, ap_predicate_op223_read_state22, ap_block_pp4_stage3_11001, ap_predicate_op145_read_state13, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_predicate_op145_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_predicate_op133_read_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_predicate_op121_read_state11 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_predicate_op108_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op223_read_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_predicate_op210_read_state21 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_predicate_op197_read_state20 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_predicate_op182_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            stream_in_24_last_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_24_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_24_last_V_0_data_out_assign_proc : process(stream_in_24_last_V_0_payload_A, stream_in_24_last_V_0_payload_B, stream_in_24_last_V_0_sel)
    begin
        if ((stream_in_24_last_V_0_sel = ap_const_logic_1)) then 
            stream_in_24_last_V_0_data_out <= stream_in_24_last_V_0_payload_B;
        else 
            stream_in_24_last_V_0_data_out <= stream_in_24_last_V_0_payload_A;
        end if; 
    end process;

    stream_in_24_last_V_0_load_A <= (stream_in_24_last_V_0_state_cmp_full and not(stream_in_24_last_V_0_sel_wr));
    stream_in_24_last_V_0_load_B <= (stream_in_24_last_V_0_state_cmp_full and stream_in_24_last_V_0_sel_wr);
    stream_in_24_last_V_0_sel <= stream_in_24_last_V_0_sel_rd;
    stream_in_24_last_V_0_state_cmp_full <= '0' when (stream_in_24_last_V_0_state = ap_const_lv2_1) else '1';
    stream_in_24_last_V_0_vld_in <= stream_in_24_TVALID;
    stream_in_24_last_V_0_vld_out <= stream_in_24_last_V_0_state(0);
    stream_in_24_user_V_0_ack_in <= stream_in_24_user_V_0_state(1);

    stream_in_24_user_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op182_read_state19, ap_block_pp4_stage0_11001, ap_predicate_op197_read_state20, ap_block_pp4_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_predicate_op108_read_state10, ap_block_pp2_stage0_11001, ap_predicate_op121_read_state11, ap_block_pp2_stage1_11001, ap_predicate_op133_read_state12, ap_block_pp2_stage2_11001, ap_block_pp3_stage0_11001, ap_predicate_op210_read_state21, ap_block_pp4_stage2_11001, ap_predicate_op223_read_state22, ap_block_pp4_stage3_11001, ap_predicate_op145_read_state13, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_predicate_op145_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_predicate_op133_read_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_predicate_op121_read_state11 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_predicate_op108_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op223_read_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_predicate_op210_read_state21 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_predicate_op197_read_state20 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_predicate_op182_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            stream_in_24_user_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_24_user_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_24_user_V_0_data_out_assign_proc : process(stream_in_24_user_V_0_payload_A, stream_in_24_user_V_0_payload_B, stream_in_24_user_V_0_sel)
    begin
        if ((stream_in_24_user_V_0_sel = ap_const_logic_1)) then 
            stream_in_24_user_V_0_data_out <= stream_in_24_user_V_0_payload_B;
        else 
            stream_in_24_user_V_0_data_out <= stream_in_24_user_V_0_payload_A;
        end if; 
    end process;

    stream_in_24_user_V_0_load_A <= (stream_in_24_user_V_0_state_cmp_full and not(stream_in_24_user_V_0_sel_wr));
    stream_in_24_user_V_0_load_B <= (stream_in_24_user_V_0_state_cmp_full and stream_in_24_user_V_0_sel_wr);
    stream_in_24_user_V_0_sel <= stream_in_24_user_V_0_sel_rd;
    stream_in_24_user_V_0_state_cmp_full <= '0' when (stream_in_24_user_V_0_state = ap_const_lv2_1) else '1';
    stream_in_24_user_V_0_vld_in <= stream_in_24_TVALID;
    stream_in_24_user_V_0_vld_out <= stream_in_24_user_V_0_state(0);
    stream_out_32_TDATA <= stream_out_32_data_V_1_data_out;

    stream_out_32_TDATA_blk_n_assign_proc : process(stream_out_32_data_V_1_state, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1, delayed_last_0_reg_399, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0, delayed_last_1_reg_199, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, delayed_last_reg_387, ap_enable_reg_pp4_iter1, delayed_last_reg_387_pp4_iter1_reg, ap_enable_reg_pp3_iter1, delayed_last_2_reg_187, ap_enable_reg_pp2_iter1, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3) and (delayed_last_2_reg_187 = ap_const_lv1_0) and (delayed_last_1_reg_199 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (delayed_last_2_reg_187 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((delayed_last_reg_387 = ap_const_lv1_0) and (delayed_last_0_reg_399 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((delayed_last_reg_387 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            stream_out_32_TDATA_blk_n <= stream_out_32_data_V_1_state(1);
        else 
            stream_out_32_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_32_TLAST <= stream_out_32_last_V_1_data_out;
    stream_out_32_TUSER <= stream_out_32_user_V_1_data_out;
    stream_out_32_TVALID <= stream_out_32_last_V_1_state(0);
    stream_out_32_data_V_1_ack_in <= stream_out_32_data_V_1_state(1);
    stream_out_32_data_V_1_ack_out <= stream_out_32_TREADY;

    stream_out_32_data_V_1_data_in_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, delayed_last_reg_387, ap_enable_reg_pp4_iter1, delayed_last_reg_387_pp4_iter1_reg, p_Result_14_fu_699_p5, p_Result_35_1_fu_733_p3, p_Result_13_fu_837_p3, trunc_ln647_6_fu_976_p1, ap_predicate_op239_write_state22, p_Result_29_1_reg_1225, p_Result_29_2_reg_1240, ap_predicate_op157_write_state13, ap_phi_mux_p_0279_2_3_phi_fu_315_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage3_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage3_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001)
    begin
        if (((delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_29_2_reg_1240;
        elsif (((delayed_last_reg_387 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_29_1_reg_1225;
        elsif (((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_01001))) then 
            stream_out_32_data_V_1_data_in <= trunc_ln647_6_fu_976_p1;
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_13_fu_837_p3;
        elsif (((ap_predicate_op157_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_01001))) then 
            stream_out_32_data_V_1_data_in <= ap_phi_mux_p_0279_2_3_phi_fu_315_p4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_35_1_fu_733_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_14_fu_699_p5;
        else 
            stream_out_32_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_32_data_V_1_data_out_assign_proc : process(stream_out_32_data_V_1_payload_A, stream_out_32_data_V_1_payload_B, stream_out_32_data_V_1_sel)
    begin
        if ((stream_out_32_data_V_1_sel = ap_const_logic_1)) then 
            stream_out_32_data_V_1_data_out <= stream_out_32_data_V_1_payload_B;
        else 
            stream_out_32_data_V_1_data_out <= stream_out_32_data_V_1_payload_A;
        end if; 
    end process;

    stream_out_32_data_V_1_load_A <= (stream_out_32_data_V_1_state_cmp_full and not(stream_out_32_data_V_1_sel_wr));
    stream_out_32_data_V_1_load_B <= (stream_out_32_data_V_1_state_cmp_full and stream_out_32_data_V_1_sel_wr);
    stream_out_32_data_V_1_sel <= stream_out_32_data_V_1_sel_rd;
    stream_out_32_data_V_1_state_cmp_full <= '0' when (stream_out_32_data_V_1_state = ap_const_lv2_1) else '1';

    stream_out_32_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, delayed_last_reg_387, ap_enable_reg_pp4_iter1, delayed_last_reg_387_pp4_iter1_reg, ap_block_pp4_stage0_11001, ap_block_pp4_stage1_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_block_pp3_stage0_11001, ap_predicate_op239_write_state22, ap_block_pp4_stage3_11001, ap_predicate_op157_write_state13, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_predicate_op157_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_reg_387 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            stream_out_32_data_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_32_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_32_data_V_1_vld_out <= stream_out_32_data_V_1_state(0);
    stream_out_32_last_V_1_ack_in <= stream_out_32_last_V_1_state(1);
    stream_out_32_last_V_1_ack_out <= stream_out_32_TREADY;

    stream_out_32_last_V_1_data_in_assign_proc : process(stream_in_24_last_V_0_data_out, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, delayed_last_reg_387, ap_enable_reg_pp4_iter1, delayed_last_reg_387_pp4_iter1_reg, ap_predicate_op239_write_state22, p_Result_1_1_reg_1235, p_Result_1_2_reg_1250, ap_predicate_op157_write_state13, ap_phi_mux_last_6_3_phi_fu_342_p4, ap_phi_mux_p_0151_2_3_phi_fu_557_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage3_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage3_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001)
    begin
        if (((delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_last_V_1_data_in <= p_Result_1_2_reg_1250;
        elsif (((delayed_last_reg_387 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_last_V_1_data_in <= p_Result_1_1_reg_1235;
        elsif (((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_01001))) then 
            stream_out_32_last_V_1_data_in <= ap_phi_mux_p_0151_2_3_phi_fu_557_p4(1 downto 1);
        elsif (((ap_predicate_op157_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_01001))) then 
            stream_out_32_last_V_1_data_in <= ap_phi_mux_last_6_3_phi_fu_342_p4;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001)))) then 
            stream_out_32_last_V_1_data_in <= stream_in_24_last_V_0_data_out;
        else 
            stream_out_32_last_V_1_data_in <= "X";
        end if; 
    end process;


    stream_out_32_last_V_1_data_out_assign_proc : process(stream_out_32_last_V_1_payload_A, stream_out_32_last_V_1_payload_B, stream_out_32_last_V_1_sel)
    begin
        if ((stream_out_32_last_V_1_sel = ap_const_logic_1)) then 
            stream_out_32_last_V_1_data_out <= stream_out_32_last_V_1_payload_B;
        else 
            stream_out_32_last_V_1_data_out <= stream_out_32_last_V_1_payload_A;
        end if; 
    end process;

    stream_out_32_last_V_1_load_A <= (stream_out_32_last_V_1_state_cmp_full and not(stream_out_32_last_V_1_sel_wr));
    stream_out_32_last_V_1_load_B <= (stream_out_32_last_V_1_state_cmp_full and stream_out_32_last_V_1_sel_wr);
    stream_out_32_last_V_1_sel <= stream_out_32_last_V_1_sel_rd;
    stream_out_32_last_V_1_state_cmp_full <= '0' when (stream_out_32_last_V_1_state = ap_const_lv2_1) else '1';

    stream_out_32_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, delayed_last_reg_387, ap_enable_reg_pp4_iter1, delayed_last_reg_387_pp4_iter1_reg, ap_block_pp4_stage0_11001, ap_block_pp4_stage1_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_block_pp3_stage0_11001, ap_predicate_op239_write_state22, ap_block_pp4_stage3_11001, ap_predicate_op157_write_state13, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_predicate_op157_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_reg_387 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            stream_out_32_last_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_32_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_32_last_V_1_vld_out <= stream_out_32_last_V_1_state(0);
    stream_out_32_user_V_1_ack_in <= stream_out_32_user_V_1_state(1);
    stream_out_32_user_V_1_ack_out <= stream_out_32_TREADY;

    stream_out_32_user_V_1_data_in_assign_proc : process(stream_in_24_user_V_0_data_out, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, delayed_last_reg_387, ap_enable_reg_pp4_iter1, delayed_last_reg_387_pp4_iter1_reg, or_ln126_fu_642_p2, or_ln109_fu_722_p2, ap_predicate_op239_write_state22, p_Result_10_reg_1230, p_Result_2_reg_1245, ap_predicate_op157_write_state13, ap_phi_mux_user_1_3_phi_fu_328_p4, ap_phi_mux_p_0147_2_3_phi_fu_545_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage3_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage3_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001)
    begin
        if (((delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_user_V_1_data_in <= p_Result_2_reg_1245;
        elsif (((delayed_last_reg_387 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_user_V_1_data_in <= p_Result_10_reg_1230;
        elsif (((ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_01001))) then 
            stream_out_32_user_V_1_data_in <= ap_phi_mux_p_0147_2_3_phi_fu_545_p4(0 downto 0);
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001))) then 
            stream_out_32_user_V_1_data_in <= stream_in_24_user_V_0_data_out;
        elsif (((ap_predicate_op157_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_01001))) then 
            stream_out_32_user_V_1_data_in <= ap_phi_mux_user_1_3_phi_fu_328_p4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001))) then 
            stream_out_32_user_V_1_data_in <= or_ln109_fu_722_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_32_user_V_1_data_in <= or_ln126_fu_642_p2;
        else 
            stream_out_32_user_V_1_data_in <= "X";
        end if; 
    end process;


    stream_out_32_user_V_1_data_out_assign_proc : process(stream_out_32_user_V_1_payload_A, stream_out_32_user_V_1_payload_B, stream_out_32_user_V_1_sel)
    begin
        if ((stream_out_32_user_V_1_sel = ap_const_logic_1)) then 
            stream_out_32_user_V_1_data_out <= stream_out_32_user_V_1_payload_B;
        else 
            stream_out_32_user_V_1_data_out <= stream_out_32_user_V_1_payload_A;
        end if; 
    end process;

    stream_out_32_user_V_1_load_A <= (stream_out_32_user_V_1_state_cmp_full and not(stream_out_32_user_V_1_sel_wr));
    stream_out_32_user_V_1_load_B <= (stream_out_32_user_V_1_state_cmp_full and stream_out_32_user_V_1_sel_wr);
    stream_out_32_user_V_1_sel <= stream_out_32_user_V_1_sel_rd;
    stream_out_32_user_V_1_state_cmp_full <= '0' when (stream_out_32_user_V_1_state = ap_const_lv2_1) else '1';

    stream_out_32_user_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage1, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, delayed_last_reg_387, ap_enable_reg_pp4_iter1, delayed_last_reg_387_pp4_iter1_reg, ap_block_pp4_stage0_11001, ap_block_pp4_stage1_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_block_pp3_stage0_11001, ap_predicate_op239_write_state22, ap_block_pp4_stage3_11001, ap_predicate_op157_write_state13, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_predicate_op157_write_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (delayed_last_reg_387_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op239_write_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_reg_387 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            stream_out_32_user_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_32_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_32_user_V_1_vld_out <= stream_out_32_user_V_1_state(0);
    
    tmp_10_fu_931_p4_proc : process(ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478, stream_in_24_last_V_0_data_out)
    begin
        tmp_10_fu_931_p4 <= ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478;
        tmp_10_fu_931_p4(2) <= stream_in_24_last_V_0_data_out(0);
    end process;

    
    tmp_11_fu_954_p4_proc : process(ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511, stream_in_24_user_V_0_data_out)
    begin
        tmp_11_fu_954_p4 <= ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511;
        tmp_11_fu_954_p4(3) <= stream_in_24_user_V_0_data_out(0);
    end process;

    
    tmp_12_fu_965_p4_proc : process(ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521, stream_in_24_last_V_0_data_out)
    begin
        tmp_12_fu_965_p4 <= ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521;
        tmp_12_fu_965_p4(3) <= stream_in_24_last_V_0_data_out(0);
    end process;

    
    tmp_5_fu_857_p4_proc : process(ap_phi_mux_p_0147_0817_phi_fu_355_p4, stream_in_24_user_V_0_data_out)
    begin
        tmp_5_fu_857_p4 <= ap_phi_mux_p_0147_0817_phi_fu_355_p4;
        tmp_5_fu_857_p4(0) <= stream_in_24_user_V_0_data_out(0);
    end process;

    
    tmp_6_fu_867_p4_proc : process(ap_phi_mux_p_0151_0816_phi_fu_367_p4, stream_in_24_last_V_0_data_out)
    begin
        tmp_6_fu_867_p4 <= ap_phi_mux_p_0151_0816_phi_fu_367_p4;
        tmp_6_fu_867_p4(0) <= stream_in_24_last_V_0_data_out(0);
    end process;

    
    tmp_7_fu_889_p4_proc : process(ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423, stream_in_24_user_V_0_data_out)
    begin
        tmp_7_fu_889_p4 <= ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423;
        tmp_7_fu_889_p4(1) <= stream_in_24_user_V_0_data_out(0);
    end process;

    
    tmp_8_fu_899_p4_proc : process(ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434, stream_in_24_last_V_0_data_out)
    begin
        tmp_8_fu_899_p4 <= ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434;
        tmp_8_fu_899_p4(1) <= stream_in_24_last_V_0_data_out(0);
    end process;

    
    tmp_9_fu_921_p4_proc : process(ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467, stream_in_24_user_V_0_data_out)
    begin
        tmp_9_fu_921_p4 <= ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467;
        tmp_9_fu_921_p4(2) <= stream_in_24_user_V_0_data_out(0);
    end process;

    trunc_ln215_1_fu_729_p1 <= stream_in_24_data_V_0_data_out(16 - 1 downto 0);
    trunc_ln215_fu_711_p1 <= stream_in_24_data_V_0_data_out(16 - 1 downto 0);
    trunc_ln647_1_fu_685_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    trunc_ln647_2_fu_741_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    trunc_ln647_3_fu_767_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    trunc_ln647_4_fu_793_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    trunc_ln647_5_fu_820_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    trunc_ln647_6_fu_976_p1 <= ap_phi_mux_p_0563_2_3_phi_fu_569_p4(32 - 1 downto 0);
    trunc_ln647_fu_631_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    zext_ln364_1_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_593_p4),9));
    zext_ln364_2_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_reg_1070),9));
    zext_ln364_3_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_603_p4),9));
    zext_ln364_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_30_reg_1065),9));
end behav;
