git clone --depth 1 --no-tags https://github.com/jrmoulton/CarrySelect16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419784043
git clone --depth 1 --no-tags https://github.com/jrmoulton/CarrySelect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419785156
git clone --depth 1 --no-tags https://github.com/eccentricshuvo/Logic-Locking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419859203
git clone --depth 1 --no-tags https://github.com/TheSonders/Components74xx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419365208
git clone --depth 1 --no-tags https://github.com/thanpavlis/DesignOfDigitalCircuits-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419677538
git clone --depth 1 --no-tags https://github.com/SwapnamanjiriSV/EEN212025_IEC_lab_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418208913
git clone --depth 1 --no-tags https://github.com/KuanLi-good/fpga-vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418746516
git clone --depth 1 --no-tags https://github.com/jaigora24/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411568109
git clone --depth 1 --no-tags https://github.com/AJ12i/SC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413935075
git clone --depth 1 --no-tags https://github.com/tslotboom/cme_433_lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414001189
git clone --depth 1 --no-tags https://github.com/SangTruongTan/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413840541
git clone --depth 1 --no-tags https://github.com/MrNextor/I2C-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413440740
git clone --depth 1 --no-tags https://github.com/MrHePro/EE552_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419974010
git clone --depth 1 --no-tags https://github.com/Phallsoft/symbiflow-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419935712
git clone --depth 1 --no-tags https://github.com/shawst18/DigCircuits_WSU_Fall21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420203362
git clone --depth 1 --no-tags https://github.com/jayspss/mylticycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420152455
git clone --depth 1 --no-tags https://github.com/Amank2854/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420329924
git clone --depth 1 --no-tags https://github.com/saurabhsls/Sequencial-Mulitplier---verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420327880
git clone --depth 1 --no-tags https://github.com/CardeDeveloper/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418569596
git clone --depth 1 --no-tags https://github.com/Pepitaw/logical_design_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418180809
git clone --depth 1 --no-tags https://github.com/efraintg13/Lab9-14_ECE369.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420538233
git clone --depth 1 --no-tags https://github.com/Y-Galal/FCS-16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413193889
git clone --depth 1 --no-tags https://github.com/syedtihaamahmad/RISCV_pipeline_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415392919
git clone --depth 1 --no-tags https://github.com/rupal13g/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415300183
git clone --depth 1 --no-tags https://github.com/morris-wang/Local-Binary-Patterns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415797468
git clone --depth 1 --no-tags https://github.com/omnitrix123/verilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414834849
git clone --depth 1 --no-tags https://github.com/nandakishormpaicet/dslab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414664095
git clone --depth 1 --no-tags https://github.com/SaritaB21/Reconfigurational-Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414718267
git clone --depth 1 --no-tags https://github.com/SaifTTU/Verilog-Asignment-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414379512
git clone --depth 1 --no-tags https://github.com/stellaw1/Lab2-simple-ipod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416890814
git clone --depth 1 --no-tags https://github.com/shakilop/shklp_risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417797835
git clone --depth 1 --no-tags https://github.com/apahm/atlys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410985587
git clone --depth 1 --no-tags https://github.com/maheshbhatk/Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410201976
git clone --depth 1 --no-tags https://github.com/aprillzzz/Gate-level-modeling--act2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409446183
git clone --depth 1 --no-tags https://github.com/abhishek05102001/FPGA-PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409699341
git clone --depth 1 --no-tags https://github.com/NerusSkyhigh/LoAE-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410282369
git clone --depth 1 --no-tags https://github.com/Paul7aa/Verilog-E3-ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410288766
git clone --depth 1 --no-tags https://github.com/Kenji2021K/Gate-level-modeling-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412482300
git clone --depth 1 --no-tags https://github.com/ShrinivasK337/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413021953
git clone --depth 1 --no-tags https://github.com/CKilburn12/PIPS16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416548358
git clone --depth 1 --no-tags https://github.com/runtime-ranger/Imageprocessing-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408911990
git clone --depth 1 --no-tags https://github.com/MultiXaNos/Projet_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409098013
git clone --depth 1 --no-tags https://github.com/hjgt/FPGA_gameboy_printer_emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408410000
git clone --depth 1 --no-tags https://github.com/Origin101/Gate-Level-Modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408420442
git clone --depth 1 --no-tags https://github.com/Tomasz-Szkonter/Projekt-Tama.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408427881
git clone --depth 1 --no-tags https://github.com/MortalHappiness/CA2021Fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419273451
git clone --depth 1 --no-tags https://github.com/thejpster/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418284110
git clone --depth 1 --no-tags https://github.com/ethan-wenjun/HDLBits-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414248761
git clone --depth 1 --no-tags https://github.com/vinifrl/P3Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410713457
git clone --depth 1 --no-tags https://github.com/merledu/caravel_Ghazi_SoC_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419470380
git clone --depth 1 --no-tags https://github.com/baokarisha/floating-point-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411129357
git clone --depth 1 --no-tags https://github.com/tcc3810/ccu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410605490
git clone --depth 1 --no-tags https://github.com/ryanhuang0604/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408906477
git clone --depth 1 --no-tags https://github.com/choyoungeun/Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411137521
git clone --depth 1 --no-tags https://github.com/danish-anwar-butt/fft_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411353650
git clone --depth 1 --no-tags https://github.com/sonmac1203/ECE369.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420183158
git clone --depth 1 --no-tags https://github.com/mfkiwl/mini_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415521163
git clone --depth 1 --no-tags https://github.com/stevenolee/ece411-computer-organization-and-design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414803481
git clone --depth 1 --no-tags https://github.com/xzy3/electronic-geartrain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420501560
git clone --depth 1 --no-tags https://github.com/Hangzzzz/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419721364
git clone --depth 1 --no-tags https://github.com/4100E013/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419561046
git clone --depth 1 --no-tags https://github.com/rawanalaa/vending-machine-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419822225
git clone --depth 1 --no-tags https://github.com/rupal13g/NOT-Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414176567
git clone --depth 1 --no-tags https://github.com/yimy-liu/uart-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411730730
git clone --depth 1 --no-tags https://github.com/AmirHosseinHedayati/Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413093238
git clone --depth 1 --no-tags https://github.com/ggu1012/verilog_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413091965
git clone --depth 1 --no-tags https://github.com/MikeLin0206/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413668164
git clone --depth 1 --no-tags https://github.com/dillardr/verilogCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408541132
git clone --depth 1 --no-tags https://github.com/BaatjesLuke/EEE3096S-BTJLUK001_TLPRAS002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408590255
git clone --depth 1 --no-tags https://github.com/iamiranjbar/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408174461
git clone --depth 1 --no-tags https://github.com/Sasanka-GRS/Stuck-At-Fault-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410561988
git clone --depth 1 --no-tags https://github.com/MaykonFerrero/VerilogFiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410326619
git clone --depth 1 --no-tags https://github.com/DanielVorhaug/TFE4152-Project--Digital-Pixel-Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412394677
git clone --depth 1 --no-tags https://github.com/anastasiastar/Programmable-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409825715
git clone --depth 1 --no-tags https://github.com/Lu-Songyu/SPI_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412377685
git clone --depth 1 --no-tags https://github.com/brandenap1/BruteForceVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417556065
git clone --depth 1 --no-tags https://github.com/asucheng/pPIM_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416394397
git clone --depth 1 --no-tags https://github.com/BoHsunHuang/Simple_RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415225047
git clone --depth 1 --no-tags https://github.com/diohicham28/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415219252
git clone --depth 1 --no-tags https://github.com/apantelopoulos/Mars_Rover_Project_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415350136
git clone --depth 1 --no-tags https://github.com/sebbk3/TP2-arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417666173
git clone --depth 1 --no-tags https://github.com/yuex1994/ASPDAC-tandem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419089461
git clone --depth 1 --no-tags https://github.com/Ethan-Nagelvoort/HDL-Microprocessors-and-other-Verilog-based-Projects-and-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417962329
git clone --depth 1 --no-tags https://github.com/andrewhallack/Combinational-Lock-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418354738
git clone --depth 1 --no-tags https://github.com/MR-EIGHT/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418056348
git clone --depth 1 --no-tags https://github.com/sonny070701/Practica-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419044892
git clone --depth 1 --no-tags https://github.com/hsiang20/NTUEE_DCLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413808529
git clone --depth 1 --no-tags https://github.com/PaperL/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410733967
git clone --depth 1 --no-tags https://github.com/meening42/fpga_comm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419075639
git clone --depth 1 --no-tags https://github.com/anhongzhan/MySimpleRISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418056230
git clone --depth 1 --no-tags https://github.com/Sheep0030/SHEEPBINARYADVENTURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419577176
git clone --depth 1 --no-tags https://github.com/kenny7992721/cad_vlsi_fin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419266679
git clone --depth 1 --no-tags https://github.com/varunmadhavam/microwatt_arty_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419330030
git clone --depth 1 --no-tags https://github.com/Gabbyyy420/Gate-Level-Modeling-Act-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410865574
git clone --depth 1 --no-tags https://github.com/Techkom/Vivado-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410521841
git clone --depth 1 --no-tags https://github.com/andreahn/missionary-cannibal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409958242
git clone --depth 1 --no-tags https://github.com/inebright/MIPS-verilog-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409858146
git clone --depth 1 --no-tags https://github.com/wuguohaoECE/ece550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409357693
git clone --depth 1 --no-tags https://github.com/K10SHI/ACTIVITY_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410787357
