5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd tri.vcd -o tri.cdd -v tri.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" tri.v 1 26 1
2 1 8 f000f 2 1 100c 0 0 1 9 e
2 2 8 b000b 2 1 100c 0 0 1 9 d
2 3 8 b000f 2 8 1184 1 2 1 26 1102
2 4 8 70007 0 1 1400 0 0 1 9 a
2 5 8 7000f 1 35 6 3 4
2 6 9 f000f 2 1 100c 0 0 1 9 e
2 7 9 c000c 2 1 100c 0 0 1 9 d
2 8 9 c000f 2 31 1188 6 7 2 26 330a
2 9 9 b0010 2 26 1008 8 0 2 26 330a
2 10 9 70007 0 1 1400 0 0 2 9 b
2 11 9 70010 2 35 a 9 10
2 12 10 140014 2 1 1008 0 0 2 9 b
2 13 10 e000e 1 1 1004 0 0 1 9 a
2 14 10 c000c 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 15 10 b0010 2 25 1104 13 14 2 26 30a
2 16 10 b0014 3 9 1088 12 15 2 26 3300a
2 17 10 70007 0 1 1400 0 0 2 9 c
2 18 10 70014 3 35 a 16 17
1 a 3 3000b 1 0 0 0 1 25 2
1 b 4 3000b 1 0 1 0 2 25 120a
1 c 5 3000b 1 0 1 0 2 25 120a
1 d 6 3000b 1 0 0 0 1 25 102
1 e 6 3000e 1 0 0 0 1 25 1002
4 5 f 5 5
4 11 f 11 11
4 18 f 18 18
3 1 main.$u0 "main.$u0" tri.v 0 24 1
