# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_full_adder_1_bit.srcs/sources_1/new/full adder 1 bit.v" \
"../../../../project_full_adder_1_bit.srcs/sim_1/new/full adder 1 bit testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
