

================================================================
== Vitis HLS Report for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'
================================================================
* Date:           Sun Nov  3 13:42:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.690 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_10  |       21|       21|         3|          1|          1|    20|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     99|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     194|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     194|    200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_25_4_32_1_1_U135  |sparsemux_25_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_338_p2     |         +|   0|  0|  13|           5|           1|
    |icmp_ln153_fu_332_p2    |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln156_fu_421_p2    |      icmp|   0|  0|  39|          32|          32|
    |select_ln156_fu_425_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  99|          44|          72|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch_2    |   9|          2|    5|         10|
    |ch_fu_92                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc_load_reg_542                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |buf_10_addr_reg_519                |   5|   0|    5|          0|
    |buf_10_addr_reg_519_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_11_addr_reg_525                |   5|   0|    5|          0|
    |buf_11_addr_reg_525_pp0_iter1_reg  |   5|   0|    5|          0|
    |buf_1_addr_reg_465                 |   5|   0|    5|          0|
    |buf_1_addr_reg_465_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_2_addr_reg_471                 |   5|   0|    5|          0|
    |buf_2_addr_reg_471_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_3_addr_reg_477                 |   5|   0|    5|          0|
    |buf_3_addr_reg_477_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_4_addr_reg_483                 |   5|   0|    5|          0|
    |buf_4_addr_reg_483_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_5_addr_reg_489                 |   5|   0|    5|          0|
    |buf_5_addr_reg_489_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_6_addr_reg_495                 |   5|   0|    5|          0|
    |buf_6_addr_reg_495_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_7_addr_reg_501                 |   5|   0|    5|          0|
    |buf_7_addr_reg_501_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_8_addr_reg_507                 |   5|   0|    5|          0|
    |buf_8_addr_reg_507_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_9_addr_reg_513                 |   5|   0|    5|          0|
    |buf_9_addr_reg_513_pp0_iter1_reg   |   5|   0|    5|          0|
    |buf_addr_reg_459                   |   5|   0|    5|          0|
    |buf_addr_reg_459_pp0_iter1_reg     |   5|   0|    5|          0|
    |ch_fu_92                           |   5|   0|    5|          0|
    |tmp_2_reg_536                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 194|   0|  194|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10|  return value|
|buf_11_address0  |  out|    5|   ap_memory|                                         buf_11|         array|
|buf_11_ce0       |  out|    1|   ap_memory|                                         buf_11|         array|
|buf_11_q0        |   in|   32|   ap_memory|                                         buf_11|         array|
|buf_11_address1  |  out|    5|   ap_memory|                                         buf_11|         array|
|buf_11_ce1       |  out|    1|   ap_memory|                                         buf_11|         array|
|buf_11_we1       |  out|    1|   ap_memory|                                         buf_11|         array|
|buf_11_d1        |  out|   32|   ap_memory|                                         buf_11|         array|
|buf_10_address0  |  out|    5|   ap_memory|                                         buf_10|         array|
|buf_10_ce0       |  out|    1|   ap_memory|                                         buf_10|         array|
|buf_10_q0        |   in|   32|   ap_memory|                                         buf_10|         array|
|buf_10_address1  |  out|    5|   ap_memory|                                         buf_10|         array|
|buf_10_ce1       |  out|    1|   ap_memory|                                         buf_10|         array|
|buf_10_we1       |  out|    1|   ap_memory|                                         buf_10|         array|
|buf_10_d1        |  out|   32|   ap_memory|                                         buf_10|         array|
|buf_9_address0   |  out|    5|   ap_memory|                                          buf_9|         array|
|buf_9_ce0        |  out|    1|   ap_memory|                                          buf_9|         array|
|buf_9_q0         |   in|   32|   ap_memory|                                          buf_9|         array|
|buf_9_address1   |  out|    5|   ap_memory|                                          buf_9|         array|
|buf_9_ce1        |  out|    1|   ap_memory|                                          buf_9|         array|
|buf_9_we1        |  out|    1|   ap_memory|                                          buf_9|         array|
|buf_9_d1         |  out|   32|   ap_memory|                                          buf_9|         array|
|buf_8_address0   |  out|    5|   ap_memory|                                          buf_8|         array|
|buf_8_ce0        |  out|    1|   ap_memory|                                          buf_8|         array|
|buf_8_q0         |   in|   32|   ap_memory|                                          buf_8|         array|
|buf_8_address1   |  out|    5|   ap_memory|                                          buf_8|         array|
|buf_8_ce1        |  out|    1|   ap_memory|                                          buf_8|         array|
|buf_8_we1        |  out|    1|   ap_memory|                                          buf_8|         array|
|buf_8_d1         |  out|   32|   ap_memory|                                          buf_8|         array|
|buf_7_address0   |  out|    5|   ap_memory|                                          buf_7|         array|
|buf_7_ce0        |  out|    1|   ap_memory|                                          buf_7|         array|
|buf_7_q0         |   in|   32|   ap_memory|                                          buf_7|         array|
|buf_7_address1   |  out|    5|   ap_memory|                                          buf_7|         array|
|buf_7_ce1        |  out|    1|   ap_memory|                                          buf_7|         array|
|buf_7_we1        |  out|    1|   ap_memory|                                          buf_7|         array|
|buf_7_d1         |  out|   32|   ap_memory|                                          buf_7|         array|
|buf_6_address0   |  out|    5|   ap_memory|                                          buf_6|         array|
|buf_6_ce0        |  out|    1|   ap_memory|                                          buf_6|         array|
|buf_6_q0         |   in|   32|   ap_memory|                                          buf_6|         array|
|buf_6_address1   |  out|    5|   ap_memory|                                          buf_6|         array|
|buf_6_ce1        |  out|    1|   ap_memory|                                          buf_6|         array|
|buf_6_we1        |  out|    1|   ap_memory|                                          buf_6|         array|
|buf_6_d1         |  out|   32|   ap_memory|                                          buf_6|         array|
|buf_5_address0   |  out|    5|   ap_memory|                                          buf_5|         array|
|buf_5_ce0        |  out|    1|   ap_memory|                                          buf_5|         array|
|buf_5_q0         |   in|   32|   ap_memory|                                          buf_5|         array|
|buf_5_address1   |  out|    5|   ap_memory|                                          buf_5|         array|
|buf_5_ce1        |  out|    1|   ap_memory|                                          buf_5|         array|
|buf_5_we1        |  out|    1|   ap_memory|                                          buf_5|         array|
|buf_5_d1         |  out|   32|   ap_memory|                                          buf_5|         array|
|buf_4_address0   |  out|    5|   ap_memory|                                          buf_4|         array|
|buf_4_ce0        |  out|    1|   ap_memory|                                          buf_4|         array|
|buf_4_q0         |   in|   32|   ap_memory|                                          buf_4|         array|
|buf_4_address1   |  out|    5|   ap_memory|                                          buf_4|         array|
|buf_4_ce1        |  out|    1|   ap_memory|                                          buf_4|         array|
|buf_4_we1        |  out|    1|   ap_memory|                                          buf_4|         array|
|buf_4_d1         |  out|   32|   ap_memory|                                          buf_4|         array|
|buf_3_address0   |  out|    5|   ap_memory|                                          buf_3|         array|
|buf_3_ce0        |  out|    1|   ap_memory|                                          buf_3|         array|
|buf_3_q0         |   in|   32|   ap_memory|                                          buf_3|         array|
|buf_3_address1   |  out|    5|   ap_memory|                                          buf_3|         array|
|buf_3_ce1        |  out|    1|   ap_memory|                                          buf_3|         array|
|buf_3_we1        |  out|    1|   ap_memory|                                          buf_3|         array|
|buf_3_d1         |  out|   32|   ap_memory|                                          buf_3|         array|
|buf_2_address0   |  out|    5|   ap_memory|                                          buf_2|         array|
|buf_2_ce0        |  out|    1|   ap_memory|                                          buf_2|         array|
|buf_2_q0         |   in|   32|   ap_memory|                                          buf_2|         array|
|buf_2_address1   |  out|    5|   ap_memory|                                          buf_2|         array|
|buf_2_ce1        |  out|    1|   ap_memory|                                          buf_2|         array|
|buf_2_we1        |  out|    1|   ap_memory|                                          buf_2|         array|
|buf_2_d1         |  out|   32|   ap_memory|                                          buf_2|         array|
|buf_1_address0   |  out|    5|   ap_memory|                                          buf_1|         array|
|buf_1_ce0        |  out|    1|   ap_memory|                                          buf_1|         array|
|buf_1_q0         |   in|   32|   ap_memory|                                          buf_1|         array|
|buf_1_address1   |  out|    5|   ap_memory|                                          buf_1|         array|
|buf_1_ce1        |  out|    1|   ap_memory|                                          buf_1|         array|
|buf_1_we1        |  out|    1|   ap_memory|                                          buf_1|         array|
|buf_1_d1         |  out|   32|   ap_memory|                                          buf_1|         array|
|buf_r_address0   |  out|    5|   ap_memory|                                          buf_r|         array|
|buf_r_ce0        |  out|    1|   ap_memory|                                          buf_r|         array|
|buf_r_q0         |   in|   32|   ap_memory|                                          buf_r|         array|
|buf_r_address1   |  out|    5|   ap_memory|                                          buf_r|         array|
|buf_r_ce1        |  out|    1|   ap_memory|                                          buf_r|         array|
|buf_r_we1        |  out|    1|   ap_memory|                                          buf_r|         array|
|buf_r_d1         |  out|   32|   ap_memory|                                          buf_r|         array|
|empty            |   in|    4|     ap_none|                                          empty|        scalar|
|acc_address1     |  out|    5|   ap_memory|                                            acc|         array|
|acc_ce1          |  out|    1|   ap_memory|                                            acc|         array|
|acc_we1          |  out|    1|   ap_memory|                                            acc|         array|
|acc_d1           |  out|   32|   ap_memory|                                            acc|         array|
|acc_q1           |   in|   32|   ap_memory|                                            acc|         array|
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+

