/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  reg [9:0] _05_;
  reg [4:0] _06_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_29z & celloutsig_0_9z[0]);
  assign celloutsig_0_41z = ~(celloutsig_0_40z[2] & celloutsig_0_9z[1]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z & celloutsig_1_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_6z & celloutsig_1_2z[6]);
  assign celloutsig_0_12z = ~(celloutsig_0_9z[2] & celloutsig_0_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[0] & celloutsig_0_11z);
  assign celloutsig_0_17z = ~(celloutsig_0_10z & celloutsig_0_16z);
  assign celloutsig_0_24z = ~(celloutsig_0_19z & in_data[80]);
  assign celloutsig_0_50z = !(celloutsig_0_4z ? celloutsig_0_41z : celloutsig_0_26z);
  assign celloutsig_0_18z = !(celloutsig_0_7z[0] ? celloutsig_0_11z : celloutsig_0_15z[1]);
  assign celloutsig_0_23z = !(celloutsig_0_1z[2] ? celloutsig_0_15z[3] : celloutsig_0_15z[6]);
  assign celloutsig_0_25z = !(celloutsig_0_24z ? celloutsig_0_18z : celloutsig_0_24z);
  assign celloutsig_0_28z = !(celloutsig_0_19z ? celloutsig_0_18z : celloutsig_0_3z);
  assign celloutsig_1_11z = ~(celloutsig_1_3z | celloutsig_1_7z);
  assign celloutsig_1_12z = ~(celloutsig_1_0z[1] | celloutsig_1_0z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_11z | celloutsig_1_10z);
  assign celloutsig_0_31z = ~((celloutsig_0_9z[1] | celloutsig_0_17z) & (celloutsig_0_1z[2] | in_data[7]));
  assign celloutsig_0_16z = ~((celloutsig_0_10z | _00_) & (_01_ | celloutsig_0_4z));
  assign celloutsig_0_27z = ~((celloutsig_0_19z | _00_) & (celloutsig_0_8z | celloutsig_0_25z));
  assign celloutsig_0_3z = _02_ | ~(celloutsig_0_0z[1]);
  assign celloutsig_1_1z = celloutsig_1_0z[1] | ~(celloutsig_1_0z[0]);
  assign celloutsig_0_6z = celloutsig_0_1z[2] | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_14z = celloutsig_0_3z | _03_;
  assign celloutsig_0_10z = in_data[38] ^ celloutsig_0_8z;
  assign celloutsig_0_19z = celloutsig_0_12z ^ celloutsig_0_8z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 10'h000;
    else _05_ <= { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 5'h00;
    else _06_ <= { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_18z };
  reg [7:0] _34_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _34_ <= 8'h00;
    else _34_ <= { celloutsig_0_1z, celloutsig_0_1z };
  assign { _00_, _04_[6:5], _02_, _01_, _03_, _04_[1:0] } = _34_;
  assign celloutsig_0_4z = { in_data[84:80], celloutsig_0_0z } && { _01_, _03_, _04_[1:0], celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:1], celloutsig_1_0z, celloutsig_1_3z } && { in_data[149], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_10z } && { in_data[156:152], celloutsig_1_3z };
  assign celloutsig_0_8z = { _00_, _04_[6:5], _02_, _01_, _03_, _04_[1] } && { _00_, _04_[6:5], _02_, celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_20z[4:0], celloutsig_0_4z, celloutsig_0_26z } && { in_data[83:78], celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_5z[0], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_10z } || { celloutsig_0_1z[2], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_33z = { _04_[1], celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_24z, _00_, _04_[6:5], _02_, _01_, _03_, _04_[1:0], celloutsig_0_6z } || { celloutsig_0_7z[2], celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_35z = { celloutsig_0_7z[2:1], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_34z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_33z } || { celloutsig_0_1z[3:2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_0_51z = { _05_[8:2], celloutsig_0_23z } || { celloutsig_0_36z[1:0], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_1_3z = in_data[147:139] || in_data[139:131];
  assign celloutsig_1_19z = { celloutsig_1_0z[2], celloutsig_1_14z, celloutsig_1_15z } || { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_36z = _00_ ? in_data[39:37] : celloutsig_0_7z;
  assign celloutsig_0_15z = celloutsig_0_3z ? { celloutsig_0_7z[1:0], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z } : { celloutsig_0_5z[1:0], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[82:80] | in_data[92:90];
  assign celloutsig_0_40z = { celloutsig_0_5z[1:0], celloutsig_0_37z, celloutsig_0_9z, _06_, celloutsig_0_39z } | { celloutsig_0_15z[9:0], celloutsig_0_19z, celloutsig_0_35z };
  assign celloutsig_0_9z = celloutsig_0_1z[3:1] | celloutsig_0_0z;
  assign celloutsig_0_1z = in_data[33:30] | in_data[76:73];
  assign celloutsig_1_7z = | in_data[135:129];
  assign celloutsig_1_10z = | { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, in_data[123:118] };
  assign celloutsig_1_14z = | { celloutsig_1_12z, in_data[111:108] };
  assign celloutsig_0_22z = | in_data[54:44];
  assign celloutsig_0_26z = | { celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_6z, in_data[60:51] };
  assign celloutsig_0_34z = ^ { _06_[1], celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_8z };
  assign celloutsig_0_39z = ^ { celloutsig_0_15z[10:4], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_11z = ^ { _00_, _04_[6:5], _02_, _01_ };
  assign celloutsig_0_5z = celloutsig_0_0z >> celloutsig_0_1z[2:0];
  assign celloutsig_1_2z = { in_data[136:131], celloutsig_1_1z } >> { in_data[116:114], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_20z = in_data[27:22] >> { _04_[5], _02_, _01_, _03_, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_30z = { celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_22z } <<< { celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[129:127] <<< in_data[180:178];
  assign celloutsig_0_7z = { celloutsig_0_0z[0], celloutsig_0_6z, celloutsig_0_3z } <<< { _04_[5], _02_, _01_ };
  assign { _04_[7], _04_[4:2] } = { _00_, _02_, _01_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
