

================================================================
== Vivado HLS Report for 'block_mmul'
================================================================
* Date:           Sun Nov 26 02:18:14 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1000019|  1000019| 10.000 ms | 10.000 ms |  1000019|  1000019|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  1000017|  1000017|        34|         16|          1|  62500|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 16, D = 34, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 36 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 2 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %A) nounwind, !map !30"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %B) nounwind, !map !36"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %out_r) nounwind, !map !40"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @block_mmul_str) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader1" [block_mmult.cc:37]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.03>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i16 [ 0, %0 ], [ %add_ln37, %hls_label_0 ]" [block_mmult.cc:37]   --->   Operation 42 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ 0, %0 ], [ %select_ln43_2, %hls_label_0 ]" [block_mmult.cc:43]   --->   Operation 43 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln38, %hls_label_0 ]" [block_mmult.cc:38]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ii_0 = phi i7 [ 0, %0 ], [ %select_ln43_7, %hls_label_0 ]" [block_mmult.cc:43]   --->   Operation 45 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%jj_0 = phi i7 [ 0, %0 ], [ %jj, %hls_label_0 ]"   --->   Operation 46 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln43_3 = or i7 %ii_0, 1" [block_mmult.cc:43]   --->   Operation 47 'or' 'or_ln43_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln43_4 = or i7 %ii_0, 2" [block_mmult.cc:43]   --->   Operation 48 'or' 'or_ln43_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln43_5 = or i7 %ii_0, 3" [block_mmult.cc:43]   --->   Operation 49 'or' 'or_ln43_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.42ns)   --->   "%icmp_ln37 = icmp eq i16 %indvar_flatten29, -3036" [block_mmult.cc:37]   --->   Operation 50 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.07ns)   --->   "%add_ln37 = add i16 %indvar_flatten29, 1" [block_mmult.cc:37]   --->   Operation 51 'add' 'add_ln37' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %1, label %hls_label_0" [block_mmult.cc:37]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.87ns)   --->   "%k = add i7 %k_0, 1" [block_mmult.cc:37]   --->   Operation 53 'add' 'k' <Predicate = (!icmp_ln37)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.77ns)   --->   "%icmp_ln38 = icmp eq i10 %indvar_flatten, -399" [block_mmult.cc:38]   --->   Operation 54 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%select_ln43 = select i1 %icmp_ln38, i7 0, i7 %ii_0" [block_mmult.cc:43]   --->   Operation 55 'select' 'select_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_6)   --->   "%select_ln43_1 = select i1 %icmp_ln38, i7 0, i7 %jj_0" [block_mmult.cc:43]   --->   Operation 56 'select' 'select_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln43_2 = select i1 %icmp_ln38, i7 %k, i7 %k_0" [block_mmult.cc:43]   --->   Operation 57 'select' 'select_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i7 %select_ln43_2 to i14" [block_mmult.cc:43]   --->   Operation 58 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (4.17ns)   --->   "%mul_ln43_16 = mul i14 %zext_ln43_1, 100" [block_mmult.cc:43]   --->   Operation 59 'mul' 'mul_ln43_16' <Predicate = (!icmp_ln37)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_8)   --->   "%select_ln43_3 = select i1 %icmp_ln38, i7 1, i7 %or_ln43_3" [block_mmult.cc:43]   --->   Operation 60 'select' 'select_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_9)   --->   "%select_ln43_4 = select i1 %icmp_ln38, i7 2, i7 %or_ln43_4" [block_mmult.cc:43]   --->   Operation 61 'select' 'select_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_10)   --->   "%select_ln43_5 = select i1 %icmp_ln38, i7 3, i7 %or_ln43_5" [block_mmult.cc:43]   --->   Operation 62 'select' 'select_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.48ns)   --->   "%icmp_ln39 = icmp ult i7 %jj_0, -28" [block_mmult.cc:39]   --->   Operation 63 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%or_ln43_6 = or i1 %icmp_ln38, %icmp_ln39" [block_mmult.cc:43]   --->   Operation 64 'or' 'or_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.87ns)   --->   "%ii = add i7 %select_ln43, 4" [block_mmult.cc:38]   --->   Operation 65 'add' 'ii' <Predicate = (!icmp_ln37)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln43_6 = select i1 %or_ln43_6, i7 %select_ln43_1, i7 0" [block_mmult.cc:43]   --->   Operation 66 'select' 'select_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.99ns)   --->   "%select_ln43_7 = select i1 %or_ln43_6, i7 %select_ln43, i7 %ii" [block_mmult.cc:43]   --->   Operation 67 'select' 'select_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_8)   --->   "%or_ln43_7 = or i7 %ii, 1" [block_mmult.cc:43]   --->   Operation 68 'or' 'or_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln43_8 = select i1 %or_ln43_6, i7 %select_ln43_3, i7 %or_ln43_7" [block_mmult.cc:43]   --->   Operation 69 'select' 'select_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_9)   --->   "%or_ln43_8 = or i7 %ii, 2" [block_mmult.cc:43]   --->   Operation 70 'or' 'or_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln43_9 = select i1 %or_ln43_6, i7 %select_ln43_4, i7 %or_ln43_8" [block_mmult.cc:43]   --->   Operation 71 'select' 'select_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_10)   --->   "%or_ln43_9 = or i7 %ii, 3" [block_mmult.cc:43]   --->   Operation 72 'or' 'or_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln43_10 = select i1 %or_ln43_6, i7 %select_ln43_5, i7 %or_ln43_9" [block_mmult.cc:43]   --->   Operation 73 'select' 'select_ln43_10' <Predicate = (!icmp_ln37)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln38_1 = add i10 %indvar_flatten, 1" [block_mmult.cc:38]   --->   Operation 74 'add' 'add_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.68ns)   --->   "%select_ln38 = select i1 %icmp_ln38, i10 1, i10 %add_ln38_1" [block_mmult.cc:38]   --->   Operation 75 'select' 'select_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i7 %select_ln43_7 to i14" [block_mmult.cc:43]   --->   Operation 76 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (4.17ns)   --->   "%mul_ln43_17 = mul i14 %zext_ln43_2, 100" [block_mmult.cc:43]   --->   Operation 77 'mul' 'mul_ln43_17' <Predicate = (!icmp_ln37)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i7 %select_ln43_6 to i14" [block_mmult.cc:43]   --->   Operation 78 'zext' 'zext_ln43_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.81ns)   --->   "%add_ln43_20 = add i14 %mul_ln43_16, %zext_ln43_10" [block_mmult.cc:43]   --->   Operation 79 'add' 'add_ln43_20' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i14 %add_ln43_20 to i64" [block_mmult.cc:43]   --->   Operation 80 'zext' 'zext_ln43_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln43_11" [block_mmult.cc:43]   --->   Operation 81 'getelementptr' 'B_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%B_load = load i16* %B_addr, align 2" [block_mmult.cc:43]   --->   Operation 82 'load' 'B_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln43 = or i7 %select_ln43_6, 1" [block_mmult.cc:43]   --->   Operation 83 'or' 'or_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln43_16 = zext i7 %or_ln43 to i14" [block_mmult.cc:43]   --->   Operation 84 'zext' 'zext_ln43_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln43_25 = add i14 %mul_ln43_16, %zext_ln43_16" [block_mmult.cc:43]   --->   Operation 85 'add' 'add_ln43_25' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln43_17 = zext i14 %add_ln43_25 to i64" [block_mmult.cc:43]   --->   Operation 86 'zext' 'zext_ln43_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln43_17" [block_mmult.cc:43]   --->   Operation 87 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%B_load_1 = load i16* %B_addr_1, align 2" [block_mmult.cc:43]   --->   Operation 88 'load' 'B_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i7 %select_ln43_2 to i14" [block_mmult.cc:43]   --->   Operation 89 'zext' 'zext_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.81ns)   --->   "%add_ln43_16 = add i14 %mul_ln43_17, %zext_ln43" [block_mmult.cc:43]   --->   Operation 90 'add' 'add_ln43_16' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i14 %add_ln43_16 to i64" [block_mmult.cc:43]   --->   Operation 91 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln43_3" [block_mmult.cc:43]   --->   Operation 92 'getelementptr' 'A_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i7 %select_ln43_8 to i14" [block_mmult.cc:43]   --->   Operation 93 'zext' 'zext_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (4.17ns)   --->   "%mul_ln43_18 = mul i14 %zext_ln43_4, 100" [block_mmult.cc:43]   --->   Operation 94 'mul' 'mul_ln43_18' <Predicate = (!icmp_ln37)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [2/2] (3.25ns)   --->   "%A_load = load i16* %A_addr, align 2" [block_mmult.cc:43]   --->   Operation 95 'load' 'A_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 96 [1/1] (1.81ns)   --->   "%add_ln43_21 = add i14 %mul_ln43_17, %zext_ln43_10" [block_mmult.cc:43]   --->   Operation 96 'add' 'add_ln43_21' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i14 %add_ln43_21 to i64" [block_mmult.cc:43]   --->   Operation 97 'zext' 'zext_ln43_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_12" [block_mmult.cc:43]   --->   Operation 98 'getelementptr' 'out_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (3.25ns)   --->   "%B_load = load i16* %B_addr, align 2" [block_mmult.cc:43]   --->   Operation 99 'load' 'B_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%out_load = load i16* %out_addr, align 2" [block_mmult.cc:43]   --->   Operation 100 'load' 'out_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 101 [1/1] (1.81ns)   --->   "%add_ln43_26 = add i14 %mul_ln43_17, %zext_ln43_16" [block_mmult.cc:43]   --->   Operation 101 'add' 'add_ln43_26' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln43_18 = zext i14 %add_ln43_26 to i64" [block_mmult.cc:43]   --->   Operation 102 'zext' 'zext_ln43_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_18" [block_mmult.cc:43]   --->   Operation 103 'getelementptr' 'out_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (3.25ns)   --->   "%B_load_1 = load i16* %B_addr_1, align 2" [block_mmult.cc:43]   --->   Operation 104 'load' 'B_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%out_load_1 = load i16* %out_addr_1, align 2" [block_mmult.cc:43]   --->   Operation 105 'load' 'out_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln43_1 = or i7 %select_ln43_6, 2" [block_mmult.cc:43]   --->   Operation 106 'or' 'or_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln43_22 = zext i7 %or_ln43_1 to i14" [block_mmult.cc:43]   --->   Operation 107 'zext' 'zext_ln43_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.81ns)   --->   "%add_ln43_30 = add i14 %mul_ln43_16, %zext_ln43_22" [block_mmult.cc:43]   --->   Operation 108 'add' 'add_ln43_30' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln43_23 = zext i14 %add_ln43_30 to i64" [block_mmult.cc:43]   --->   Operation 109 'zext' 'zext_ln43_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln43_23" [block_mmult.cc:43]   --->   Operation 110 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%B_load_2 = load i16* %B_addr_2, align 2" [block_mmult.cc:43]   --->   Operation 111 'load' 'B_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln43_2 = or i7 %select_ln43_6, 3" [block_mmult.cc:43]   --->   Operation 112 'or' 'or_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln43_28 = zext i7 %or_ln43_2 to i14" [block_mmult.cc:43]   --->   Operation 113 'zext' 'zext_ln43_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.81ns)   --->   "%add_ln43_35 = add i14 %mul_ln43_16, %zext_ln43_28" [block_mmult.cc:43]   --->   Operation 114 'add' 'add_ln43_35' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln43_29 = zext i14 %add_ln43_35 to i64" [block_mmult.cc:43]   --->   Operation 115 'zext' 'zext_ln43_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln43_29" [block_mmult.cc:43]   --->   Operation 116 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (3.25ns)   --->   "%B_load_3 = load i16* %B_addr_3, align 2" [block_mmult.cc:43]   --->   Operation 117 'load' 'B_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 118 [1/1] (1.81ns)   --->   "%add_ln43_17 = add i14 %mul_ln43_18, %zext_ln43" [block_mmult.cc:43]   --->   Operation 118 'add' 'add_ln43_17' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i14 %add_ln43_17 to i64" [block_mmult.cc:43]   --->   Operation 119 'zext' 'zext_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln43_5" [block_mmult.cc:43]   --->   Operation 120 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i7 %select_ln43_9 to i14" [block_mmult.cc:43]   --->   Operation 121 'zext' 'zext_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (4.17ns)   --->   "%mul_ln43_19 = mul i14 %zext_ln43_6, 100" [block_mmult.cc:43]   --->   Operation 122 'mul' 'mul_ln43_19' <Predicate = (!icmp_ln37)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/2] (3.25ns)   --->   "%A_load = load i16* %A_addr, align 2" [block_mmult.cc:43]   --->   Operation 123 'load' 'A_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 124 [1/2] (3.25ns)   --->   "%out_load = load i16* %out_addr, align 2" [block_mmult.cc:43]   --->   Operation 124 'load' 'out_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%out_load_1 = load i16* %out_addr_1, align 2" [block_mmult.cc:43]   --->   Operation 125 'load' 'out_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 126 [1/1] (1.81ns)   --->   "%add_ln43_31 = add i14 %mul_ln43_17, %zext_ln43_22" [block_mmult.cc:43]   --->   Operation 126 'add' 'add_ln43_31' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln43_24 = zext i14 %add_ln43_31 to i64" [block_mmult.cc:43]   --->   Operation 127 'zext' 'zext_ln43_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_24" [block_mmult.cc:43]   --->   Operation 128 'getelementptr' 'out_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (3.25ns)   --->   "%B_load_2 = load i16* %B_addr_2, align 2" [block_mmult.cc:43]   --->   Operation 129 'load' 'B_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%out_load_2 = load i16* %out_addr_2, align 2" [block_mmult.cc:43]   --->   Operation 130 'load' 'out_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 131 [1/1] (1.81ns)   --->   "%add_ln43_36 = add i14 %mul_ln43_17, %zext_ln43_28" [block_mmult.cc:43]   --->   Operation 131 'add' 'add_ln43_36' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln43_30 = zext i14 %add_ln43_36 to i64" [block_mmult.cc:43]   --->   Operation 132 'zext' 'zext_ln43_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_30" [block_mmult.cc:43]   --->   Operation 133 'getelementptr' 'out_addr_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%B_load_3 = load i16* %B_addr_3, align 2" [block_mmult.cc:43]   --->   Operation 134 'load' 'B_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%out_load_3 = load i16* %out_addr_3, align 2" [block_mmult.cc:43]   --->   Operation 135 'load' 'out_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%A_load_1 = load i16* %A_addr_1, align 2" [block_mmult.cc:43]   --->   Operation 136 'load' 'A_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 137 [1/1] (1.81ns)   --->   "%add_ln43_18 = add i14 %mul_ln43_19, %zext_ln43" [block_mmult.cc:43]   --->   Operation 137 'add' 'add_ln43_18' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i14 %add_ln43_18 to i64" [block_mmult.cc:43]   --->   Operation 138 'zext' 'zext_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln43_7" [block_mmult.cc:43]   --->   Operation 139 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i7 %select_ln43_10 to i14" [block_mmult.cc:43]   --->   Operation 140 'zext' 'zext_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (4.17ns)   --->   "%mul_ln43_20 = mul i14 %zext_ln43_8, 100" [block_mmult.cc:43]   --->   Operation 141 'mul' 'mul_ln43_20' <Predicate = (!icmp_ln37)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.81ns)   --->   "%add_ln43_22 = add i14 %mul_ln43_18, %zext_ln43_10" [block_mmult.cc:43]   --->   Operation 142 'add' 'add_ln43_22' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln43_13 = zext i14 %add_ln43_22 to i64" [block_mmult.cc:43]   --->   Operation 143 'zext' 'zext_ln43_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_13" [block_mmult.cc:43]   --->   Operation 144 'getelementptr' 'out_addr_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (3.36ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43 = mul i16 %B_load, %A_load" [block_mmult.cc:43]   --->   Operation 145 'mul' 'mul_ln43' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43 = add i16 %mul_ln43, %out_load" [block_mmult.cc:43]   --->   Operation 146 'add' 'add_ln43' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [1/1] (1.81ns)   --->   "%add_ln43_27 = add i14 %mul_ln43_18, %zext_ln43_16" [block_mmult.cc:43]   --->   Operation 147 'add' 'add_ln43_27' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln43_19 = zext i14 %add_ln43_27 to i64" [block_mmult.cc:43]   --->   Operation 148 'zext' 'zext_ln43_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_19" [block_mmult.cc:43]   --->   Operation 149 'getelementptr' 'out_addr_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 150 [1/2] (3.25ns)   --->   "%out_load_2 = load i16* %out_addr_2, align 2" [block_mmult.cc:43]   --->   Operation 150 'load' 'out_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 151 [1/2] (3.25ns)   --->   "%out_load_3 = load i16* %out_addr_3, align 2" [block_mmult.cc:43]   --->   Operation 151 'load' 'out_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%A_load_1 = load i16* %A_addr_1, align 2" [block_mmult.cc:43]   --->   Operation 152 'load' 'A_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 153 [2/2] (3.25ns)   --->   "%out_load_4 = load i16* %out_addr_4, align 2" [block_mmult.cc:43]   --->   Operation 153 'load' 'out_load_4' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 154 [2/2] (3.25ns)   --->   "%out_load_5 = load i16* %out_addr_5, align 2" [block_mmult.cc:43]   --->   Operation 154 'load' 'out_load_5' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_6 : Operation 155 [2/2] (3.25ns)   --->   "%A_load_2 = load i16* %A_addr_2, align 2" [block_mmult.cc:43]   --->   Operation 155 'load' 'A_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 156 [1/1] (1.81ns)   --->   "%add_ln43_19 = add i14 %mul_ln43_20, %zext_ln43" [block_mmult.cc:43]   --->   Operation 156 'add' 'add_ln43_19' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i14 %add_ln43_19 to i64" [block_mmult.cc:43]   --->   Operation 157 'zext' 'zext_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln43_9" [block_mmult.cc:43]   --->   Operation 158 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_1 = mul i16 %B_load_1, %A_load" [block_mmult.cc:43]   --->   Operation 159 'mul' 'mul_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_1 = add i16 %mul_ln43_1, %out_load_1" [block_mmult.cc:43]   --->   Operation 160 'add' 'add_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 161 [1/1] (1.81ns)   --->   "%add_ln43_32 = add i14 %mul_ln43_18, %zext_ln43_22" [block_mmult.cc:43]   --->   Operation 161 'add' 'add_ln43_32' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln43_25 = zext i14 %add_ln43_32 to i64" [block_mmult.cc:43]   --->   Operation 162 'zext' 'zext_ln43_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_25" [block_mmult.cc:43]   --->   Operation 163 'getelementptr' 'out_addr_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (1.81ns)   --->   "%add_ln43_37 = add i14 %mul_ln43_18, %zext_ln43_28" [block_mmult.cc:43]   --->   Operation 164 'add' 'add_ln43_37' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln43_31 = zext i14 %add_ln43_37 to i64" [block_mmult.cc:43]   --->   Operation 165 'zext' 'zext_ln43_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_31" [block_mmult.cc:43]   --->   Operation 166 'getelementptr' 'out_addr_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 167 [1/2] (3.25ns)   --->   "%out_load_4 = load i16* %out_addr_4, align 2" [block_mmult.cc:43]   --->   Operation 167 'load' 'out_load_4' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 168 [1/2] (3.25ns)   --->   "%out_load_5 = load i16* %out_addr_5, align 2" [block_mmult.cc:43]   --->   Operation 168 'load' 'out_load_5' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 169 [2/2] (3.25ns)   --->   "%out_load_6 = load i16* %out_addr_6, align 2" [block_mmult.cc:43]   --->   Operation 169 'load' 'out_load_6' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 170 [2/2] (3.25ns)   --->   "%out_load_7 = load i16* %out_addr_7, align 2" [block_mmult.cc:43]   --->   Operation 170 'load' 'out_load_7' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 171 [1/2] (3.25ns)   --->   "%A_load_2 = load i16* %A_addr_2, align 2" [block_mmult.cc:43]   --->   Operation 171 'load' 'A_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_7 : Operation 172 [2/2] (3.25ns)   --->   "%A_load_3 = load i16* %A_addr_3, align 2" [block_mmult.cc:43]   --->   Operation 172 'load' 'A_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 173 [1/1] (1.81ns)   --->   "%add_ln43_23 = add i14 %mul_ln43_19, %zext_ln43_10" [block_mmult.cc:43]   --->   Operation 173 'add' 'add_ln43_23' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln43_14 = zext i14 %add_ln43_23 to i64" [block_mmult.cc:43]   --->   Operation 174 'zext' 'zext_ln43_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_14" [block_mmult.cc:43]   --->   Operation 175 'getelementptr' 'out_addr_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (1.81ns)   --->   "%add_ln43_28 = add i14 %mul_ln43_19, %zext_ln43_16" [block_mmult.cc:43]   --->   Operation 176 'add' 'add_ln43_28' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln43_20 = zext i14 %add_ln43_28 to i64" [block_mmult.cc:43]   --->   Operation 177 'zext' 'zext_ln43_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_20" [block_mmult.cc:43]   --->   Operation 178 'getelementptr' 'out_addr_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_2)   --->   "%mul_ln43_2 = mul i16 %B_load_2, %A_load" [block_mmult.cc:43]   --->   Operation 179 'mul' 'mul_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_2 = add i16 %mul_ln43_2, %out_load_2" [block_mmult.cc:43]   --->   Operation 180 'add' 'add_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/2] (3.25ns)   --->   "%out_load_6 = load i16* %out_addr_6, align 2" [block_mmult.cc:43]   --->   Operation 181 'load' 'out_load_6' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 182 [1/2] (3.25ns)   --->   "%out_load_7 = load i16* %out_addr_7, align 2" [block_mmult.cc:43]   --->   Operation 182 'load' 'out_load_7' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 183 [2/2] (3.25ns)   --->   "%out_load_8 = load i16* %out_addr_8, align 2" [block_mmult.cc:43]   --->   Operation 183 'load' 'out_load_8' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 184 [2/2] (3.25ns)   --->   "%out_load_9 = load i16* %out_addr_9, align 2" [block_mmult.cc:43]   --->   Operation 184 'load' 'out_load_9' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_8 : Operation 185 [1/2] (3.25ns)   --->   "%A_load_3 = load i16* %A_addr_3, align 2" [block_mmult.cc:43]   --->   Operation 185 'load' 'A_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 186 [1/1] (1.81ns)   --->   "%add_ln43_24 = add i14 %mul_ln43_20, %zext_ln43_10" [block_mmult.cc:43]   --->   Operation 186 'add' 'add_ln43_24' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (1.81ns)   --->   "%add_ln43_29 = add i14 %mul_ln43_20, %zext_ln43_16" [block_mmult.cc:43]   --->   Operation 187 'add' 'add_ln43_29' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (1.81ns)   --->   "%add_ln43_33 = add i14 %mul_ln43_19, %zext_ln43_22" [block_mmult.cc:43]   --->   Operation 188 'add' 'add_ln43_33' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln43_26 = zext i14 %add_ln43_33 to i64" [block_mmult.cc:43]   --->   Operation 189 'zext' 'zext_ln43_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%out_addr_10 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_26" [block_mmult.cc:43]   --->   Operation 190 'getelementptr' 'out_addr_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (1.81ns)   --->   "%add_ln43_34 = add i14 %mul_ln43_20, %zext_ln43_22" [block_mmult.cc:43]   --->   Operation 191 'add' 'add_ln43_34' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (1.81ns)   --->   "%add_ln43_38 = add i14 %mul_ln43_19, %zext_ln43_28" [block_mmult.cc:43]   --->   Operation 192 'add' 'add_ln43_38' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln43_32 = zext i14 %add_ln43_38 to i64" [block_mmult.cc:43]   --->   Operation 193 'zext' 'zext_ln43_32' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%out_addr_11 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_32" [block_mmult.cc:43]   --->   Operation 194 'getelementptr' 'out_addr_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (1.81ns)   --->   "%add_ln43_39 = add i14 %mul_ln43_20, %zext_ln43_28" [block_mmult.cc:43]   --->   Operation 195 'add' 'add_ln43_39' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_3)   --->   "%mul_ln43_3 = mul i16 %B_load_3, %A_load" [block_mmult.cc:43]   --->   Operation 196 'mul' 'mul_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 197 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_3 = add i16 %mul_ln43_3, %out_load_3" [block_mmult.cc:43]   --->   Operation 197 'add' 'add_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 198 [1/2] (3.25ns)   --->   "%out_load_8 = load i16* %out_addr_8, align 2" [block_mmult.cc:43]   --->   Operation 198 'load' 'out_load_8' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 199 [1/2] (3.25ns)   --->   "%out_load_9 = load i16* %out_addr_9, align 2" [block_mmult.cc:43]   --->   Operation 199 'load' 'out_load_9' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 200 [2/2] (3.25ns)   --->   "%out_load_10 = load i16* %out_addr_10, align 2" [block_mmult.cc:43]   --->   Operation 200 'load' 'out_load_10' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_9 : Operation 201 [2/2] (3.25ns)   --->   "%out_load_11 = load i16* %out_addr_11, align 2" [block_mmult.cc:43]   --->   Operation 201 'load' 'out_load_11' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln43_15 = zext i14 %add_ln43_24 to i64" [block_mmult.cc:43]   --->   Operation 202 'zext' 'zext_ln43_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%out_addr_12 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_15" [block_mmult.cc:43]   --->   Operation 203 'getelementptr' 'out_addr_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln43_21 = zext i14 %add_ln43_29 to i64" [block_mmult.cc:43]   --->   Operation 204 'zext' 'zext_ln43_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%out_addr_13 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_21" [block_mmult.cc:43]   --->   Operation 205 'getelementptr' 'out_addr_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_4)   --->   "%mul_ln43_4 = mul i16 %B_load, %A_load_1" [block_mmult.cc:43]   --->   Operation 206 'mul' 'mul_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 207 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_4 = add i16 %mul_ln43_4, %out_load_4" [block_mmult.cc:43]   --->   Operation 207 'add' 'add_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [1/2] (3.25ns)   --->   "%out_load_10 = load i16* %out_addr_10, align 2" [block_mmult.cc:43]   --->   Operation 208 'load' 'out_load_10' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 209 [1/2] (3.25ns)   --->   "%out_load_11 = load i16* %out_addr_11, align 2" [block_mmult.cc:43]   --->   Operation 209 'load' 'out_load_11' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 210 [2/2] (3.25ns)   --->   "%out_load_12 = load i16* %out_addr_12, align 2" [block_mmult.cc:43]   --->   Operation 210 'load' 'out_load_12' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_10 : Operation 211 [2/2] (3.25ns)   --->   "%out_load_13 = load i16* %out_addr_13, align 2" [block_mmult.cc:43]   --->   Operation 211 'load' 'out_load_13' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln43_27 = zext i14 %add_ln43_34 to i64" [block_mmult.cc:43]   --->   Operation 212 'zext' 'zext_ln43_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%out_addr_14 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_27" [block_mmult.cc:43]   --->   Operation 213 'getelementptr' 'out_addr_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln43_33 = zext i14 %add_ln43_39 to i64" [block_mmult.cc:43]   --->   Operation 214 'zext' 'zext_ln43_33' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%out_addr_15 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_33" [block_mmult.cc:43]   --->   Operation 215 'getelementptr' 'out_addr_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_5)   --->   "%mul_ln43_5 = mul i16 %B_load_1, %A_load_1" [block_mmult.cc:43]   --->   Operation 216 'mul' 'mul_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 217 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_5 = add i16 %mul_ln43_5, %out_load_5" [block_mmult.cc:43]   --->   Operation 217 'add' 'add_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 218 [1/2] (3.25ns)   --->   "%out_load_12 = load i16* %out_addr_12, align 2" [block_mmult.cc:43]   --->   Operation 218 'load' 'out_load_12' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 219 [1/2] (3.25ns)   --->   "%out_load_13 = load i16* %out_addr_13, align 2" [block_mmult.cc:43]   --->   Operation 219 'load' 'out_load_13' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 220 [2/2] (3.25ns)   --->   "%out_load_14 = load i16* %out_addr_14, align 2" [block_mmult.cc:43]   --->   Operation 220 'load' 'out_load_14' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_11 : Operation 221 [2/2] (3.25ns)   --->   "%out_load_15 = load i16* %out_addr_15, align 2" [block_mmult.cc:43]   --->   Operation 221 'load' 'out_load_15' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 222 [1/1] (3.25ns)   --->   "store i16 %add_ln43, i16* %out_addr, align 2" [block_mmult.cc:43]   --->   Operation 222 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 223 [1/1] (3.25ns)   --->   "store i16 %add_ln43_1, i16* %out_addr_1, align 2" [block_mmult.cc:43]   --->   Operation 223 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 224 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_6)   --->   "%mul_ln43_6 = mul i16 %B_load_2, %A_load_1" [block_mmult.cc:43]   --->   Operation 224 'mul' 'mul_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 225 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_6 = add i16 %mul_ln43_6, %out_load_6" [block_mmult.cc:43]   --->   Operation 225 'add' 'add_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 226 [1/2] (3.25ns)   --->   "%out_load_14 = load i16* %out_addr_14, align 2" [block_mmult.cc:43]   --->   Operation 226 'load' 'out_load_14' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_12 : Operation 227 [1/2] (3.25ns)   --->   "%out_load_15 = load i16* %out_addr_15, align 2" [block_mmult.cc:43]   --->   Operation 227 'load' 'out_load_15' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 228 [1/1] (3.25ns)   --->   "store i16 %add_ln43_2, i16* %out_addr_2, align 2" [block_mmult.cc:43]   --->   Operation 228 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 229 [1/1] (3.25ns)   --->   "store i16 %add_ln43_3, i16* %out_addr_3, align 2" [block_mmult.cc:43]   --->   Operation 229 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_13 : Operation 230 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_7)   --->   "%mul_ln43_7 = mul i16 %B_load_3, %A_load_1" [block_mmult.cc:43]   --->   Operation 230 'mul' 'mul_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 231 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_7 = add i16 %mul_ln43_7, %out_load_7" [block_mmult.cc:43]   --->   Operation 231 'add' 'add_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 232 [1/1] (3.25ns)   --->   "store i16 %add_ln43_4, i16* %out_addr_4, align 2" [block_mmult.cc:43]   --->   Operation 232 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 233 [1/1] (3.25ns)   --->   "store i16 %add_ln43_5, i16* %out_addr_5, align 2" [block_mmult.cc:43]   --->   Operation 233 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 234 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_8)   --->   "%mul_ln43_8 = mul i16 %B_load, %A_load_2" [block_mmult.cc:43]   --->   Operation 234 'mul' 'mul_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 235 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_8 = add i16 %mul_ln43_8, %out_load_8" [block_mmult.cc:43]   --->   Operation 235 'add' 'add_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 236 [1/1] (3.25ns)   --->   "store i16 %add_ln43_6, i16* %out_addr_6, align 2" [block_mmult.cc:43]   --->   Operation 236 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 237 [1/1] (3.25ns)   --->   "store i16 %add_ln43_7, i16* %out_addr_7, align 2" [block_mmult.cc:43]   --->   Operation 237 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_15 : Operation 238 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_9)   --->   "%mul_ln43_9 = mul i16 %B_load_1, %A_load_2" [block_mmult.cc:43]   --->   Operation 238 'mul' 'mul_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 239 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_9 = add i16 %mul_ln43_9, %out_load_9" [block_mmult.cc:43]   --->   Operation 239 'add' 'add_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.38>
ST_16 : Operation 240 [1/1] (3.25ns)   --->   "store i16 %add_ln43_8, i16* %out_addr_8, align 2" [block_mmult.cc:43]   --->   Operation 240 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 241 [1/1] (3.25ns)   --->   "store i16 %add_ln43_9, i16* %out_addr_9, align 2" [block_mmult.cc:43]   --->   Operation 241 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_16 : Operation 242 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_10)   --->   "%mul_ln43_10 = mul i16 %B_load_2, %A_load_2" [block_mmult.cc:43]   --->   Operation 242 'mul' 'mul_ln43_10' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 243 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_10 = add i16 %mul_ln43_10, %out_load_10" [block_mmult.cc:43]   --->   Operation 243 'add' 'add_ln43_10' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 9.63>
ST_17 : Operation 244 [1/1] (3.25ns)   --->   "store i16 %add_ln43_10, i16* %out_addr_10, align 2" [block_mmult.cc:43]   --->   Operation 244 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 245 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_11)   --->   "%mul_ln43_11 = mul i16 %B_load_3, %A_load_2" [block_mmult.cc:43]   --->   Operation 245 'mul' 'mul_ln43_11' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 246 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_11 = add i16 %mul_ln43_11, %out_load_11" [block_mmult.cc:43]   --->   Operation 246 'add' 'add_ln43_11' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 247 [1/1] (3.25ns)   --->   "store i16 %add_ln43_11, i16* %out_addr_11, align 2" [block_mmult.cc:43]   --->   Operation 247 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_17 : Operation 248 [1/1] (1.87ns)   --->   "%jj = add i7 %select_ln43_6, 4" [block_mmult.cc:39]   --->   Operation 248 'add' 'jj' <Predicate = (!icmp_ln37)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.63>
ST_18 : Operation 249 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_12)   --->   "%mul_ln43_12 = mul i16 %B_load, %A_load_3" [block_mmult.cc:43]   --->   Operation 249 'mul' 'mul_ln43_12' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 250 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_12 = add i16 %mul_ln43_12, %out_load_12" [block_mmult.cc:43]   --->   Operation 250 'add' 'add_ln43_12' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 251 [1/1] (3.25ns)   --->   "store i16 %add_ln43_12, i16* %out_addr_12, align 2" [block_mmult.cc:43]   --->   Operation 251 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 19 <SV = 18> <Delay = 9.63>
ST_19 : Operation 252 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_13)   --->   "%mul_ln43_13 = mul i16 %B_load_1, %A_load_3" [block_mmult.cc:43]   --->   Operation 252 'mul' 'mul_ln43_13' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 253 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_13 = add i16 %mul_ln43_13, %out_load_13" [block_mmult.cc:43]   --->   Operation 253 'add' 'add_ln43_13' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 254 [1/1] (3.25ns)   --->   "store i16 %add_ln43_13, i16* %out_addr_13, align 2" [block_mmult.cc:43]   --->   Operation 254 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 20 <SV = 19> <Delay = 6.38>
ST_20 : Operation 255 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_14)   --->   "%mul_ln43_14 = mul i16 %B_load_2, %A_load_3" [block_mmult.cc:43]   --->   Operation 255 'mul' 'mul_ln43_14' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 256 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_14 = add i16 %mul_ln43_14, %out_load_14" [block_mmult.cc:43]   --->   Operation 256 'add' 'add_ln43_14' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 6.38>
ST_21 : Operation 257 [1/1] (3.36ns) (grouped into DSP with root node add_ln43_15)   --->   "%mul_ln43_15 = mul i16 %B_load_3, %A_load_3" [block_mmult.cc:43]   --->   Operation 257 'mul' 'mul_ln43_15' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 258 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43_15 = add i16 %mul_ln43_15, %out_load_15" [block_mmult.cc:43]   --->   Operation 258 'add' 'add_ln43_15' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 259 [1/1] (3.25ns)   --->   "store i16 %add_ln43_14, i16* %out_addr_14, align 2" [block_mmult.cc:43]   --->   Operation 259 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 260 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 62500, i64 62500, i64 62500) nounwind"   --->   Operation 260 'speclooptripcount' 'empty' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 261 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [block_mmult.cc:39]   --->   Operation 261 'specregionbegin' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [block_mmult.cc:40]   --->   Operation 262 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 263 [1/1] (3.25ns)   --->   "store i16 %add_ln43_15, i16* %out_addr_15, align 2" [block_mmult.cc:43]   --->   Operation 263 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_35 : Operation 264 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [block_mmult.cc:46]   --->   Operation 264 'specregionend' 'empty_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader1" [block_mmult.cc:39]   --->   Operation 265 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 36 <SV = 2> <Delay = 0.00>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "ret void" [block_mmult.cc:49]   --->   Operation 266 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten29', block_mmult.cc:37) with incoming values : ('add_ln37', block_mmult.cc:37) [10]  (1.77 ns)

 <State 2>: 7.03ns
The critical path consists of the following:
	'phi' operation ('k_0', block_mmult.cc:43) with incoming values : ('select_ln43_2', block_mmult.cc:43) [11]  (0 ns)
	'add' operation ('k', block_mmult.cc:37) [22]  (1.87 ns)
	'select' operation ('select_ln43_2', block_mmult.cc:43) [27]  (0.993 ns)
	'mul' operation ('mul_ln43_16', block_mmult.cc:43) [30]  (4.17 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln43_20', block_mmult.cc:43) [69]  (1.81 ns)
	'getelementptr' operation ('B_addr', block_mmult.cc:43) [71]  (0 ns)
	'load' operation ('B_load', block_mmult.cc:43) on array 'B' [84]  (3.25 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln43_16', block_mmult.cc:43) [41]  (1.81 ns)
	'getelementptr' operation ('A_addr', block_mmult.cc:43) [43]  (0 ns)
	'load' operation ('A_load', block_mmult.cc:43) on array 'A' [67]  (3.25 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln43_17', block_mmult.cc:43) [48]  (1.81 ns)
	'getelementptr' operation ('A_addr_1', block_mmult.cc:43) [50]  (0 ns)
	'load' operation ('A_load_1', block_mmult.cc:43) on array 'A' [155]  (3.25 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[87] ('mul_ln43', block_mmult.cc:43) [85]  (3.36 ns)
	'add' operation of DSP[87] ('add_ln43', block_mmult.cc:43) [87]  (3.02 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[109] ('mul_ln43_1', block_mmult.cc:43) [107]  (3.36 ns)
	'add' operation of DSP[109] ('add_ln43_1', block_mmult.cc:43) [109]  (3.02 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[131] ('mul_ln43_2', block_mmult.cc:43) [129]  (3.36 ns)
	'add' operation of DSP[131] ('add_ln43_2', block_mmult.cc:43) [131]  (3.02 ns)

 <State 9>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('mul_ln43_3', block_mmult.cc:43) [151]  (3.36 ns)
	'add' operation of DSP[153] ('add_ln43_3', block_mmult.cc:43) [153]  (3.02 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[158] ('mul_ln43_4', block_mmult.cc:43) [156]  (3.36 ns)
	'add' operation of DSP[158] ('add_ln43_4', block_mmult.cc:43) [158]  (3.02 ns)

 <State 11>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[162] ('mul_ln43_5', block_mmult.cc:43) [160]  (3.36 ns)
	'add' operation of DSP[162] ('add_ln43_5', block_mmult.cc:43) [162]  (3.02 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[166] ('mul_ln43_6', block_mmult.cc:43) [164]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln43_6', block_mmult.cc:43) [166]  (3.02 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[170] ('mul_ln43_7', block_mmult.cc:43) [168]  (3.36 ns)
	'add' operation of DSP[170] ('add_ln43_7', block_mmult.cc:43) [170]  (3.02 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[175] ('mul_ln43_8', block_mmult.cc:43) [173]  (3.36 ns)
	'add' operation of DSP[175] ('add_ln43_8', block_mmult.cc:43) [175]  (3.02 ns)

 <State 15>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[179] ('mul_ln43_9', block_mmult.cc:43) [177]  (3.36 ns)
	'add' operation of DSP[179] ('add_ln43_9', block_mmult.cc:43) [179]  (3.02 ns)

 <State 16>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[183] ('mul_ln43_10', block_mmult.cc:43) [181]  (3.36 ns)
	'add' operation of DSP[183] ('add_ln43_10', block_mmult.cc:43) [183]  (3.02 ns)

 <State 17>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[187] ('mul_ln43_11', block_mmult.cc:43) [185]  (3.36 ns)
	'add' operation of DSP[187] ('add_ln43_11', block_mmult.cc:43) [187]  (3.02 ns)
	'store' operation ('store_ln43', block_mmult.cc:43) of variable 'add_ln43_11', block_mmult.cc:43 on array 'out_r' [188]  (3.25 ns)

 <State 18>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[192] ('mul_ln43_12', block_mmult.cc:43) [190]  (3.36 ns)
	'add' operation of DSP[192] ('add_ln43_12', block_mmult.cc:43) [192]  (3.02 ns)
	'store' operation ('store_ln43', block_mmult.cc:43) of variable 'add_ln43_12', block_mmult.cc:43 on array 'out_r' [193]  (3.25 ns)

 <State 19>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[196] ('mul_ln43_13', block_mmult.cc:43) [194]  (3.36 ns)
	'add' operation of DSP[196] ('add_ln43_13', block_mmult.cc:43) [196]  (3.02 ns)
	'store' operation ('store_ln43', block_mmult.cc:43) of variable 'add_ln43_13', block_mmult.cc:43 on array 'out_r' [197]  (3.25 ns)

 <State 20>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[200] ('mul_ln43_14', block_mmult.cc:43) [198]  (3.36 ns)
	'add' operation of DSP[200] ('add_ln43_14', block_mmult.cc:43) [200]  (3.02 ns)

 <State 21>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[204] ('mul_ln43_15', block_mmult.cc:43) [202]  (3.36 ns)
	'add' operation of DSP[204] ('add_ln43_15', block_mmult.cc:43) [204]  (3.02 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln43', block_mmult.cc:43) of variable 'add_ln43_14', block_mmult.cc:43 on array 'out_r' [201]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln43', block_mmult.cc:43) of variable 'add_ln43_15', block_mmult.cc:43 on array 'out_r' [205]  (3.25 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
