<h1 id="Design/VerificationStatus08/07/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Possible dead lock issue due to SFI master and SFI slave back pressure dependency with CCP bank conflict. related to snoops and AXI ID dependency </li><li>No other open issues (RTL Freeze)  </li></ul></li><li>Verification<br/><ul><li>2.2 Regression pass rate 99.72%</li><li>2.2 regression pass rate XPROP 99.81%</li><li>CCP scoreboard in NCB. <ul><li>pending feed back from Satya </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus08/07/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>No open issues (RTL Freeze)  </li><li>ACE FIFO depth changed to 2 (work with Satya to resolve TB sync): pending regressions results</li></ul></li><li>Verification<br/><ul><li>2.2 regression pass rate 94.98%<br/><ul><li>need to debug</li></ul></li><li>2.2 Xprop regression 95.61%<ul><li>need to debug</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus08/07/2017-LLC:">LLC:</h1><ul><li>RTL<ul><li>working on Micro Arch will have 0.5 ready EOD 08/08 </li></ul></li><li>Verification<br/><ul><li>N/A</li></ul></li></ul><h1 id="Design/VerificationStatus08/07/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>DMI Freeze mode </li></ul></li><li>Verification<br/><ul><li>CCP SB integration<ul><li>couple of fixes in progress</li></ul></li><li>2.2 regression pass rate 91.32%<br/><ul><li>TB issues</li></ul></li><li>Oski assertion integration pending, Oski fix needed. (busy vector miss match) </li></ul></li></ul><h1 id="Design/VerificationStatus08/07/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>Fsys Top level fixes in progress</li><li>Register reset default value fix pending</li><li>Floating correctable error signal </li></ul></li><li>Verification<ul><li>random interface error injection and correction verification (Done)</li><li>un-correctable error verification verified only on DMI pending for AIU, NCB and DCE</li><li>Block level testing last few items pending</li><li>System level testing pending</li></ul></li></ul><h1 id="Design/VerificationStatus08/07/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>File 2 documentation and one RTL bug regarding way block<ul><li>CSR register update and implementation</li><li>rev number bump up  </li></ul></li><li>Timing violations that might need to be fixed (in progress) –&gt; -40ps approx </li></ul></li><li>Verification<ul><li>2.2 Regression pass rate 98.57%<ul><li>Env / TB issues </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus08/07/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>NRU bypass fix File a JIRA bug. issue found by Oski ETA 08/07</li></ul></li><li>Verification<br/><ul><li>Bring up the CCP checker on multiple NCB in progress.  </li></ul></li></ul><h1 id="Design/VerificationStatus08/07/2017-System">System</h1><ul><li>RTL<br/><ul><li>Synthesis <br/><ul><li>working on standalone synthesis automation for 3.0<ul><li>currently in testing </li></ul></li><li>DCE violating -40ps. Fix in progress</li><li>Resiliency synthesis pending waiting for Fsys fix </li></ul></li></ul></li><li>Verification<ul><li>Synopsis memory customer TB run with eval config</li><li>2.2 Regressions <ul><li>Fsys - 56.89%<ul><li>Resiliency related compile failures </li></ul></li><li>Psys - 38.93%<ul><li>Resiliency related compile failures</li><li>Checker issues related to victim buffer and coarse vectors, fixes done</li></ul></li></ul></li></ul></li></ul>