// Seed: 1581828203
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  wire id_5, id_6 = id_1, id_7, id_8;
  wire id_9 = id_9;
  assign module_2.id_0 = 0;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
endmodule
module module_1 ();
  uwire id_2 = 1 - 1'b0, id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    input  wor  id_0,
    input  wand id_1,
    output tri  id_2,
    input  tri  id_3
);
  wire id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
