<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Mar 31 10:21:22 2017" VIVADOVERSION="2016.4">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys_video:part0:1.1" DEVICE="7a200t" NAME="hdmi" PACKAGE="sbg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="DDC_scl_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDC_scl_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDC_scl_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDC_sda_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDC_sda_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDC_sda_t" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="15" NAME="DDR3_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="1" NAME="DDR3_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="1" NAME="DDR3_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="14" NAME="DDR3_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="DDR3_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_ras_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_cas_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_we_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_reset_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_ck_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_ck_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DDR3_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_odt" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="TMDS_IN_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="TMDS_IN_clk_n" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="TMDS_IN_data_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="TMDS_IN_data_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="TMDS_OUT_clk_p" SIGIS="undef"/>
    <PORT DIR="O" NAME="TMDS_OUT_clk_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="TMDS_OUT_data_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="TMDS_OUT_data_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="usb_uart_rxd" SIGIS="undef"/>
    <PORT DIR="O" NAME="usb_uart_txd" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="hdmi_hpd" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_video" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="sys_rst"/>
        <CONNECTION INSTANCE="rst_mig_7series_0_pxl" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="sys_clk_i" SIGIS="clk" SIGNAME="External_Ports_sys_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="sys_clk_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hdmi_rx_txen" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="dvi2rgb_0_DDC" NAME="DDC" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="DDC_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="DDC_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="DDC_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="DDC_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="DDC_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="DDC_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR">
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR3_dq"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR3_dqs_p"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR3_dqs_n"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR3_ba"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR3_ras_n"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR3_cas_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR3_we_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR3_reset_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR3_ck_p"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR3_ck_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR3_cke"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR3_dm"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR3_odt"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_TMDS_IN" NAME="TMDS_IN" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="TMDS_IN_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="TMDS_IN_clk_n"/>
        <PORTMAP LOGICAL="DATA_P" PHYSICAL="TMDS_IN_data_p"/>
        <PORTMAP LOGICAL="DATA_N" PHYSICAL="TMDS_IN_data_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="rgb2dvi_0_TMDS" NAME="TMDS_OUT" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="TMDS_OUT_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="TMDS_OUT_clk_n"/>
        <PORTMAP LOGICAL="DATA_P" PHYSICAL="TMDS_OUT_data_p"/>
        <PORTMAP LOGICAL="DATA_N" PHYSICAL="TMDS_OUT_data_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_uartlite_0_UART" NAME="usb_uart" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RxD" PHYSICAL="usb_uart_rxd"/>
        <PORTMAP LOGICAL="TxD" PHYSICAL="usb_uart_txd"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/axi_dynclk_0" HWVERSION="1.0" INSTANCE="axi_dynclk_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dynclk" VLNV="digilentinc.com:ip:axi_dynclk:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="32" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="ADD_BUFMR" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_axi_dynclk_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="REF_CLK_I" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="PXL_CLK_O" SIGIS="clk" SIGNAME="axi_dynclk_0_PXL_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_aclk"/>
            <CONNECTION INSTANCE="rgb2dvi_0" PORT="PixelClk"/>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="aclk"/>
            <CONNECTION INSTANCE="v_tc_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="PXL_CLK_5X_O" SIGIS="clk" SIGNAME="axi_dynclk_0_PXL_CLK_5X_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rgb2dvi_0" PORT="SerialClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LOCKED_O" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_gpio_video" HWVERSION="2.0" INSTANCE="axi_gpio_video" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_axi_gpio_video_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_gpio_video_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_hpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="dvi2rgb_0_aPixelClkLckd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="aPixelClkLckd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_mem_intercon" HWVERSION="2.1" INSTANCE="axi_mem_intercon" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_axi_mem_intercon_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="28" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="28" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awaddr" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awburst" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awcache" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awlen" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awprot" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awqos" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awsize" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bresp" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wdata" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wstrb" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXI_MM2S" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXI_S2MM" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DC" DATAWIDTH="256" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_IC" DATAWIDTH="256" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_timer_0" HWVERSION="2.0" INSTANCE="axi_timer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_timer" VLNV="xilinx.com:ip:axi_timer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v2_0;d=pg079-axi-timer.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="512" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="TCSR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Mode&#xA;0 - Timer mode is generate&#xA;1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 0&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 0&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 0&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 0.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 0&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 0&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T0INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. &#xA;Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CASC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.&#xA;TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.&#xA;Only TCSR0 is valid for both the timer/counters in this mode.&#xA;This CASC bit must be set before enabling the timer/counter.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCSR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Mode&#xA;  0 - Timer mode is generate&#xA;  1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 1&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 1&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 1&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 1.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.&#xA;0 = Hold counter or capture value. The TLR must be read before providing the external capture.   &#xA;1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 1&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 1&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T1INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ONE_TIMER_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_TRIG0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_TRIG1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_axi_timer_0_0"/>
        <PARAMETER NAME="TRIG0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="TRIG1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="mode_64bit" VALUE="0"/>
        <PARAMETER NAME="enable_timer2" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="capturetrig0" SIGIS="undef"/>
        <PORT DIR="I" NAME="capturetrig1" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout1" SIGIS="undef"/>
        <PORT DIR="O" NAME="pwm0" SIGIS="undef"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_timer_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_uartlite_0" HWVERSION="2.0" INSTANCE="axi_uartlite_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Receive data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Transmit Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CTRL_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RST_TXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the transmit FIFO&#xA;Writing a 1 to this bit position clears the transmit FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RST_RXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the receive FIFO&#xA;Writing a 1 to this bit position clears the receive FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the receive FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Enable_Intr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable interrupt for the AXI UART Lite&#xA;  0 - Disable interrupt signal&#xA;  1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="STAT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_FIFO_Valid_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO has data.&#xA;  0 - Receive FIFO is empty&#xA;  1 - Receive FIFO has data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO is full.&#xA;  0 - Receive FIFO is not full&#xA;  1 - Receive FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is empty.&#xA;  0 - Transmit FIFO is not empty&#xA;  1 - Transmit FIFO is empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is full.&#xA;  0 - Transmit FIFO is not full&#xA;  1 - Transmit FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Intr_Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that interrupts is enabled.&#xA;  0 - Interrupt is disabled&#xA;  1 - Interrupt is enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Overrun_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Frame_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Parity_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="115200"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="100.0"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_axi_uartlite_0_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="usb_uart"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40600000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4060FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_uartlite_0_UART" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_vdma_0" HWVERSION="6.2" INSTANCE="axi_vdma_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vdma" VLNV="xilinx.com:ip:axi_vdma:6.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v6_2;d=pg020_axi_vdma.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI_LITE" NAME="Reg" RANGE="256" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="MM2S_VDMACR">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S VDMA Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10042"/>
              <FIELDS>
                <FIELD NAME="RS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Circular_Park">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates frame buffer Circular mode or frame buffer Park mode.&#xA;  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.&#xA;  1 - Circular Mode. Engine continuously circles through frame buffers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GenlockEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FrameCntEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GenlockSrc">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RdPntrNum">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="FrmCnt_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DlyCnt_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Repeat_En">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQFrameCount">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.&#xA;When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.&#xA;The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.&#xA;When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelayCount">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.&#xA;Setting this value to zero disables the delay counter interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_VDMASR">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S VDMA Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x04"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10001"/>
              <FIELDS>
                <FIELD NAME="Halted">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Channel Halted.&#xA;Indicates the run/stop state of the VDMA channel.&#xA;  0 - VDMA channel running&#xA;  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMAIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).&#xA;To restart the channel, soft or hard reset is required.&#xA;In case (c), channel does not stop or halt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMASlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMADecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SOFEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FrmCnt_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DlyCnt_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQFrameCntSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Frame Count Status. Indicates current interrupt frame count value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelayCntSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Count Status. Indicates current interrupt delay time value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_REG_INDEX">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Register Index"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MM2S_Reg_Index">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When Frame Buffers is greater than 16&#xA;  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.&#xA;  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="PARK_PTR_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Park Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RdFrmPtrRef">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="WrFrmPtrRef">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="RdFrmStore">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="WrFrmStore">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="VDMA_VERSION">
              <PROPERTY NAME="DESCRIPTION" VALUE="AXI VDMA Version Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x62000000"/>
              <FIELDS>
                <FIELD NAME="Xilinx_Internal">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved for Internal Use Only. Integer value from 0 to 9,999.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Minor_Version">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Major_Version">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="28"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_VDMACR">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM VDMA Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10042"/>
              <FIELDS>
                <FIELD NAME="RS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Circular_Park">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates frame buffer Circular mode or frame buffer Park mode.&#xA;  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.&#xA;  1 - Circular Mode. Engine continuously circles through frame buffers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GenlockEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FrameCntEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GenlockSrc">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RdPntrNum">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="FrmCnt_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DlyCnt_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Repeat_En">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQFrameCount">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.&#xA;When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.&#xA;The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.&#xA;When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelayCount">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.&#xA;Setting this value to zero disables the delay counter interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_VDMASR">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM VDMA Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x34"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10001"/>
              <FIELDS>
                <FIELD NAME="Halted">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Channel Halted.&#xA;Indicates the run/stop state of the VDMA channel.&#xA;  0 - VDMA channel running&#xA;  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMAIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).&#xA;To restart the channel, soft or hard reset is required.&#xA;In case (c), channel does not stop or halt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMASlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="VDMADecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SOFEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="EOLEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SOFLateErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FrmCnt_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DlyCnt_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="EOLLateErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="15"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQFrameCntSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Frame Count Status. Indicates current interrupt frame count value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelayCntSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Count Status. Indicates current interrupt delay time value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_VDMA_IRQ_MASK">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Error Interrupt Mask Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x3C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IRQMaskSOFEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - Masks interrupt due to SOFEarlyErr.&#xA;0 - Does not mask interrupt due to SOFEarlyErr.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQMaskEOLEarlyErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - Masks interrupt due to EOLEarlyErr.&#xA;0 - Does not mask interrupt due to EOLEarlyErr.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQMaskSOFLateErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - Masks interrupt due to SOFLateErr.&#xA;0 - Does not mask interrupt due to SOFLateErr.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQMaskEOLLateErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 = Masks interrupt due to EOLLateErr.&#xA;0 = Does not mask interrupt due to EOLLateErr.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_REG_INDEX">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Register Index"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="S2MM_Reg_Index">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When Frame Buffers is greater than 16&#xA;  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.&#xA;  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_VSIZE">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Vertical Size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x50"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Vertical_Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the vertical size in lines of the video data to transfer.&#xA;Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="13"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_HSIZE">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Horizontal Size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x54"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Horizontal_Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the horizontal size in bytes of the video data to transfer.&#xA;Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_FRMDLY_STRIDE">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Frame Delay and Stride"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x58"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Stride">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the number of address bytes between the first pixels of each video line.&#xA;Note: A stride value less than MM2S_HSIZE causes data to be corrupted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Frame_Delay">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.&#xA;Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 1&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA2">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA3">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 3&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA4">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 4&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA5">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x6C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 5&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA6">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x70"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 6&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA7">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x74"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 7&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA8">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x78"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address8">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 8&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA9">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x7C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address9">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 9&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA10">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x80"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address10">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 10&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA11">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x84"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address11">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 11&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA12">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x88"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address12">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 12&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA13">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address13">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 13&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA14">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x90"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address14">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 14&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA15">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x94"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address15">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 15&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA16">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Start Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x98"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address16">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 16&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_VSIZE">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Vertical Size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xA0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Vertical_Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the vertical size in lines of the video data to transfer.&#xA;Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="13"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_HSIZE">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Horizontal Size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xA4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Horizontal_Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the horizontal size in bytes of the video data to transfer.&#xA;Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_FRMDLY_STRIDE">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Frame Delay and Stride"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xA8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Stride">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the number of address bytes between the first pixels of each video line.&#xA;Note: A stride value less than S2MM_HSIZE causes data to be corrupted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Frame_Delay">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.&#xA;Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xAC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 1&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA2">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xB0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA3">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xB4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 3&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA4">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xB8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 4&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA5">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xBC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 5&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA6">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 6&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA7">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 7&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA8">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address8">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 8&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA9">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xCC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address9">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 9&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA10">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xD0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address10">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 10&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA11">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xD4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address11">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 11&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA12">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xD8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address12">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 12&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA13">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xDC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address13">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 13&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA14">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xE0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address14">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 14&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA15">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xE4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address15">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 15&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_SA16">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Start Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xE8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Start_Address16">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the Start Address for video buffer 16&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_VIDPRMTR_READS" VALUE="1"/>
        <PARAMETER NAME="C_DYNAMIC_RESOLUTION" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FSTORES" VALUE="3"/>
        <PARAMETER NAME="C_USE_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_USE_MM2S_FSYNC" VALUE="0"/>
        <PARAMETER NAME="C_USE_S2MM_FSYNC" VALUE="2"/>
        <PARAMETER NAME="C_FLUSH_ON_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_INTERNAL_GENLOCK" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_MODE" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_REPEAT_EN" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_MM2S_MAX_BURST_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_REPEAT_EN" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_S2MM_MAX_BURST_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_ALL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_3" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_4" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_5" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_6" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_7" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_8" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_9" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_10" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_11" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_12" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_13" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_14" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_15" VALUE="1"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_vdma"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_axi_vdma_0_0"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="128"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="24"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="128"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="24"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="0"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="0"/>
        <PARAMETER NAME="c_enable_vidprmtr_reads" VALUE="1"/>
        <PARAMETER NAME="c_num_fstores" VALUE="3"/>
        <PARAMETER NAME="c_use_fsync" VALUE="1"/>
        <PARAMETER NAME="c_use_mm2s_fsync" VALUE="0"/>
        <PARAMETER NAME="c_use_s2mm_fsync" VALUE="2"/>
        <PARAMETER NAME="c_mm2s_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_include_internal_genlock" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_mode" VALUE="0"/>
        <PARAMETER NAME="c_mm2s_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_mode" VALUE="0"/>
        <PARAMETER NAME="c_s2mm_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_linebuffer_depth" VALUE="4096"/>
        <PARAMETER NAME="c_mm2s_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_s2mm_linebuffer_depth" VALUE="4096"/>
        <PARAMETER NAME="c_s2mm_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_max_burst_length" VALUE="32"/>
        <PARAMETER NAME="c_include_sg" VALUE="0"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="1"/>
        <PARAMETER NAME="c_dynamic_resolution" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_max_burst_length" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_all" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_0" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_1" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_2" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_3" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_4" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_5" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_6" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_7" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_8" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_9" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_10" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_11" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_12" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_13" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_14" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_15" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="0"/>
        <PARAMETER NAME="c_flush_on_fsync" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_repeat_en" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_repeat_en" VALUE="0"/>
        <PARAMETER NAME="c_addr_width" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_mm2s_aclk" SIGIS="clk" SIGNAME="axi_dynclk_0_PXL_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="PXL_CLK_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="I" NAME="s_axis_s2mm_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mm2s_frame_ptr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="s2mm_frame_ptr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_mm2s_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_s2mm_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_vdma_0_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_vdma_0_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="S_AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXI_MM2S" DATAWIDTH="128" NAME="M_AXI_MM2S" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="32"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXI_S2MM" DATAWIDTH="128" NAME="M_AXI_S2MM" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="32"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_axi_dynclk_0_0_PXL_CLK_O"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_mm2s_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_0_video_out" NAME="S_AXIS_S2MM" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="160000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_s2mm_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
        <PERIPHERAL INSTANCE="v_axi4s_vid_out_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/dvi2rgb_0" HWVERSION="1.7" INSTANCE="dvi2rgb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dvi2rgb" VLNV="digilentinc.com:ip:dvi2rgb:1.7">
      <DOCUMENTS>
        <DOCUMENT SOURCE="c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/repo/vivado-library/ip/dvi2rgb_v1_7/docs/dvi2rgb.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="kEmulateDDC" VALUE="true"/>
        <PARAMETER NAME="kRstActiveHigh" VALUE="false"/>
        <PARAMETER NAME="kClkRange" VALUE="2"/>
        <PARAMETER NAME="kIDLY_TapValuePs" VALUE="78"/>
        <PARAMETER NAME="kIDLY_TapWidth" VALUE="5"/>
        <PARAMETER NAME="kAddBUFG" VALUE="false"/>
        <PARAMETER NAME="kEdidFileName" VALUE="900p_edid.data"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_dvi2rgb_0_0"/>
        <PARAMETER NAME="kEnableSerialClkOutput" VALUE="false"/>
        <PARAMETER NAME="TMDS_BOARD_INTERFACE"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="TMDS_Clk_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="TMDS_Clk_n" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="TMDS_Data_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="TMDS_Data_n" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="RefClk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aRst_n" SIGIS="rst" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="vid_pData" RIGHT="0" SIGIS="undef" SIGNAME="dvi2rgb_0_vid_pData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_pVDE" SIGIS="undef" SIGNAME="dvi2rgb_0_vid_pVDE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_pHSync" SIGIS="undef" SIGNAME="dvi2rgb_0_vid_pHSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_pVSync" SIGIS="undef" SIGNAME="dvi2rgb_0_vid_pVSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="PixelClk" SIGIS="clk" SIGNAME="dvi2rgb_0_PixelClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_pxl" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="v_tc_1" PORT="clk"/>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_io_in_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aPixelClkLckd" SIGIS="undef" SIGNAME="dvi2rgb_0_aPixelClkLckd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="gpio2_io_i"/>
            <CONNECTION INSTANCE="rst_mig_7series_0_pxl" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDC_SDA_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="DDC_SDA_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="DDC_SDA_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="DDC_SCL_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="DDC_SCL_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="DDC_SCL_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="pRst_n" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_TMDS_IN" NAME="TMDS" TYPE="TARGET" VLNV="digilentinc.com:interface:tmds:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="TMDS_Clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="TMDS_Clk_n"/>
            <PORTMAP LOGICAL="DATA_P" PHYSICAL="TMDS_Data_p"/>
            <PORTMAP LOGICAL="DATA_N" PHYSICAL="TMDS_Data_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dvi2rgb_0_DDC" NAME="DDC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="DDC_SCL_I"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="DDC_SCL_O"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="DDC_SCL_T"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="DDC_SDA_I"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="DDC_SDA_O"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="DDC_SDA_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dvi2rgb_0_RGB" NAME="RGB" TYPE="INITIATOR" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_pData"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_pHSync"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_pVSync"/>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_pVDE"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mdm_1" HWVERSION="3.2" INSTANCE="mdm_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="DEBUG" MODTYPE="mdm" VLNV="xilinx.com:ip:mdm:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_JTAG_CHAIN" VALUE="2"/>
        <PARAMETER NAME="C_USE_BSCAN" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART" VALUE="0"/>
        <PARAMETER NAME="C_DBG_REG_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_DBG_MEM_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRACE_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_TRACE_CLK_OUT_PHASE" VALUE="90"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_XMTC" VALUE="0"/>
        <PARAMETER NAME="C_BRK" VALUE="0"/>
        <PARAMETER NAME="C_TRIG_IN_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_TRIG_OUT_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_mdm_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="Debug_SYS_Rst" SIGIS="rst"/>
        <PORT DIR="O" NAME="Dbg_Clk_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDI_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDO_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGIS="undef" SIGNAME="mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Reg_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Capture_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Shift_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Update_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Rst_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Debug_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Disable_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Disable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Disable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mdm_1_MBDEBUG_0" NAME="MBDEBUG_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable_0"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Dbg_Rst_0"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0" HWVERSION="10.0" INSTANCE="microblaze_0" IPTYPE="PROCESSOR" IS_ENABLE="1" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:10.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2016.3;d=ug984-vivado-microblaze-ref.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_IRQ" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_DEBUG" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_CLK" VALUE="1"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_IADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="hdmi_microblaze_0_0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="1"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="2"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="2"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_IMPRECISE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="2"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_NON_SECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="0"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="2"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="0"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="2"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_EVENT_COUNTERS" VALUE="5"/>
        <PARAMETER NAME="C_DEBUG_LATENCY_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEBUG_TRACE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DEBUG_EXTERNAL_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_PROFILE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_WAKEUP" VALUE="3"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0x000000009FFFFFFF"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="14"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="32768"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="8"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="8"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0x000000009fffffff"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="14"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="32768"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="8"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="8"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_DC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_IP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_IC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_I_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="2"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="1"/>
        <PARAMETER NAME="C_RESET_MSR_IE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_BIP" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_ICE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_DCE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EIP" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_INTERRUPT_MON" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_microblaze_0_0"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="microblaze_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Interrupt_Address" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="interrupt_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Interrupt_Ack" RIGHT="1" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Instr_Addr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Instr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="microblaze_0_IFetch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="microblaze_0_I_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="microblaze_0_IReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="microblaze_0_IWAIT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="microblaze_0_ICE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="microblaze_0_IUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Addr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Data_Read" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Write" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="microblaze_0_D_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="microblaze_0_Read_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="microblaze_0_Write_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="microblaze_0_DReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="microblaze_0_DWait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="microblaze_0_DCE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="microblaze_0_DUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Byte_Enable" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_Byte_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Clk" SIGIS="undef" SIGNAME="mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDI" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDO" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Dbg_Reg_En" RIGHT="7" SIGIS="undef" SIGNAME="mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Shift" SIGIS="undef" SIGNAME="mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Capture" SIGIS="undef" SIGNAME="mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Update" SIGIS="undef" SIGNAME="mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Trig_In" RIGHT="7" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Dbg_Trig_Ack_In" RIGHT="7" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Dbg_Trig_Out" RIGHT="7" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Trig_Ack_Out" RIGHT="7" SIGIS="undef"/>
        <PORT DIR="I" NAME="Debug_Rst" SIGIS="undef" SIGNAME="mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Disable" SIGIS="undef" SIGNAME="mdm_1_Dbg_Disable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Disable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_WREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_BVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_BREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RLAST" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RVALID" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_RREADY" SIGIS="undef" SIGNAME="axi_mem_intercon_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_intc_interrupt" NAME="INTERRUPT" TYPE="TARGET" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="Interrupt_Ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="Interrupt_Address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" DATAWIDTH="32" NAME="DLMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Data_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="D_AS"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="Byte_Enable"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="DCE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Data_Read"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="Read_Strobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="DReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="DUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="DWait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="Data_Write"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" DATAWIDTH="32" NAME="ILMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Instr_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="I_AS"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="ICE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Instr"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="IFetch"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="IReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="IUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="M_AXI_DP" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DP_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DC" DATAWIDTH="256" NAME="M_AXI_DC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_IC" DATAWIDTH="256" NAME="M_AXI_IC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_IC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mdm_1_MBDEBUG_0" NAME="DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Debug_Rst"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO"/>
            <PORTMAP LOGICAL="TRIG_ACK_IN" PHYSICAL="Dbg_Trig_Ack_In"/>
            <PORTMAP LOGICAL="TRIG_ACK_OUT" PHYSICAL="Dbg_Trig_Ack_Out"/>
            <PORTMAP LOGICAL="TRIG_IN" PHYSICAL="Dbg_Trig_In"/>
            <PORTMAP LOGICAL="TRIG_OUT" PHYSICAL="Dbg_Trig_Out"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00007FFF" INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="DLMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00007FFF" INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ILMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4000FFFF" INSTANCE="axi_gpio_video" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4060FFFF" INSTANCE="axi_uartlite_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="microblaze_0_axi_intc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41C0FFFF" INSTANCE="axi_timer_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="axi_vdma_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A1FFFF" INSTANCE="v_tc_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ctrl"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A2FFFF" INSTANCE="axi_dynclk_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A3FFFF" INSTANCE="v_tc_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ctrl"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="mig_7series_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr"/>
        <PERIPHERAL INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr"/>
        <PERIPHERAL INSTANCE="axi_gpio_video"/>
        <PERIPHERAL INSTANCE="axi_uartlite_0"/>
        <PERIPHERAL INSTANCE="microblaze_0_axi_intc"/>
        <PERIPHERAL INSTANCE="axi_timer_0"/>
        <PERIPHERAL INSTANCE="axi_vdma_0"/>
        <PERIPHERAL INSTANCE="v_tc_0"/>
        <PERIPHERAL INSTANCE="axi_dynclk_0"/>
        <PERIPHERAL INSTANCE="v_tc_1"/>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_axi_intc" HWVERSION="4.1" INSTANCE="microblaze_0_axi_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="6"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="6"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="6"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="6"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="6"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="6"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="6"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="6"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="6"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="6"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="6"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="6"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="6"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="6"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="hdmi_microblaze_0_axi_intc_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="6"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xffffffc0"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFCF"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x00000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="1"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_microblaze_0_axi_intc_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="intr" RIGHT="0" SENSITIVITY="LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="microblaze_0_xlconcat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="processor_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="processor_rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SIGIS="undef" SIGNAME="microblaze_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="processor_ack" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="interrupt_address" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt_Address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_intc_interrupt" NAME="interrupt" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="processor_ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="interrupt_address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="irq"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_axi_periph" HWVERSION="2.1" INSTANCE="microblaze_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_microblaze_0_axi_periph_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_dynclk_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_uartlite_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/dlmb_bram_if_cntlr" HWVERSION="4.0" INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="SLMB" NAME="Mem" RANGE="8192" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x00000000c0000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_dlmb_bram_if_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/dlmb_v10" HWVERSION="3.0" INSTANCE="microblaze_0_local_memory_dlmb_v10" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_dlmb_v10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_Read_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_Write_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_D_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_Byte_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="microblaze_0_DReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="microblaze_0_DWait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="microblaze_0_DUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="microblaze_0_DCE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/ilmb_bram_if_cntlr" HWVERSION="4.0" INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_ilmb_bram_if_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/ilmb_v10" HWVERSION="3.0" INSTANCE="microblaze_0_local_memory_ilmb_v10" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_ilmb_v10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_IFetch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_I_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="microblaze_0_IReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="microblaze_0_IWAIT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="microblaze_0_IUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="microblaze_0_ICE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_v10_LMB_Sl_0" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/lmb_bram" HWVERSION="8.3" INSTANCE="microblaze_0_local_memory_lmb_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="hdmi_lmb_bram_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_lmb_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="hdmi_lmb_bram_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_xlconcat" HWVERSION="2.1" INSTANCE="microblaze_0_xlconcat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="6"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_microblaze_0_xlconcat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s2mm_introut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="mm2s_introut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="v_tc_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="v_tc_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_video_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_xlconcat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mig_7series_0" HWVERSION="4.0" INSTANCE="mig_7series_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:4.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="536870912" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NOBUF"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="INTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="SINGLE"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="0"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_VCO" VALUE="800"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="160000000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="200000000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="536870912"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="mig_b.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="reset"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="BOARD_MIG_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_mig_7series_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x9FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk_ref_i" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="ddr3_dq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="1" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="1" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="14" NAME="ddr3_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ddr3_dm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ui_clk_sync_rst" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="REF_CLK_I"/>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="microblaze_0" PORT="Clk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_clk"/>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="O" NAME="ui_addn_clk_0" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_aclk"/>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="ui_addn_clk_1" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="RefClk"/>
            <CONNECTION INSTANCE="mig_7series_0" PORT="clk_ref_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="28" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="28" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_mem_intercon_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="aRst_n"/>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="sys_clk_i" SIGIS="clk" SIGNAME="External_Ports_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_intercon_M00_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="29"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="32"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/rgb2dvi_0" HWVERSION="1.3" INSTANCE="rgb2dvi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rgb2dvi" VLNV="digilentinc.com:ip:rgb2dvi:1.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="c:/Users/arbrown/Documents/work/nv/Nexys-Video-HDMI-copy/repo/vivado-library/ip/rgb2dvi/docs/rgb2dvi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="kGenerateSerialClk" VALUE="false"/>
        <PARAMETER NAME="kClkPrimitive" VALUE="PLL"/>
        <PARAMETER NAME="kRstActiveHigh" VALUE="false"/>
        <PARAMETER NAME="kClkRange" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_rgb2dvi_0_0"/>
        <PARAMETER NAME="TMDS_BOARD_INTERFACE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="TMDS_Clk_p" SIGIS="undef"/>
        <PORT DIR="O" NAME="TMDS_Clk_n" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="TMDS_Data_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="TMDS_Data_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="aRst_n" SIGIS="rst"/>
        <PORT DIR="I" LEFT="23" NAME="vid_pData" RIGHT="0" SIGIS="undef" SIGNAME="rgb2dvi_0_vid_pData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_pVDE" SIGIS="undef" SIGNAME="rgb2dvi_0_vid_pVDE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_pHSync" SIGIS="undef" SIGNAME="rgb2dvi_0_vid_pHSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_pVSync" SIGIS="undef" SIGNAME="rgb2dvi_0_vid_pVSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="PixelClk" SIGIS="clk" SIGNAME="axi_dynclk_0_PXL_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="PXL_CLK_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="SerialClk" SIGIS="clk" SIGNAME="axi_dynclk_0_PXL_CLK_5X_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="PXL_CLK_5X_O"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="rgb2dvi_0_TMDS" NAME="TMDS" TYPE="INITIATOR" VLNV="digilentinc.com:interface:tmds:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="TMDS_Clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="TMDS_Clk_n"/>
            <PORTMAP LOGICAL="DATA_P" PHYSICAL="TMDS_Data_p"/>
            <PORTMAP LOGICAL="DATA_N" PHYSICAL="TMDS_Data_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_axi4s_vid_out_0_vid_io_out" NAME="RGB" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_pData"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_pHSync"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_pVSync"/>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_pVDE"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/rst_mig_7series_0_100M" HWVERSION="5.0" INSTANCE="rst_mig_7series_0_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_rst_mig_7series_0_100M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Reset"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_gpio_video" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_timer_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="mig_7series_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="v_tc_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="v_tc_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_intercon" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/rst_mig_7series_0_pxl" HWVERSION="5.0" INSTANCE="rst_mig_7series_0_pxl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_rst_mig_7series_0_pxl_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="dvi2rgb_0_PixelClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="PixelClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="dvi2rgb_0_aPixelClkLckd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="aPixelClkLckd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_pxl_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vid_io_in_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_mig_7series_0_pxl_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/v_axi4s_vid_out_0" HWVERSION="4.0" INSTANCE="v_axi4s_vid_out_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_axi4s_vid_out" VLNV="xilinx.com:ip:v_axi4s_vid_out:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v4_0;d=pg044_v_axis_vid_out.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="3"/>
        <PARAMETER NAME="C_S_AXIS_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_VTG_MASTER_SLAVE" VALUE="1"/>
        <PARAMETER NAME="C_HYSTERESIS_LEVEL" VALUE="12"/>
        <PARAMETER NAME="C_SYNC_LOCK_THRESHOLD" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_v_axi4s_vid_out_0_0"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_dynclk_0_PXL_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="PXL_CLK_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst"/>
        <PORT DIR="I" LEFT="23" NAME="s_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_tready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tuser" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tlast" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fid" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_io_out_ce" SIGIS="ce"/>
        <PORT DIR="O" NAME="vid_active_video" SIGIS="undef" SIGNAME="rgb2dvi_0_vid_pVDE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rgb2dvi_0" PORT="vid_pVDE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_vsync" SIGIS="undef" SIGNAME="rgb2dvi_0_vid_pVSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rgb2dvi_0" PORT="vid_pVSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_hsync" SIGIS="undef" SIGNAME="rgb2dvi_0_vid_pHSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rgb2dvi_0" PORT="vid_pHSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="O" LEFT="23" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="rgb2dvi_0_vid_pData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rgb2dvi_0" PORT="vid_pData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_vsync" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="vsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_hsync" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="hsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_vblank" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="vblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_hblank" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="hblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_active_video" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="active_video_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtg_ce" SIGIS="undef"/>
        <PORT DIR="O" NAME="locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="underflow" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="status" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXIS_MM2S" NAME="video_in" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_axi_dynclk_0_0_PXL_CLK_O"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_tc_0_vtiming_out" NAME="vtiming_in" TYPE="TARGET" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtg_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtg_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtg_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtg_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtg_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtg_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_axi4s_vid_out_0_vid_io_out" NAME="vid_io_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_tc_0" HWVERSION="6.1" INSTANCE="v_tc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tc" VLNV="xilinx.com:ip:v_tc:6.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_GEN_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HACTIVE_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_VACTIVE_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_GEN_HFRAME_SIZE" VALUE="1650"/>
        <PARAMETER NAME="C_GEN_F0_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="C_GEN_F1_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="C_GEN_HSYNC_START" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_HSYNC_END" VALUE="1430"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="C_MAX_PIXELS" VALUE="4096"/>
        <PARAMETER NAME="C_MAX_LINES" VALUE="4096"/>
        <PARAMETER NAME="C_NUM_FSYNCS" VALUE="1"/>
        <PARAMETER NAME="C_INTERLACE_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AUTO_SWITCH" VALUE="0"/>
        <PARAMETER NAME="C_DETECT_EN" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GENERATE_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_v_tc_0_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="true"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="INTERLACE_EN" VALUE="false"/>
        <PARAMETER NAME="SYNC_EN" VALUE="false"/>
        <PARAMETER NAME="max_clocks_per_line" VALUE="4096"/>
        <PARAMETER NAME="max_lines_per_frame" VALUE="4096"/>
        <PARAMETER NAME="VIDEO_MODE" VALUE="720p"/>
        <PARAMETER NAME="FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="GEN_HACTIVE_SIZE" VALUE="1280"/>
        <PARAMETER NAME="GEN_HSYNC_END" VALUE="1430"/>
        <PARAMETER NAME="GEN_HFRAME_SIZE" VALUE="1650"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_F0_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="GEN_F1_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_HSYNC_START" VALUE="1390"/>
        <PARAMETER NAME="GEN_VACTIVE_SIZE" VALUE="720"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_ACHROMA_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_AVIDEO_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_FIELDID_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_INTERLACED" VALUE="false"/>
        <PARAMETER NAME="GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="GEN_VIDEO_FORMAT" VALUE="RGB"/>
        <PARAMETER NAME="horizontal_sync_generation" VALUE="true"/>
        <PARAMETER NAME="enable_detection" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_generation" VALUE="true"/>
        <PARAMETER NAME="GEN_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_chroma_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_sync_detection" VALUE="true"/>
        <PARAMETER NAME="enable_generation" VALUE="true"/>
        <PARAMETER NAME="auto_generation_mode" VALUE="false"/>
        <PARAMETER NAME="vertical_sync_generation" VALUE="true"/>
        <PARAMETER NAME="active_chroma_generation" VALUE="false"/>
        <PARAMETER NAME="DET_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_video_generation" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_detection" VALUE="true"/>
        <PARAMETER NAME="horizontal_blank_generation" VALUE="true"/>
        <PARAMETER NAME="active_video_detection" VALUE="true"/>
        <PARAMETER NAME="frame_syncs" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_dynclk_0_PXL_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dynclk_0" PORT="PXL_CLK_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clken" SIGIS="ce"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="gen_clken" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsync_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vtg_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hblank_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vtg_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vtg_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vblank_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vtg_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="active_video_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vtg_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst"/>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="v_tc_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fsync_in" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="fsync_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_tc_0_vtiming_out" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="active_video_out"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="hblank_out"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="hsync_out"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vblank_out"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vsync_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_tc_1" HWVERSION="6.1" INSTANCE="v_tc_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tc" VLNV="xilinx.com:ip:v_tc:6.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="1"/>
        <PARAMETER NAME="C_GEN_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HACTIVE_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_VACTIVE_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_GEN_HFRAME_SIZE" VALUE="1650"/>
        <PARAMETER NAME="C_GEN_F0_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="C_GEN_F1_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="C_GEN_HSYNC_START" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_HSYNC_END" VALUE="1430"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="C_MAX_PIXELS" VALUE="4096"/>
        <PARAMETER NAME="C_MAX_LINES" VALUE="2048"/>
        <PARAMETER NAME="C_NUM_FSYNCS" VALUE="1"/>
        <PARAMETER NAME="C_INTERLACE_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AUTO_SWITCH" VALUE="0"/>
        <PARAMETER NAME="C_DETECT_EN" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GENERATE_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HBLANK_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_VBLANK_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_v_tc_1_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="true"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="true"/>
        <PARAMETER NAME="INTERLACE_EN" VALUE="false"/>
        <PARAMETER NAME="SYNC_EN" VALUE="false"/>
        <PARAMETER NAME="max_clocks_per_line" VALUE="4096"/>
        <PARAMETER NAME="max_lines_per_frame" VALUE="2048"/>
        <PARAMETER NAME="VIDEO_MODE" VALUE="720p"/>
        <PARAMETER NAME="FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="GEN_HACTIVE_SIZE" VALUE="1280"/>
        <PARAMETER NAME="GEN_HSYNC_END" VALUE="1430"/>
        <PARAMETER NAME="GEN_HFRAME_SIZE" VALUE="1650"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_F0_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="GEN_F1_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_HSYNC_START" VALUE="1390"/>
        <PARAMETER NAME="GEN_VACTIVE_SIZE" VALUE="720"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_ACHROMA_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_AVIDEO_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_FIELDID_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_INTERLACED" VALUE="false"/>
        <PARAMETER NAME="GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="GEN_VIDEO_FORMAT" VALUE="RGB"/>
        <PARAMETER NAME="horizontal_sync_generation" VALUE="true"/>
        <PARAMETER NAME="enable_detection" VALUE="true"/>
        <PARAMETER NAME="vertical_blank_generation" VALUE="true"/>
        <PARAMETER NAME="GEN_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_detection" VALUE="false"/>
        <PARAMETER NAME="active_chroma_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_sync_detection" VALUE="true"/>
        <PARAMETER NAME="enable_generation" VALUE="false"/>
        <PARAMETER NAME="auto_generation_mode" VALUE="false"/>
        <PARAMETER NAME="vertical_sync_generation" VALUE="true"/>
        <PARAMETER NAME="active_chroma_generation" VALUE="false"/>
        <PARAMETER NAME="DET_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_detection" VALUE="false"/>
        <PARAMETER NAME="active_video_generation" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_detection" VALUE="true"/>
        <PARAMETER NAME="horizontal_blank_generation" VALUE="true"/>
        <PARAMETER NAME="active_video_detection" VALUE="true"/>
        <PARAMETER NAME="frame_syncs" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="dvi2rgb_0_PixelClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="PixelClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clken" SIGIS="ce"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="det_clken" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="intc_if" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsync_in" SIGIS="undef" SIGNAME="v_tc_1_hsync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vtd_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vsync_in" SIGIS="undef" SIGNAME="v_tc_1_vsync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vtd_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="active_video_in" SIGIS="undef" SIGNAME="v_tc_1_active_video_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s_0" PORT="vtd_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_pxl_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_pxl" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_mig_7series_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_periph_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="v_tc_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_0_vtiming_out" NAME="vtiming_in" TYPE="TARGET" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="active_video_in"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="hsync_in"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vsync_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_vid_in_axi4s_0" HWVERSION="4.0" INSTANCE="v_vid_in_axi4s_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_in_axi4s" VLNV="xilinx.com:ip:v_vid_in_axi4s:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v4_0;d=pg043_v_vid_in_axi4s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="3"/>
        <PARAMETER NAME="C_M_AXIS_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_v_vid_in_axi4s_0_0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="vid_io_in_clk" SIGIS="clk" SIGNAME="dvi2rgb_0_PixelClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="PixelClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_ce" SIGIS="ce"/>
        <PORT DIR="I" NAME="vid_io_in_reset" SIGIS="rst" SIGNAME="rst_mig_7series_0_pxl_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_mig_7series_0_pxl" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef" SIGNAME="dvi2rgb_0_vid_pVDE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="vid_pVDE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef" SIGNAME="dvi2rgb_0_vid_pVSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="vid_pVSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef" SIGNAME="dvi2rgb_0_vid_pHSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="vid_pHSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="dvi2rgb_0_vid_pData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dvi2rgb_0" PORT="vid_pData"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst"/>
        <PORT DIR="O" LEFT="23" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fid" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_active_video" SIGIS="undef" SIGNAME="v_tc_1_active_video_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="active_video_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vsync" SIGIS="undef" SIGNAME="v_tc_1_vsync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="vsync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_hsync" SIGIS="undef" SIGNAME="v_tc_1_hsync_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_1" PORT="hsync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="underflow" SIGIS="undef"/>
        <PORT DIR="I" NAME="axis_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_0_video_out" NAME="video_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="160000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_0_vtiming_out" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtd_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtd_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtd_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtd_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtd_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtd_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dvi2rgb_0_RGB" NAME="vid_io_in" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="hdmi_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_txen"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
