read_verilog case2
current_design case2
source case2.sdc
source ../tmp/parallel_execute_file > ../tmp/parallel_execute_file.rpt

exit
