Classic Timing Analyzer report for Mercury
Sat Jan 13 19:25:56 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. Clock Setup: 'clock_8'
  7. Clock Setup: 'IFCLK'
  8. Clock Hold: 'clock'
  9. Clock Hold: 'clock_8'
 10. Clock Hold: 'IFCLK'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                ;
+------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                         ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                              ; 6.476 ns                         ; FLAGC                                                                                                        ; SLWR~reg0                      ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A       ; None                              ; 15.196 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1] ; FPGA_GPIO7                     ; IFCLK      ; --       ; 0            ;
; Worst-case tpd               ; N/A       ; None                              ; 11.538 ns                        ; FLAGA                                                                                                        ; DEBUG_LED3                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                              ; -4.388 ns                        ; FX2_FD[7]                                                                                                    ; Rx_register[15]                ; --         ; IFCLK    ; 0            ;
; Clock Setup: 'clock_8'       ; -0.614 ns ; 6.25 MHz ( period = 160.000 ns )  ; N/A                              ; PWM_clock                                                                                                    ; Q_PWM[1]                       ; clock      ; clock_8  ; 40           ;
; Clock Setup: 'clock'         ; -0.199 ns ; 100.00 MHz ( period = 10.000 ns ) ; 96.17 MHz ( period = 10.398 ns ) ; cic_q[1]                                                                                                     ; cicint:cic_Q|input_register[1] ; clock      ; clock    ; 10           ;
; Clock Setup: 'IFCLK'         ; 1.898 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 161.19 MHz ( period = 6.204 ns ) ; Rx_register[12]                                                                                              ; freq.000                       ; IFCLK      ; IFCLK    ; 0            ;
; Clock Hold: 'clock'          ; 0.499 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; reset_count[0]                                                                                               ; reset_count[0]                 ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock_8'        ; 0.499 ns  ; 6.25 MHz ( period = 160.000 ns )  ; N/A                              ; fifo_enable                                                                                                  ; fifo_enable                    ; clock_8    ; clock_8  ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; led0                                                                                                         ; led0                           ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;           ;                                   ;                                  ;                                                                                                              ;                                ;            ;          ; 50           ;
+------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                ;
+-------------------------------------------------------+--------------------+-----------------+----------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                         ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+----------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                            ;             ;
; Timing Models                                         ; Final              ;                 ;                            ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                            ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                            ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                            ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                            ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                            ;             ;
; fmax Requirement                                      ; 100 MHz            ;                 ;                            ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                            ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                            ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                            ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                            ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                            ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                            ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                            ;             ;
; Number of paths to report                             ; 200                ;                 ;                            ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                            ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                            ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                            ;             ;
; Clock Settings                                        ; ADC_clock          ;                 ; clock                      ;             ;
; Clock Settings                                        ; 6MHz               ;                 ; clock_8                    ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a  ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; previous_wrfull ; rdfull_reg|dffpipe7|dffe8a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a  ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a  ; dcfifo_pre1 ;
+-------------------------------------------------------+--------------------+-----------------+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                     ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; clock           ; ADC_clock          ; User Pin      ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
; clock_8         ; 6MHz               ; Internal Node ; 6.25 MHz         ; 0.000 ns      ; 0.000 ns     ; ADC_clock ; 1                     ; 16                  ; 4.585 ns ;              ;
; IFCLK           ;                    ; User Pin      ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.199 ns                               ; 96.17 MHz ( period = 10.398 ns )                    ; cic_q[1]                      ; cicint:cic_Q|input_register[1]  ; clock      ; clock    ; 5.000 ns                    ; 0.539 ns                  ; 0.738 ns                ;
; -0.192 ns                               ; 96.30 MHz ( period = 10.384 ns )                    ; cic_q[8]                      ; cicint:cic_Q|input_register[8]  ; clock      ; clock    ; 5.000 ns                    ; 0.558 ns                  ; 0.750 ns                ;
; -0.191 ns                               ; 96.32 MHz ( period = 10.382 ns )                    ; cic_q[2]                      ; cicint:cic_Q|input_register[2]  ; clock      ; clock    ; 5.000 ns                    ; 0.558 ns                  ; 0.749 ns                ;
; -0.190 ns                               ; 96.34 MHz ( period = 10.380 ns )                    ; cic_q[4]                      ; cicint:cic_Q|input_register[4]  ; clock      ; clock    ; 5.000 ns                    ; 0.558 ns                  ; 0.748 ns                ;
; -0.189 ns                               ; 96.36 MHz ( period = 10.378 ns )                    ; cic_q[7]                      ; cicint:cic_Q|input_register[7]  ; clock      ; clock    ; 5.000 ns                    ; 0.552 ns                  ; 0.741 ns                ;
; -0.189 ns                               ; 96.36 MHz ( period = 10.378 ns )                    ; cic_q[10]                     ; cicint:cic_Q|input_register[10] ; clock      ; clock    ; 5.000 ns                    ; 0.558 ns                  ; 0.747 ns                ;
; -0.188 ns                               ; 96.38 MHz ( period = 10.376 ns )                    ; cic_q[6]                      ; cicint:cic_Q|input_register[6]  ; clock      ; clock    ; 5.000 ns                    ; 0.558 ns                  ; 0.746 ns                ;
; -0.188 ns                               ; 96.38 MHz ( period = 10.376 ns )                    ; cic_q[9]                      ; cicint:cic_Q|input_register[9]  ; clock      ; clock    ; 5.000 ns                    ; 0.558 ns                  ; 0.746 ns                ;
; -0.185 ns                               ; 96.43 MHz ( period = 10.370 ns )                    ; cic_i[14]                     ; cicint:cic_I|input_register[14] ; clock      ; clock    ; 5.000 ns                    ; 0.558 ns                  ; 0.743 ns                ;
; -0.149 ns                               ; 97.11 MHz ( period = 10.298 ns )                    ; cic_i[7]                      ; cicint:cic_I|input_register[7]  ; clock      ; clock    ; 5.000 ns                    ; 0.588 ns                  ; 0.737 ns                ;
; 0.009 ns                                ; 100.18 MHz ( period = 9.982 ns )                    ; cic_q[5]                      ; cicint:cic_Q|input_register[5]  ; clock      ; clock    ; 5.000 ns                    ; 0.746 ns                  ; 0.737 ns                ;
; 0.023 ns                                ; 100.46 MHz ( period = 9.954 ns )                    ; cic_i[3]                      ; cicint:cic_I|input_register[3]  ; clock      ; clock    ; 5.000 ns                    ; 0.773 ns                  ; 0.750 ns                ;
; 0.026 ns                                ; 100.52 MHz ( period = 9.948 ns )                    ; cic_i[1]                      ; cicint:cic_I|input_register[1]  ; clock      ; clock    ; 5.000 ns                    ; 0.773 ns                  ; 0.747 ns                ;
; 0.026 ns                                ; 100.52 MHz ( period = 9.948 ns )                    ; cic_i[2]                      ; cicint:cic_I|input_register[2]  ; clock      ; clock    ; 5.000 ns                    ; 0.773 ns                  ; 0.747 ns                ;
; 0.027 ns                                ; 100.54 MHz ( period = 9.946 ns )                    ; cic_i[5]                      ; cicint:cic_I|input_register[5]  ; clock      ; clock    ; 5.000 ns                    ; 0.773 ns                  ; 0.746 ns                ;
; 0.028 ns                                ; 100.56 MHz ( period = 9.944 ns )                    ; cic_i[6]                      ; cicint:cic_I|input_register[6]  ; clock      ; clock    ; 5.000 ns                    ; 0.773 ns                  ; 0.745 ns                ;
; 0.029 ns                                ; 100.58 MHz ( period = 9.942 ns )                    ; cic_i[0]                      ; cicint:cic_I|input_register[0]  ; clock      ; clock    ; 5.000 ns                    ; 0.773 ns                  ; 0.744 ns                ;
; 0.032 ns                                ; 100.64 MHz ( period = 9.936 ns )                    ; cic_i[4]                      ; cicint:cic_I|input_register[4]  ; clock      ; clock    ; 5.000 ns                    ; 0.773 ns                  ; 0.741 ns                ;
; 0.143 ns                                ; 102.94 MHz ( period = 9.714 ns )                    ; cic_q[13]                     ; cicint:cic_Q|input_register[13] ; clock      ; clock    ; 5.000 ns                    ; 0.888 ns                  ; 0.745 ns                ;
; 0.143 ns                                ; 102.94 MHz ( period = 9.714 ns )                    ; cic_i[15]                     ; cicint:cic_I|input_register[15] ; clock      ; clock    ; 5.000 ns                    ; 0.888 ns                  ; 0.745 ns                ;
; 0.143 ns                                ; 102.94 MHz ( period = 9.714 ns )                    ; cic_q[15]                     ; cicint:cic_Q|input_register[15] ; clock      ; clock    ; 5.000 ns                    ; 0.888 ns                  ; 0.745 ns                ;
; 0.145 ns                                ; 102.99 MHz ( period = 9.710 ns )                    ; cic_q[14]                     ; cicint:cic_Q|input_register[14] ; clock      ; clock    ; 5.000 ns                    ; 0.888 ns                  ; 0.743 ns                ;
; 0.147 ns                                ; 103.03 MHz ( period = 9.706 ns )                    ; cic_q[11]                     ; cicint:cic_Q|input_register[11] ; clock      ; clock    ; 5.000 ns                    ; 0.888 ns                  ; 0.741 ns                ;
; 0.150 ns                                ; 103.09 MHz ( period = 9.700 ns )                    ; cic_q[3]                      ; cicint:cic_Q|input_register[3]  ; clock      ; clock    ; 5.000 ns                    ; 0.891 ns                  ; 0.741 ns                ;
; 0.150 ns                                ; 103.09 MHz ( period = 9.700 ns )                    ; cic_q[12]                     ; cicint:cic_Q|input_register[12] ; clock      ; clock    ; 5.000 ns                    ; 0.888 ns                  ; 0.738 ns                ;
; 0.154 ns                                ; 103.18 MHz ( period = 9.692 ns )                    ; cic_i[8]                      ; cicint:cic_I|input_register[8]  ; clock      ; clock    ; 5.000 ns                    ; 0.904 ns                  ; 0.750 ns                ;
; 0.155 ns                                ; 103.20 MHz ( period = 9.690 ns )                    ; cic_i[11]                     ; cicint:cic_I|input_register[11] ; clock      ; clock    ; 5.000 ns                    ; 0.904 ns                  ; 0.749 ns                ;
; 0.155 ns                                ; 103.20 MHz ( period = 9.690 ns )                    ; cic_i[12]                     ; cicint:cic_I|input_register[12] ; clock      ; clock    ; 5.000 ns                    ; 0.904 ns                  ; 0.749 ns                ;
; 0.155 ns                                ; 103.20 MHz ( period = 9.690 ns )                    ; cic_i[13]                     ; cicint:cic_I|input_register[13] ; clock      ; clock    ; 5.000 ns                    ; 0.904 ns                  ; 0.749 ns                ;
; 0.156 ns                                ; 103.22 MHz ( period = 9.688 ns )                    ; cic_q[0]                      ; cicint:cic_Q|input_register[0]  ; clock      ; clock    ; 5.000 ns                    ; 0.904 ns                  ; 0.748 ns                ;
; 0.156 ns                                ; 103.22 MHz ( period = 9.688 ns )                    ; cic_i[9]                      ; cicint:cic_I|input_register[9]  ; clock      ; clock    ; 5.000 ns                    ; 0.904 ns                  ; 0.748 ns                ;
; 0.168 ns                                ; 103.48 MHz ( period = 9.664 ns )                    ; cic_i[10]                     ; cicint:cic_I|input_register[10] ; clock      ; clock    ; 5.000 ns                    ; 0.904 ns                  ; 0.736 ns                ;
; 0.725 ns                                ; None                                                ; I_Data[13]                    ; I_Data_in[13]                   ; clock_8    ; clock    ; 0.415 ns                    ; 1.626 ns                  ; 0.901 ns                ;
; 0.725 ns                                ; None                                                ; I_Data[14]                    ; I_Data_in[14]                   ; clock_8    ; clock    ; 0.415 ns                    ; 1.626 ns                  ; 0.901 ns                ;
; 0.794 ns                                ; None                                                ; I_Data[5]                     ; I_Data_in[5]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.990 ns                  ; 1.196 ns                ;
; 0.863 ns                                ; None                                                ; strobe                        ; data_flag                       ; clock_8    ; clock    ; 0.415 ns                    ; 3.102 ns                  ; 2.239 ns                ;
; 0.868 ns                                ; None                                                ; Q_Data[1]                     ; Q_Data_in[1]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.615 ns                  ; 0.747 ns                ;
; 0.870 ns                                ; None                                                ; Q_Data[0]                     ; Q_Data_in[0]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.615 ns                  ; 0.745 ns                ;
; 0.871 ns                                ; None                                                ; Q_Data[2]                     ; Q_Data_in[2]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.615 ns                  ; 0.744 ns                ;
; 0.872 ns                                ; None                                                ; Q_Data[4]                     ; Q_Data_in[4]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.615 ns                  ; 0.743 ns                ;
; 0.884 ns                                ; None                                                ; I_Data[12]                    ; I_Data_in[12]                   ; clock_8    ; clock    ; 0.415 ns                    ; 1.629 ns                  ; 0.745 ns                ;
; 0.885 ns                                ; None                                                ; I_Data[9]                     ; I_Data_in[9]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.629 ns                  ; 0.744 ns                ;
; 0.887 ns                                ; None                                                ; I_Data[15]                    ; I_Data_in[15]                   ; clock_8    ; clock    ; 0.415 ns                    ; 1.626 ns                  ; 0.739 ns                ;
; 0.890 ns                                ; None                                                ; I_Data[10]                    ; I_Data_in[10]                   ; clock_8    ; clock    ; 0.415 ns                    ; 1.629 ns                  ; 0.739 ns                ;
; 0.892 ns                                ; None                                                ; Q_Data[11]                    ; Q_Data_in[11]                   ; clock_8    ; clock    ; 0.415 ns                    ; 1.627 ns                  ; 0.735 ns                ;
; 0.894 ns                                ; None                                                ; I_Data[11]                    ; I_Data_in[11]                   ; clock_8    ; clock    ; 0.415 ns                    ; 1.629 ns                  ; 0.735 ns                ;
; 0.903 ns                                ; None                                                ; Q_Data[6]                     ; Q_Data_in[6]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.648 ns                  ; 0.745 ns                ;
; 0.904 ns                                ; None                                                ; I_Data[6]                     ; I_Data_in[6]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.641 ns                  ; 0.737 ns                ;
; 0.905 ns                                ; None                                                ; I_Data[7]                     ; I_Data_in[7]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.641 ns                  ; 0.736 ns                ;
; 0.905 ns                                ; None                                                ; I_Data[8]                     ; I_Data_in[8]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.641 ns                  ; 0.736 ns                ;
; 0.910 ns                                ; None                                                ; Q_Data[3]                     ; Q_Data_in[3]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.648 ns                  ; 0.738 ns                ;
; 0.910 ns                                ; None                                                ; Q_Data[5]                     ; Q_Data_in[5]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.648 ns                  ; 0.738 ns                ;
; 0.913 ns                                ; None                                                ; Q_Data[7]                     ; Q_Data_in[7]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.648 ns                  ; 0.735 ns                ;
; 0.913 ns                                ; None                                                ; I_Data[0]                     ; I_Data_in[0]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.650 ns                  ; 0.737 ns                ;
; 1.030 ns                                ; None                                                ; I_Data[3]                     ; I_Data_in[3]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.990 ns                  ; 0.960 ns                ;
; 1.243 ns                                ; None                                                ; I_Data[1]                     ; I_Data_in[1]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.990 ns                  ; 0.747 ns                ;
; 1.243 ns                                ; None                                                ; I_Data[2]                     ; I_Data_in[2]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.990 ns                  ; 0.747 ns                ;
; 1.245 ns                                ; None                                                ; I_Data[4]                     ; I_Data_in[4]                    ; clock_8    ; clock    ; 0.415 ns                    ; 1.990 ns                  ; 0.745 ns                ;
; 1.252 ns                                ; None                                                ; Q_Data[8]                     ; Q_Data_in[8]                    ; clock_8    ; clock    ; 0.415 ns                    ; 2.004 ns                  ; 0.752 ns                ;
; 1.254 ns                                ; None                                                ; Q_Data[12]                    ; Q_Data_in[12]                   ; clock_8    ; clock    ; 0.415 ns                    ; 2.004 ns                  ; 0.750 ns                ;
; 1.256 ns                                ; None                                                ; Q_Data[15]                    ; Q_Data_in[15]                   ; clock_8    ; clock    ; 0.415 ns                    ; 2.004 ns                  ; 0.748 ns                ;
; 1.258 ns                                ; None                                                ; Q_Data[9]                     ; Q_Data_in[9]                    ; clock_8    ; clock    ; 0.415 ns                    ; 2.004 ns                  ; 0.746 ns                ;
; 1.259 ns                                ; None                                                ; Q_Data[13]                    ; Q_Data_in[13]                   ; clock_8    ; clock    ; 0.415 ns                    ; 2.004 ns                  ; 0.745 ns                ;
; 1.259 ns                                ; None                                                ; Q_Data[14]                    ; Q_Data_in[14]                   ; clock_8    ; clock    ; 0.415 ns                    ; 2.004 ns                  ; 0.745 ns                ;
; 1.269 ns                                ; None                                                ; Q_Data[10]                    ; Q_Data_in[10]                   ; clock_8    ; clock    ; 0.415 ns                    ; 2.004 ns                  ; 0.735 ns                ;
; 1.924 ns                                ; 123.82 MHz ( period = 8.076 ns )                    ; cicint:cic_I|section_out9[3]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.723 ns                ;
; 2.010 ns                                ; 125.16 MHz ( period = 7.990 ns )                    ; cicint:cic_I|section_out9[3]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.637 ns                ;
; 2.046 ns                                ; 125.72 MHz ( period = 7.954 ns )                    ; cicint:cic_I|section_out9[5]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.601 ns                ;
; 2.052 ns                                ; 125.82 MHz ( period = 7.948 ns )                    ; cicint:cic_I|section_out9[0]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.595 ns                ;
; 2.096 ns                                ; 126.52 MHz ( period = 7.904 ns )                    ; cicint:cic_I|section_out9[3]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.551 ns                ;
; 2.107 ns                                ; 126.69 MHz ( period = 7.893 ns )                    ; cicint:cic_I|section_out9[1]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.540 ns                ;
; 2.132 ns                                ; 127.10 MHz ( period = 7.868 ns )                    ; cicint:cic_I|section_out9[5]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.515 ns                ;
; 2.138 ns                                ; 127.19 MHz ( period = 7.862 ns )                    ; cicint:cic_I|section_out9[0]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.509 ns                ;
; 2.141 ns                                ; 127.24 MHz ( period = 7.859 ns )                    ; cicint:cic_Q|section_out9[5]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.634 ns                ;
; 2.150 ns                                ; 127.39 MHz ( period = 7.850 ns )                    ; cicint:cic_Q|section_out9[0]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.625 ns                ;
; 2.182 ns                                ; 127.91 MHz ( period = 7.818 ns )                    ; cicint:cic_I|section_out9[3]  ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.465 ns                ;
; 2.193 ns                                ; 128.09 MHz ( period = 7.807 ns )                    ; cicint:cic_I|section_out9[1]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.454 ns                ;
; 2.196 ns                                ; 128.14 MHz ( period = 7.804 ns )                    ; cicint:cic_I|section_out9[2]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.451 ns                ;
; 2.209 ns                                ; 128.35 MHz ( period = 7.791 ns )                    ; cicint:cic_Q|section_out9[1]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.566 ns                ;
; 2.218 ns                                ; 128.50 MHz ( period = 7.782 ns )                    ; cicint:cic_I|section_out9[5]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.429 ns                ;
; 2.224 ns                                ; 128.60 MHz ( period = 7.776 ns )                    ; cicint:cic_I|section_out9[0]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.423 ns                ;
; 2.227 ns                                ; 128.65 MHz ( period = 7.773 ns )                    ; cicint:cic_Q|section_out9[5]  ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.548 ns                ;
; 2.233 ns                                ; 128.75 MHz ( period = 7.767 ns )                    ; cicint:cic_Q|cur_count[2]     ; cicint:cic_Q|section_out6[19]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.522 ns                ;
; 2.236 ns                                ; 128.80 MHz ( period = 7.764 ns )                    ; cicint:cic_Q|section_out9[0]  ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.539 ns                ;
; 2.260 ns                                ; 129.20 MHz ( period = 7.740 ns )                    ; cicint:cic_Q|cur_count[1]     ; cicint:cic_Q|section_out6[19]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.495 ns                ;
; 2.261 ns                                ; 129.22 MHz ( period = 7.739 ns )                    ; cicint:cic_I|section_out9[6]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.386 ns                ;
; 2.268 ns                                ; 129.33 MHz ( period = 7.732 ns )                    ; cicint:cic_I|section_out9[3]  ; cicint:cic_I|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.379 ns                ;
; 2.277 ns                                ; 129.48 MHz ( period = 7.723 ns )                    ; cicint:cic_Q|section_out10[2] ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.488 ns                ;
; 2.279 ns                                ; 129.52 MHz ( period = 7.721 ns )                    ; cicint:cic_I|section_out9[1]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.368 ns                ;
; 2.282 ns                                ; 129.57 MHz ( period = 7.718 ns )                    ; cicint:cic_I|section_out9[2]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.365 ns                ;
; 2.286 ns                                ; 129.63 MHz ( period = 7.714 ns )                    ; cicint:cic_Q|section_out9[2]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.489 ns                ;
; 2.294 ns                                ; 129.77 MHz ( period = 7.706 ns )                    ; cicint:cic_I|section_out10[2] ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.785 ns                  ; 7.491 ns                ;
; 2.295 ns                                ; 129.79 MHz ( period = 7.705 ns )                    ; cicint:cic_Q|section_out9[1]  ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.480 ns                ;
; 2.301 ns                                ; 129.89 MHz ( period = 7.699 ns )                    ; cicint:cic_I|section_out9[11] ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.636 ns                  ; 7.335 ns                ;
; 2.304 ns                                ; 129.94 MHz ( period = 7.696 ns )                    ; cicint:cic_Q|cur_count[9]     ; cicint:cic_Q|section_out6[19]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.451 ns                ;
; 2.304 ns                                ; 129.94 MHz ( period = 7.696 ns )                    ; cicint:cic_I|section_out9[5]  ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.343 ns                ;
; 2.310 ns                                ; 130.04 MHz ( period = 7.690 ns )                    ; cicint:cic_I|section_out9[0]  ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.337 ns                ;
; 2.313 ns                                ; 130.09 MHz ( period = 7.687 ns )                    ; cicint:cic_Q|section_out9[5]  ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.462 ns                ;
; 2.316 ns                                ; 130.14 MHz ( period = 7.684 ns )                    ; cicint:cic_Q|section_out9[3]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.459 ns                ;
; 2.319 ns                                ; 130.19 MHz ( period = 7.681 ns )                    ; cicint:cic_Q|cur_count[2]     ; cicint:cic_Q|section_out6[18]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.436 ns                ;
; 2.322 ns                                ; 130.24 MHz ( period = 7.678 ns )                    ; cicint:cic_Q|section_out9[0]  ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.453 ns                ;
; 2.325 ns                                ; 130.29 MHz ( period = 7.675 ns )                    ; cicint:cic_Q|cur_count[10]    ; cicint:cic_Q|section_out6[19]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.430 ns                ;
; 2.328 ns                                ; 130.34 MHz ( period = 7.672 ns )                    ; cicint:cic_I|section_out9[7]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.319 ns                ;
; 2.331 ns                                ; 130.40 MHz ( period = 7.669 ns )                    ; cicint:cic_Q|section_out9[10] ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.763 ns                  ; 7.432 ns                ;
; 2.346 ns                                ; 130.65 MHz ( period = 7.654 ns )                    ; cicint:cic_Q|cur_count[1]     ; cicint:cic_Q|section_out6[18]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.409 ns                ;
; 2.347 ns                                ; 130.67 MHz ( period = 7.653 ns )                    ; cicint:cic_I|section_out9[6]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.300 ns                ;
; 2.354 ns                                ; 130.79 MHz ( period = 7.646 ns )                    ; cicint:cic_I|section_out9[3]  ; cicint:cic_I|section_out10[54]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.293 ns                ;
; 2.363 ns                                ; 130.94 MHz ( period = 7.637 ns )                    ; cicint:cic_Q|section_out10[2] ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.402 ns                ;
; 2.365 ns                                ; 130.98 MHz ( period = 7.635 ns )                    ; cicint:cic_I|section_out9[1]  ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.282 ns                ;
; 2.368 ns                                ; 131.03 MHz ( period = 7.632 ns )                    ; cicint:cic_I|section_out9[2]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.279 ns                ;
; 2.371 ns                                ; 131.08 MHz ( period = 7.629 ns )                    ; cicint:cic_I|section_out9[4]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.276 ns                ;
; 2.372 ns                                ; 131.10 MHz ( period = 7.628 ns )                    ; cicint:cic_Q|section_out9[2]  ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.403 ns                ;
; 2.380 ns                                ; 131.23 MHz ( period = 7.620 ns )                    ; cicint:cic_I|section_out10[2] ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.785 ns                  ; 7.405 ns                ;
; 2.381 ns                                ; 131.25 MHz ( period = 7.619 ns )                    ; cicint:cic_Q|section_out9[1]  ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.394 ns                ;
; 2.387 ns                                ; 131.35 MHz ( period = 7.613 ns )                    ; cicint:cic_I|section_out9[11] ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.636 ns                  ; 7.249 ns                ;
; 2.390 ns                                ; 131.41 MHz ( period = 7.610 ns )                    ; cicint:cic_Q|cur_count[9]     ; cicint:cic_Q|section_out6[18]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.365 ns                ;
; 2.390 ns                                ; 131.41 MHz ( period = 7.610 ns )                    ; cicint:cic_I|section_out9[5]  ; cicint:cic_I|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.257 ns                ;
; 2.396 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; cicint:cic_I|section_out9[0]  ; cicint:cic_I|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.251 ns                ;
; 2.399 ns                                ; 131.56 MHz ( period = 7.601 ns )                    ; cicint:cic_Q|section_out9[5]  ; cicint:cic_Q|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.376 ns                ;
; 2.402 ns                                ; 131.61 MHz ( period = 7.598 ns )                    ; cicint:cic_Q|section_out9[3]  ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.373 ns                ;
; 2.406 ns                                ; 131.68 MHz ( period = 7.594 ns )                    ; cicint:cic_Q|section_out10[3] ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.359 ns                ;
; 2.408 ns                                ; 131.72 MHz ( period = 7.592 ns )                    ; cicint:cic_Q|section_out9[0]  ; cicint:cic_Q|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.367 ns                ;
; 2.411 ns                                ; 131.77 MHz ( period = 7.589 ns )                    ; cicint:cic_Q|cur_count[10]    ; cicint:cic_Q|section_out6[18]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.344 ns                ;
; 2.414 ns                                ; 131.82 MHz ( period = 7.586 ns )                    ; cicint:cic_I|section_out9[7]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.233 ns                ;
; 2.417 ns                                ; 131.87 MHz ( period = 7.583 ns )                    ; cicint:cic_Q|section_out9[10] ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.763 ns                  ; 7.346 ns                ;
; 2.429 ns                                ; 132.08 MHz ( period = 7.571 ns )                    ; cicint:cic_Q|section_out9[7]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.346 ns                ;
; 2.433 ns                                ; 132.15 MHz ( period = 7.567 ns )                    ; cicint:cic_I|section_out9[6]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.214 ns                ;
; 2.449 ns                                ; 132.43 MHz ( period = 7.551 ns )                    ; cicint:cic_Q|section_out10[2] ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.316 ns                ;
; 2.449 ns                                ; 132.43 MHz ( period = 7.551 ns )                    ; cicint:cic_Q|section_out10[0] ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.316 ns                ;
; 2.451 ns                                ; 132.47 MHz ( period = 7.549 ns )                    ; cicint:cic_I|section_out9[1]  ; cicint:cic_I|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.196 ns                ;
; 2.452 ns                                ; 132.49 MHz ( period = 7.548 ns )                    ; cicint:cic_I|section_out9[8]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.195 ns                ;
; 2.454 ns                                ; 132.52 MHz ( period = 7.546 ns )                    ; cicint:cic_I|section_out9[2]  ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.193 ns                ;
; 2.457 ns                                ; 132.57 MHz ( period = 7.543 ns )                    ; cicint:cic_I|section_out9[4]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.190 ns                ;
; 2.458 ns                                ; 132.59 MHz ( period = 7.542 ns )                    ; cicint:cic_Q|section_out9[2]  ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.317 ns                ;
; 2.466 ns                                ; 132.73 MHz ( period = 7.534 ns )                    ; cicint:cic_I|section_out10[2] ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.785 ns                  ; 7.319 ns                ;
; 2.467 ns                                ; 132.75 MHz ( period = 7.533 ns )                    ; cicint:cic_Q|section_out9[1]  ; cicint:cic_Q|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.308 ns                ;
; 2.467 ns                                ; 132.75 MHz ( period = 7.533 ns )                    ; cicint:cic_Q|section_out9[4]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.308 ns                ;
; 2.469 ns                                ; 132.78 MHz ( period = 7.531 ns )                    ; cicint:cic_I|section_out10[0] ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.785 ns                  ; 7.316 ns                ;
; 2.473 ns                                ; 132.86 MHz ( period = 7.527 ns )                    ; cicint:cic_I|section_out9[11] ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.636 ns                  ; 7.163 ns                ;
; 2.476 ns                                ; 132.91 MHz ( period = 7.524 ns )                    ; cicint:cic_I|section_out9[5]  ; cicint:cic_I|section_out10[54]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.171 ns                ;
; 2.482 ns                                ; 133.01 MHz ( period = 7.518 ns )                    ; cicint:cic_I|section_out9[0]  ; cicint:cic_I|section_out10[54]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.165 ns                ;
; 2.483 ns                                ; 133.03 MHz ( period = 7.517 ns )                    ; cicint:cic_Q|cur_count[2]     ; cicint:cic_I|section_out6[19]   ; clock      ; clock    ; 10.000 ns                   ; 10.263 ns                 ; 7.780 ns                ;
; 2.485 ns                                ; 133.07 MHz ( period = 7.515 ns )                    ; cicint:cic_Q|section_out9[5]  ; cicint:cic_Q|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.290 ns                ;
; 2.485 ns                                ; 133.07 MHz ( period = 7.515 ns )                    ; cicint:cic_Q|section_out10[1] ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.280 ns                ;
; 2.488 ns                                ; 133.12 MHz ( period = 7.512 ns )                    ; cicint:cic_Q|cur_count[7]     ; cicint:cic_Q|section_out6[19]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.267 ns                ;
; 2.488 ns                                ; 133.12 MHz ( period = 7.512 ns )                    ; cicint:cic_Q|section_out9[3]  ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.287 ns                ;
; 2.492 ns                                ; 133.19 MHz ( period = 7.508 ns )                    ; cicint:cic_Q|section_out10[3] ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.273 ns                ;
; 2.494 ns                                ; 133.23 MHz ( period = 7.506 ns )                    ; cicint:cic_Q|section_out9[0]  ; cicint:cic_Q|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.281 ns                ;
; 2.495 ns                                ; 133.24 MHz ( period = 7.505 ns )                    ; cicint:cic_I|section_out9[9]  ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.636 ns                  ; 7.141 ns                ;
; 2.500 ns                                ; 133.33 MHz ( period = 7.500 ns )                    ; cicint:cic_I|section_out9[7]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.147 ns                ;
; 2.500 ns                                ; 133.33 MHz ( period = 7.500 ns )                    ; cicint:cic_Q|section_out9[8]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.275 ns                ;
; 2.501 ns                                ; 133.35 MHz ( period = 7.499 ns )                    ; cicint:cic_I|section_out10[1] ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.785 ns                  ; 7.284 ns                ;
; 2.503 ns                                ; 133.39 MHz ( period = 7.497 ns )                    ; cicint:cic_Q|section_out9[10] ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.763 ns                  ; 7.260 ns                ;
; 2.509 ns                                ; 133.49 MHz ( period = 7.491 ns )                    ; cicint:cic_Q|cur_count[2]     ; cicint:cic_Q|section_out6[17]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.246 ns                ;
; 2.510 ns                                ; 133.51 MHz ( period = 7.490 ns )                    ; cicint:cic_Q|cur_count[1]     ; cicint:cic_I|section_out6[19]   ; clock      ; clock    ; 10.000 ns                   ; 10.263 ns                 ; 7.753 ns                ;
; 2.515 ns                                ; 133.60 MHz ( period = 7.485 ns )                    ; cicint:cic_Q|section_out9[7]  ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.260 ns                ;
; 2.519 ns                                ; 133.67 MHz ( period = 7.481 ns )                    ; cicint:cic_I|section_out9[6]  ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.128 ns                ;
; 2.535 ns                                ; 133.96 MHz ( period = 7.465 ns )                    ; cicint:cic_Q|section_out10[2] ; cicint:cic_Q|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.230 ns                ;
; 2.535 ns                                ; 133.96 MHz ( period = 7.465 ns )                    ; cicint:cic_Q|section_out10[0] ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.230 ns                ;
; 2.536 ns                                ; 133.98 MHz ( period = 7.464 ns )                    ; cicint:cic_Q|cur_count[1]     ; cicint:cic_Q|section_out6[17]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.219 ns                ;
; 2.537 ns                                ; 133.99 MHz ( period = 7.463 ns )                    ; cicint:cic_I|section_out9[1]  ; cicint:cic_I|section_out10[54]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.110 ns                ;
; 2.538 ns                                ; 134.01 MHz ( period = 7.462 ns )                    ; cicint:cic_I|section_out9[8]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.109 ns                ;
; 2.540 ns                                ; 134.05 MHz ( period = 7.460 ns )                    ; cicint:cic_I|section_out9[2]  ; cicint:cic_I|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.107 ns                ;
; 2.543 ns                                ; 134.10 MHz ( period = 7.457 ns )                    ; cicint:cic_I|section_out9[4]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.104 ns                ;
; 2.544 ns                                ; 134.12 MHz ( period = 7.456 ns )                    ; cicint:cic_Q|section_out9[2]  ; cicint:cic_Q|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.231 ns                ;
; 2.544 ns                                ; 134.12 MHz ( period = 7.456 ns )                    ; cicint:cic_I|section_out9[3]  ; cicint:cic_I|section_out10[53]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.103 ns                ;
; 2.552 ns                                ; 134.26 MHz ( period = 7.448 ns )                    ; cicint:cic_I|section_out10[2] ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.785 ns                  ; 7.233 ns                ;
; 2.553 ns                                ; 134.28 MHz ( period = 7.447 ns )                    ; cicint:cic_Q|section_out9[1]  ; cicint:cic_Q|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.222 ns                ;
; 2.553 ns                                ; 134.28 MHz ( period = 7.447 ns )                    ; cicint:cic_Q|section_out9[4]  ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.222 ns                ;
; 2.555 ns                                ; 134.32 MHz ( period = 7.445 ns )                    ; cicint:cic_I|section_out10[0] ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.785 ns                  ; 7.230 ns                ;
; 2.559 ns                                ; 134.39 MHz ( period = 7.441 ns )                    ; cicint:cic_I|section_out9[11] ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.636 ns                  ; 7.077 ns                ;
; 2.562 ns                                ; 134.44 MHz ( period = 7.438 ns )                    ; cicint:cic_Q|section_out9[9]  ; cicint:cic_Q|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.763 ns                  ; 7.201 ns                ;
; 2.569 ns                                ; 134.57 MHz ( period = 7.431 ns )                    ; cicint:cic_Q|cur_count[2]     ; cicint:cic_I|section_out6[18]   ; clock      ; clock    ; 10.000 ns                   ; 10.263 ns                 ; 7.694 ns                ;
; 2.571 ns                                ; 134.61 MHz ( period = 7.429 ns )                    ; cicint:cic_Q|section_out9[5]  ; cicint:cic_Q|section_out10[54]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.204 ns                ;
; 2.571 ns                                ; 134.61 MHz ( period = 7.429 ns )                    ; cicint:cic_Q|section_out10[1] ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.194 ns                ;
; 2.574 ns                                ; 134.66 MHz ( period = 7.426 ns )                    ; cicint:cic_Q|cur_count[7]     ; cicint:cic_Q|section_out6[18]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.181 ns                ;
; 2.574 ns                                ; 134.66 MHz ( period = 7.426 ns )                    ; cicint:cic_Q|section_out9[3]  ; cicint:cic_Q|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.201 ns                ;
; 2.578 ns                                ; 134.73 MHz ( period = 7.422 ns )                    ; cicint:cic_Q|section_out10[3] ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.187 ns                ;
; 2.580 ns                                ; 134.77 MHz ( period = 7.420 ns )                    ; cicint:cic_Q|cur_count[9]     ; cicint:cic_Q|section_out6[17]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.175 ns                ;
; 2.580 ns                                ; 134.77 MHz ( period = 7.420 ns )                    ; cicint:cic_Q|section_out9[0]  ; cicint:cic_Q|section_out10[54]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.195 ns                ;
; 2.581 ns                                ; 134.79 MHz ( period = 7.419 ns )                    ; cicint:cic_I|section_out9[9]  ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.636 ns                  ; 7.055 ns                ;
; 2.586 ns                                ; 134.88 MHz ( period = 7.414 ns )                    ; cicint:cic_I|section_out9[7]  ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.061 ns                ;
; 2.586 ns                                ; 134.88 MHz ( period = 7.414 ns )                    ; cicint:cic_Q|section_out9[8]  ; cicint:cic_Q|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.189 ns                ;
; 2.587 ns                                ; 134.90 MHz ( period = 7.413 ns )                    ; cicint:cic_I|section_out10[1] ; cicint:cic_I|section_out10[58]  ; clock      ; clock    ; 10.000 ns                   ; 9.785 ns                  ; 7.198 ns                ;
; 2.589 ns                                ; 134.93 MHz ( period = 7.411 ns )                    ; cicint:cic_Q|section_out9[10] ; cicint:cic_Q|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.763 ns                  ; 7.174 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; cicint:cic_Q|cur_count[2]     ; cicint:cic_Q|section_out6[16]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.160 ns                ;
; 2.596 ns                                ; 135.06 MHz ( period = 7.404 ns )                    ; cicint:cic_Q|cur_count[1]     ; cicint:cic_I|section_out6[18]   ; clock      ; clock    ; 10.000 ns                   ; 10.263 ns                 ; 7.667 ns                ;
; 2.601 ns                                ; 135.15 MHz ( period = 7.399 ns )                    ; cicint:cic_Q|cur_count[10]    ; cicint:cic_Q|section_out6[17]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.154 ns                ;
; 2.601 ns                                ; 135.15 MHz ( period = 7.399 ns )                    ; cicint:cic_Q|section_out9[7]  ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.174 ns                ;
; 2.603 ns                                ; 135.19 MHz ( period = 7.397 ns )                    ; cicint:cic_Q|cur_count[0]     ; cicint:cic_Q|section_out6[19]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.152 ns                ;
; 2.605 ns                                ; 135.23 MHz ( period = 7.395 ns )                    ; cicint:cic_I|section_out9[6]  ; cicint:cic_I|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.042 ns                ;
; 2.610 ns                                ; 135.32 MHz ( period = 7.390 ns )                    ; cicint:cic_Q|section_out8[1]  ; cicint:cic_Q|section_out9[49]   ; clock      ; clock    ; 10.000 ns                   ; 9.589 ns                  ; 6.979 ns                ;
; 2.614 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; cicint:cic_I|section_out9[10] ; cicint:cic_I|section_out10[59]  ; clock      ; clock    ; 10.000 ns                   ; 9.636 ns                  ; 7.022 ns                ;
; 2.621 ns                                ; 135.52 MHz ( period = 7.379 ns )                    ; cicint:cic_Q|section_out10[2] ; cicint:cic_Q|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.144 ns                ;
; 2.621 ns                                ; 135.52 MHz ( period = 7.379 ns )                    ; cicint:cic_Q|section_out10[0] ; cicint:cic_Q|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.765 ns                  ; 7.144 ns                ;
; 2.622 ns                                ; 135.54 MHz ( period = 7.378 ns )                    ; cicint:cic_Q|cur_count[1]     ; cicint:cic_Q|section_out6[16]   ; clock      ; clock    ; 10.000 ns                   ; 9.755 ns                  ; 7.133 ns                ;
; 2.624 ns                                ; 135.57 MHz ( period = 7.376 ns )                    ; cicint:cic_I|section_out9[8]  ; cicint:cic_I|section_out10[57]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.023 ns                ;
; 2.626 ns                                ; 135.61 MHz ( period = 7.374 ns )                    ; cicint:cic_I|section_out9[2]  ; cicint:cic_I|section_out10[54]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.021 ns                ;
; 2.629 ns                                ; 135.67 MHz ( period = 7.371 ns )                    ; cicint:cic_I|section_out9[4]  ; cicint:cic_I|section_out10[56]  ; clock      ; clock    ; 10.000 ns                   ; 9.647 ns                  ; 7.018 ns                ;
; 2.630 ns                                ; 135.69 MHz ( period = 7.370 ns )                    ; cicint:cic_Q|section_out9[2]  ; cicint:cic_Q|section_out10[55]  ; clock      ; clock    ; 10.000 ns                   ; 9.775 ns                  ; 7.145 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_8'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.614 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[1]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.515 ns                  ; 3.129 ns                ;
; -0.614 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[5]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.515 ns                  ; 3.129 ns                ;
; -0.614 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[6]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.515 ns                  ; 3.129 ns                ;
; -0.614 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[7]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.515 ns                  ; 3.129 ns                ;
; -0.614 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[11]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.515 ns                  ; 3.129 ns                ;
; -0.614 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[13]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.515 ns                  ; 3.129 ns                ;
; -0.614 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[15]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.515 ns                  ; 3.129 ns                ;
; -0.610 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[2]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.514 ns                  ; 3.124 ns                ;
; -0.455 ns                               ; None                                                ; PWM_clock                                                                                                                      ; byte_count[6]                                                                                                                                            ; clock      ; clock_8  ; 4.585 ns                    ; 2.525 ns                  ; 2.980 ns                ;
; -0.369 ns                               ; None                                                ; PWM_clock                                                                                                                      ; byte_count[5]                                                                                                                                            ; clock      ; clock_8  ; 4.585 ns                    ; 2.525 ns                  ; 2.894 ns                ;
; -0.283 ns                               ; None                                                ; PWM_clock                                                                                                                      ; byte_count[4]                                                                                                                                            ; clock      ; clock_8  ; 4.585 ns                    ; 2.525 ns                  ; 2.808 ns                ;
; -0.227 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[3]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.502 ns                  ; 2.729 ns                ;
; -0.227 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[5]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.502 ns                  ; 2.729 ns                ;
; -0.227 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[6]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.502 ns                  ; 2.729 ns                ;
; -0.227 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[8]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.502 ns                  ; 2.729 ns                ;
; -0.227 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[10]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.502 ns                  ; 2.729 ns                ;
; -0.227 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[12]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.502 ns                  ; 2.729 ns                ;
; -0.227 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[12]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.502 ns                  ; 2.729 ns                ;
; -0.227 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[14]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.502 ns                  ; 2.729 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[0]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[1]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[0]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[2]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[3]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[4]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[4]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[7]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[8]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[9]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[9]                                                                                                                                                 ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[10]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[11]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; I_PWM[13]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[14]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.215 ns                               ; None                                                ; PWM_clock                                                                                                                      ; Q_PWM[15]                                                                                                                                                ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 2.725 ns                ;
; -0.207 ns                               ; None                                                ; PWM_clock                                                                                                                      ; register[6]                                                                                                                                              ; clock      ; clock_8  ; 4.585 ns                    ; 2.509 ns                  ; 2.716 ns                ;
; -0.207 ns                               ; None                                                ; PWM_clock                                                                                                                      ; register[15]                                                                                                                                             ; clock      ; clock_8  ; 4.585 ns                    ; 2.509 ns                  ; 2.716 ns                ;
; -0.207 ns                               ; None                                                ; PWM_clock                                                                                                                      ; register[13]                                                                                                                                             ; clock      ; clock_8  ; 4.585 ns                    ; 2.509 ns                  ; 2.716 ns                ;
; -0.093 ns                               ; None                                                ; PWM_clock                                                                                                                      ; byte_count[3]                                                                                                                                            ; clock      ; clock_8  ; 4.585 ns                    ; 2.525 ns                  ; 2.618 ns                ;
; -0.007 ns                               ; None                                                ; PWM_clock                                                                                                                      ; byte_count[2]                                                                                                                                            ; clock      ; clock_8  ; 4.585 ns                    ; 2.525 ns                  ; 2.532 ns                ;
; 0.079 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[1]                                                                                                                                            ; clock      ; clock_8  ; 4.585 ns                    ; 2.525 ns                  ; 2.446 ns                ;
; 0.352 ns                                ; None                                                ; PWM_clock                                                                                                                      ; AD_state[2]                                                                                                                                              ; clock      ; clock_8  ; 4.585 ns                    ; 2.509 ns                  ; 2.157 ns                ;
; 0.556 ns                                ; None                                                ; PWM_clock                                                                                                                      ; byte_count[0]                                                                                                                                            ; clock      ; clock_8  ; 4.585 ns                    ; 2.525 ns                  ; 1.969 ns                ;
; 0.586 ns                                ; None                                                ; PWM_clock                                                                                                                      ; state_PWM[1]                                                                                                                                             ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 1.924 ns                ;
; 0.879 ns                                ; None                                                ; PWM_clock                                                                                                                      ; strobe                                                                                                                                                   ; clock      ; clock_8  ; 4.585 ns                    ; 2.509 ns                  ; 1.630 ns                ;
; 0.886 ns                                ; None                                                ; PWM_clock                                                                                                                      ; AD_state[1]                                                                                                                                              ; clock      ; clock_8  ; 4.585 ns                    ; 2.509 ns                  ; 1.623 ns                ;
; 0.920 ns                                ; None                                                ; PWM_clock                                                                                                                      ; AD_state[0]                                                                                                                                              ; clock      ; clock_8  ; 4.585 ns                    ; 2.509 ns                  ; 1.589 ns                ;
; 1.168 ns                                ; None                                                ; PWM_clock                                                                                                                      ; state_PWM[0]                                                                                                                                             ; clock      ; clock_8  ; 4.585 ns                    ; 2.510 ns                  ; 1.342 ns                ;
; 72.130 ns                               ; 63.53 MHz ( period = 15.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.731 ns                 ; 7.601 ns                ;
; 72.759 ns                               ; 69.05 MHz ( period = 14.482 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.723 ns                 ; 6.964 ns                ;
; 72.789 ns                               ; 69.34 MHz ( period = 14.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.731 ns                 ; 6.942 ns                ;
; 72.867 ns                               ; 70.10 MHz ( period = 14.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.701 ns                 ; 6.834 ns                ;
; 73.301 ns                               ; 74.64 MHz ( period = 13.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.702 ns                 ; 6.401 ns                ;
; 73.480 ns                               ; 76.69 MHz ( period = 13.040 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 6.248 ns                ;
; 73.526 ns                               ; 77.23 MHz ( period = 12.948 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.701 ns                 ; 6.175 ns                ;
; 73.566 ns                               ; 77.71 MHz ( period = 12.868 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 6.162 ns                ;
; 73.570 ns                               ; 77.76 MHz ( period = 12.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.699 ns                 ; 6.129 ns                ;
; 73.594 ns                               ; 78.05 MHz ( period = 12.812 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.705 ns                 ; 6.111 ns                ;
; 73.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 6.076 ns                ;
; 73.678 ns                               ; 79.09 MHz ( period = 12.644 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.697 ns                 ; 6.019 ns                ;
; 73.738 ns                               ; 79.85 MHz ( period = 12.524 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.990 ns                ;
; 73.824 ns                               ; 80.96 MHz ( period = 12.352 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.904 ns                ;
; 73.860 ns                               ; 81.43 MHz ( period = 12.280 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.731 ns                 ; 5.871 ns                ;
; 73.910 ns                               ; 82.10 MHz ( period = 12.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.818 ns                ;
; 73.975 ns                               ; 82.99 MHz ( period = 12.050 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.703 ns                 ; 5.728 ns                ;
; 73.996 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.732 ns                ;
; 74.186 ns                               ; 86.00 MHz ( period = 11.628 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.542 ns                ;
; 74.216 ns                               ; 86.45 MHz ( period = 11.568 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.715 ns                 ; 5.499 ns                ;
; 74.219 ns                               ; 86.49 MHz ( period = 11.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.729 ns                 ; 5.510 ns                ;
; 74.241 ns                               ; 86.82 MHz ( period = 11.518 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.707 ns                 ; 5.466 ns                ;
; 74.261 ns                               ; 87.12 MHz ( period = 11.478 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.699 ns                 ; 5.438 ns                ;
; 74.272 ns                               ; 87.29 MHz ( period = 11.456 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.456 ns                ;
; 74.306 ns                               ; 87.81 MHz ( period = 11.388 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.723 ns                 ; 5.417 ns                ;
; 74.314 ns                               ; 87.94 MHz ( period = 11.372 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.720 ns                 ; 5.406 ns                ;
; 74.358 ns                               ; 88.62 MHz ( period = 11.284 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.370 ns                ;
; 74.366 ns                               ; 88.75 MHz ( period = 11.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.698 ns                 ; 5.332 ns                ;
; 74.399 ns                               ; 89.27 MHz ( period = 11.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.699 ns                 ; 5.300 ns                ;
; 74.444 ns                               ; 89.99 MHz ( period = 11.112 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.284 ns                ;
; 74.530 ns                               ; 91.41 MHz ( period = 10.940 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.198 ns                ;
; 74.597 ns                               ; 92.54 MHz ( period = 10.806 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.701 ns                 ; 5.104 ns                ;
; 74.616 ns                               ; 92.87 MHz ( period = 10.768 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 5.112 ns                ;
; 74.654 ns                               ; 93.53 MHz ( period = 10.692 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.715 ns                 ; 5.061 ns                ;
; 74.666 ns                               ; 93.74 MHz ( period = 10.668 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.703 ns                 ; 5.037 ns                ;
; 74.687 ns                               ; 94.11 MHz ( period = 10.626 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.731 ns                 ; 5.044 ns                ;
; 74.751 ns                               ; 95.26 MHz ( period = 10.498 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.745 ns                 ; 4.994 ns                ;
; 74.878 ns                               ; 97.62 MHz ( period = 10.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.729 ns                 ; 4.851 ns                ;
; 74.894 ns                               ; 97.92 MHz ( period = 10.212 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.710 ns                 ; 4.816 ns                ;
; 74.932 ns                               ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.707 ns                 ; 4.775 ns                ;
; 74.992 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.726 ns                 ; 4.734 ns                ;
; 75.057 ns                               ; 101.15 MHz ( period = 9.886 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.698 ns                 ; 4.641 ns                ;
; 75.058 ns                               ; 101.17 MHz ( period = 9.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.699 ns                 ; 4.641 ns                ;
; 75.093 ns                               ; 101.90 MHz ( period = 9.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.728 ns                 ; 4.635 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.105 ns                               ; 102.15 MHz ( period = 9.790 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.756 ns                 ; 4.651 ns                ;
; 75.112 ns                               ; 102.29 MHz ( period = 9.776 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.736 ns                 ; 4.624 ns                ;
; 75.122 ns                               ; 102.50 MHz ( period = 9.756 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 4.619 ns                ;
; 75.142 ns                               ; 102.92 MHz ( period = 9.716 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.744 ns                 ; 4.602 ns                ;
; 75.337 ns                               ; 107.23 MHz ( period = 9.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.699 ns                 ; 4.362 ns                ;
; 75.344 ns                               ; 107.39 MHz ( period = 9.312 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.717 ns                 ; 4.373 ns                ;
; 75.371 ns                               ; 108.01 MHz ( period = 9.258 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.378 ns                ;
; 75.375 ns                               ; 108.11 MHz ( period = 9.250 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.748 ns                 ; 4.373 ns                ;
; 75.396 ns                               ; 108.60 MHz ( period = 9.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.733 ns                 ; 4.337 ns                ;
; 75.396 ns                               ; 108.60 MHz ( period = 9.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.747 ns                 ; 4.351 ns                ;
; 75.409 ns                               ; 108.91 MHz ( period = 9.182 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.334 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.511 ns                               ; 111.38 MHz ( period = 8.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.735 ns                 ; 4.224 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.541 ns                               ; 112.13 MHz ( period = 8.918 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.743 ns                 ; 4.202 ns                ;
; 75.550 ns                               ; 112.36 MHz ( period = 8.900 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.747 ns                 ; 4.197 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[8]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[2]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[3]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[11]                                                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[4]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[9]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[12]                                                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[7]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[1]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[10]                                                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[5]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[6]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.647 ns                               ; 114.86 MHz ( period = 8.706 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[0]                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.749 ns                 ; 4.102 ns                ;
; 75.742 ns                               ; 117.43 MHz ( period = 8.516 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.703 ns                 ; 3.961 ns                ;
; 75.813 ns                               ; 119.42 MHz ( period = 8.374 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.739 ns                 ; 3.926 ns                ;
; 75.856 ns                               ; 120.66 MHz ( period = 8.288 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; I_PWM_temp[12]                                                                                                                                           ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.741 ns                 ; 3.885 ns                ;
; 75.949 ns                               ; 123.43 MHz ( period = 8.102 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.729 ns                 ; 3.780 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 75.978 ns                               ; 124.32 MHz ( period = 8.044 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.751 ns                 ; 3.773 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.002 ns                               ; 125.06 MHz ( period = 7.996 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.761 ns                 ; 3.759 ns                ;
; 76.008 ns                               ; 125.25 MHz ( period = 7.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.707 ns                 ; 3.699 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.020 ns                               ; 125.63 MHz ( period = 7.960 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.764 ns                 ; 3.744 ns                ;
; 76.129 ns                               ; 129.17 MHz ( period = 7.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.699 ns                 ; 3.570 ns                ;
; 76.133 ns                               ; 129.30 MHz ( period = 7.734 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.698 ns                 ; 3.565 ns                ;
; 76.189 ns                               ; 131.20 MHz ( period = 7.622 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; Q_PWM_temp[0]                                                                                                                                            ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.707 ns                 ; 3.518 ns                ;
; 76.225 ns                               ; 132.45 MHz ( period = 7.550 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.737 ns                 ; 3.512 ns                ;
; 76.225 ns                               ; 132.45 MHz ( period = 7.550 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.737 ns                 ; 3.512 ns                ;
; 76.225 ns                               ; 132.45 MHz ( period = 7.550 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.737 ns                 ; 3.512 ns                ;
; 76.225 ns                               ; 132.45 MHz ( period = 7.550 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; clock_8    ; clock_8  ; 80.000 ns                   ; 79.737 ns                 ; 3.512 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 1.898 ns                                ; 161.19 MHz ( period = 6.204 ns )                    ; Rx_register[12]                                                                                               ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 5.000 ns                    ; 7.374 ns                  ; 5.476 ns                ;
; 1.961 ns                                ; 164.53 MHz ( period = 6.078 ns )                    ; Rx_register[14]                                                                                               ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 5.000 ns                    ; 7.374 ns                  ; 5.413 ns                ;
; 2.257 ns                                ; 182.28 MHz ( period = 5.486 ns )                    ; Rx_register[10]                                                                                               ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 5.000 ns                    ; 7.374 ns                  ; 5.117 ns                ;
; 2.311 ns                                ; 185.94 MHz ( period = 5.378 ns )                    ; Rx_register[11]                                                                                               ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 5.000 ns                    ; 7.374 ns                  ; 5.063 ns                ;
; 2.378 ns                                ; 190.69 MHz ( period = 5.244 ns )                    ; Rx_register[15]                                                                                               ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 5.000 ns                    ; 7.374 ns                  ; 4.996 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.745 ns                  ; 7.361 ns                ;
; 2.384 ns                                ; 131.30 MHz ( period = 7.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.381 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.745 ns                  ; 7.335 ns                ;
; 2.410 ns                                ; 131.75 MHz ( period = 7.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.355 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.754 ns                  ; 7.334 ns                ;
; 2.420 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.354 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.754 ns                  ; 7.308 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.328 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.745 ns                  ; 7.265 ns                ;
; 2.480 ns                                ; 132.98 MHz ( period = 7.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.285 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.767 ns                  ; 7.268 ns                ;
; 2.499 ns                                ; 133.32 MHz ( period = 7.501 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.288 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.754 ns                  ; 7.238 ns                ;
; 2.516 ns                                ; 133.62 MHz ( period = 7.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.258 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.767 ns                  ; 7.242 ns                ;
; 2.525 ns                                ; 133.78 MHz ( period = 7.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.262 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.767 ns                  ; 7.172 ns                ;
; 2.595 ns                                ; 135.04 MHz ( period = 7.405 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.787 ns                  ; 7.192 ns                ;
; 2.626 ns                                ; 210.61 MHz ( period = 4.748 ns )                    ; Rx_register[13]                                                                                               ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 5.000 ns                    ; 7.374 ns                  ; 4.748 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.745 ns                  ; 7.071 ns                ;
; 2.674 ns                                ; 136.50 MHz ( period = 7.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.765 ns                  ; 7.091 ns                ;
; 2.695 ns                                ; 216.92 MHz ( period = 4.610 ns )                    ; Rx_register[9]                                                                                                ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 5.000 ns                    ; 7.374 ns                  ; 4.679 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.754 ns                  ; 7.044 ns                ;
; 2.710 ns                                ; 137.17 MHz ( period = 7.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.774 ns                  ; 7.064 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.761 ns                  ; 6.998 ns                ;
; 2.763 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 7.018 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.775 ns                  ; 7.006 ns                ;
; 2.769 ns                                ; 138.29 MHz ( period = 7.231 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.795 ns                  ; 7.026 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; 2.789 ns                                ; 138.68 MHz ( period = 7.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.000 ns                   ; 9.781 ns                  ; 6.992 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; reset_count[0]                                                                                                                  ; reset_count[0]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_count[3]                                                                                                                  ; clock_count[3]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PWM_clock                                                                                                                       ; PWM_clock                                                                                                                                              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; data_flag                                                                                                                       ; data_flag                                                                                                                                              ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.823 ns                                ; cicint:cic_Q|output_register[15]                                                                                                ; cordic:rx_cordic|Qstage0[16]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.852 ns                   ; 1.675 ns                 ;
; 0.853 ns                                ; cicint:cic_I|cic_pipeline1[10]                                                                                                  ; cicint:cic_I|diff2[10]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.209 ns                   ; 1.062 ns                 ;
; 0.920 ns                                ; cicint:cic_Q|diff5[19]                                                                                                          ; cicint:cic_Q|cic_pipeline5[19]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.120 ns                   ; 1.040 ns                 ;
; 0.927 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.959 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.961 ns                 ;
; 0.983 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a4~portb_address_reg3 ; clock      ; clock    ; 0.000 ns                   ; 0.105 ns                   ; 1.088 ns                 ;
; 0.984 ns                                ; cicint:cic_Q|cic_pipeline4[17]                                                                                                  ; cicint:cic_Q|diff5[17]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.120 ns                   ; 1.104 ns                 ;
; 0.984 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a4~portb_address_reg2 ; clock      ; clock    ; 0.000 ns                   ; 0.105 ns                   ; 1.089 ns                 ;
; 0.987 ns                                ; cordic:rx_cordic|PHstage0[3]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[3]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 0.995 ns                 ;
; 0.992 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a4~portb_address_reg0 ; clock      ; clock    ; 0.000 ns                   ; 0.105 ns                   ; 1.097 ns                 ;
; 0.995 ns                                ; cicint:cic_Q|section_out10[55]                                                                                                  ; cicint:cic_Q|output_register[11]                                                                                                                       ; clock      ; clock    ; 0.000 ns                   ; 0.844 ns                   ; 1.839 ns                 ;
; 1.013 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                            ; cordic:rx_cordic|PHstage0[7]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; -0.016 ns                  ; 0.997 ns                 ;
; 1.033 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[17]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.018 ns                   ; 1.051 ns                 ;
; 1.038 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|Qout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.034 ns                   ; 1.072 ns                 ;
; 1.046 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[17]                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 1.059 ns                 ;
; 1.050 ns                                ; cicint:cic_I|section_out9[49]                                                                                                   ; cicint:cic_I|section_out9[49]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.052 ns                 ;
; 1.051 ns                                ; sync_frequency[31]                                                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.020 ns                   ; 1.071 ns                 ;
; 1.057 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.059 ns                 ;
; 1.057 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.059 ns                 ;
; 1.061 ns                                ; cicint:cic_Q|section_out10[48]                                                                                                  ; cicint:cic_Q|output_register[4]                                                                                                                        ; clock      ; clock    ; 0.000 ns                   ; -0.006 ns                  ; 1.055 ns                 ;
; 1.064 ns                                ; cordic:rx_cordic|PHstage0[8]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[8]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.010 ns                   ; 1.074 ns                 ;
; 1.064 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage7|Iout[17]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.016 ns                   ; 1.080 ns                 ;
; 1.067 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage4|Qout[17]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.016 ns                   ; 1.083 ns                 ;
; 1.068 ns                                ; cicint:cic_Q|cic_pipeline2[4]                                                                                                   ; cicint:cic_Q|diff3[4]                                                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 1.072 ns                 ;
; 1.072 ns                                ; cicint:cic_Q|cic_pipeline2[2]                                                                                                   ; cicint:cic_Q|diff3[2]                                                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 1.076 ns                 ;
; 1.073 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.076 ns                 ;
; 1.075 ns                                ; cicint:cic_I|cic_pipeline2[11]                                                                                                  ; cicint:cic_I|diff3[11]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 1.079 ns                 ;
; 1.075 ns                                ; cicint:cic_I|cic_pipeline2[12]                                                                                                  ; cicint:cic_I|diff3[12]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 1.079 ns                 ;
; 1.075 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[7]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.078 ns                 ;
; 1.077 ns                                ; cicint:cic_I|cic_pipeline2[10]                                                                                                  ; cicint:cic_I|diff3[10]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 1.081 ns                 ;
; 1.077 ns                                ; cicint:cic_Q|section_out9[49]                                                                                                   ; cicint:cic_Q|section_out9[49]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.079 ns                 ;
; 1.078 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.081 ns                 ;
; 1.078 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[4]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.081 ns                 ;
; 1.091 ns                                ; cicint:cic_Q|diff2[17]                                                                                                          ; cicint:cic_Q|cic_pipeline2[17]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.399 ns                   ; 1.490 ns                 ;
; 1.091 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[15]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[15]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.375 ns                   ; 1.466 ns                 ;
; 1.092 ns                                ; cicint:cic_Q|cic_pipeline1[10]                                                                                                  ; cicint:cic_Q|diff2[10]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; -0.003 ns                  ; 1.089 ns                 ;
; 1.093 ns                                ; cicint:cic_Q|cic_pipeline4[6]                                                                                                   ; cicint:cic_Q|diff5[6]                                                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.036 ns                  ; 1.057 ns                 ;
; 1.096 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[0]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[0]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.351 ns                   ; 1.447 ns                 ;
; 1.097 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[17]                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.008 ns                  ; 1.089 ns                 ;
; 1.098 ns                                ; cicint:cic_Q|cic_pipeline4[18]                                                                                                  ; cicint:cic_Q|diff5[18]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.120 ns                   ; 1.218 ns                 ;
; 1.104 ns                                ; cicint:cic_Q|cic_pipeline4[16]                                                                                                  ; cicint:cic_Q|diff5[16]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.120 ns                   ; 1.224 ns                 ;
; 1.104 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                            ; cordic:rx_cordic|PHstage0[9]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; -0.016 ns                  ; 1.088 ns                 ;
; 1.105 ns                                ; cicint:cic_Q|cic_pipeline4[10]                                                                                                  ; cicint:cic_Q|diff5[10]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.120 ns                   ; 1.225 ns                 ;
; 1.109 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                            ; cordic:rx_cordic|PHstage0[12]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; -0.016 ns                  ; 1.093 ns                 ;
; 1.112 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[6]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[6]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.351 ns                   ; 1.463 ns                 ;
; 1.120 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[7]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[7]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.326 ns                   ; 1.446 ns                 ;
; 1.121 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[4]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[4]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.351 ns                   ; 1.472 ns                 ;
; 1.123 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[1]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[1]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.125 ns                 ;
; 1.124 ns                                ; cordic:rx_cordic|PHstage0[12]                                                                                                   ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[12]                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.126 ns                 ;
; 1.125 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[1]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[1]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.351 ns                   ; 1.476 ns                 ;
; 1.127 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[5]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[5]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.351 ns                   ; 1.478 ns                 ;
; 1.128 ns                                ; cicint:cic_I|cic_pipeline2[16]                                                                                                  ; cicint:cic_I|diff3[16]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 1.132 ns                 ;
; 1.128 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[8]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[8]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.375 ns                   ; 1.503 ns                 ;
; 1.131 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[4]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.133 ns                 ;
; 1.133 ns                                ; cordic:rx_cordic|PHstage0[4]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[4]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.135 ns                 ;
; 1.133 ns                                ; cordic:rx_cordic|PHstage0[9]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[9]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.135 ns                 ;
; 1.133 ns                                ; cordic:rx_cordic|PHstage0[10]                                                                                                   ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[10]                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.135 ns                 ;
; 1.143 ns                                ; cordic:rx_cordic|PHstage0[13]                                                                                                   ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.145 ns                 ;
; 1.143 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[3]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[3]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.326 ns                   ; 1.469 ns                 ;
; 1.143 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[6]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[6]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.326 ns                   ; 1.469 ns                 ;
; 1.144 ns                                ; cicint:cic_I|input_register[1]                                                                                                  ; cicint:cic_I|diff1[1]                                                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; -0.183 ns                  ; 0.961 ns                 ;
; 1.144 ns                                ; cicint:cic_Q|cic_pipeline1[15]                                                                                                  ; cicint:cic_Q|diff2[15]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; 0.382 ns                   ; 1.526 ns                 ;
; 1.144 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[1]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.147 ns                 ;
; 1.145 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.148 ns                 ;
; 1.149 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[1]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[1]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.326 ns                   ; 1.475 ns                 ;
; 1.150 ns                                ; Q_PWM_accumulator[9]                                                                                                            ; Q_PWM_accumulator[9]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.152 ns                 ;
; 1.151 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[4]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[4]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.326 ns                   ; 1.477 ns                 ;
; 1.151 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[5]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[5]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.326 ns                   ; 1.477 ns                 ;
; 1.153 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Qout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[17]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.325 ns                   ; 1.478 ns                 ;
; 1.154 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[17]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.375 ns                   ; 1.529 ns                 ;
; 1.155 ns                                ; I_PWM_accumulator[9]                                                                                                            ; I_PWM_accumulator[9]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; cicint:cic_Q|section_out8[5]                                                                                                    ; cicint:cic_Q|section_out8[5]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; cicint:cic_Q|section_out7[1]                                                                                                    ; cicint:cic_Q|section_out7[1]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; cicint:cic_Q|section_out7[17]                                                                                                   ; cicint:cic_Q|section_out7[17]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; Q_PWM_accumulator[1]                                                                                                            ; Q_PWM_accumulator[1]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Q_PWM_accumulator[3]                                                                                                            ; Q_PWM_accumulator[3]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_I|section_out10[5]                                                                                                   ; cicint:cic_I|section_out10[5]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[5]                                                                                                   ; cicint:cic_Q|section_out10[5]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_I|section_out10[7]                                                                                                   ; cicint:cic_I|section_out10[7]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[7]                                                                                                   ; cicint:cic_Q|section_out10[7]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_I|section_out10[9]                                                                                                   ; cicint:cic_I|section_out10[9]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[9]                                                                                                   ; cicint:cic_Q|section_out10[9]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_I|section_out10[21]                                                                                                  ; cicint:cic_I|section_out10[21]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out10[21]                                                                                                  ; cicint:cic_Q|section_out10[21]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_I|section_out6[1]                                                                                                    ; cicint:cic_I|section_out6[1]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; cicint:cic_Q|section_out8[25]                                                                                                   ; cicint:cic_Q|section_out8[25]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; I_Data_in[13]                                                                                                                   ; I_PWM_accumulator[13]                                                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.157 ns                                ; cordic:rx_cordic|PHstage0[0]                                                                                                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[0]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.157 ns                                ; cordic:rx_cordic|PHstage0[11]                                                                                                   ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[11]                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.158 ns                                ; cicint:cic_I|section_out7[15]                                                                                                   ; cicint:cic_I|section_out7[15]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cicint:cic_Q|section_out7[15]                                                                                                   ; cicint:cic_Q|section_out7[15]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cicint:cic_Q|section_out9[41]                                                                                                   ; cicint:cic_Q|section_out9[41]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[0]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[0]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cicint:cic_I|section_out10[47]                                                                                                  ; cicint:cic_I|section_out10[47]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cicint:cic_Q|section_out10[47]                                                                                                  ; cicint:cic_Q|section_out10[47]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[17]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage2|Iout[17]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; -0.074 ns                  ; 1.084 ns                 ;
; 1.159 ns                                ; Q_PWM_accumulator[8]                                                                                                            ; Q_PWM_accumulator[8]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_I|section_out10[15]                                                                                                  ; cicint:cic_I|section_out10[15]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_Q|section_out10[15]                                                                                                  ; cicint:cic_Q|section_out10[15]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_Q|diff1[5]                                                                                                           ; cicint:cic_Q|cic_pipeline1[5]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_Q|diff4[10]                                                                                                          ; cicint:cic_Q|cic_pipeline4[10]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_I|section_out10[31]                                                                                                  ; cicint:cic_I|section_out10[31]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_Q|section_out10[30]                                                                                                  ; cicint:cic_Q|section_out10[30]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; cicint:cic_Q|section_out10[31]                                                                                                  ; cicint:cic_Q|section_out10[31]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; I_PWM_accumulator[1]                                                                                                            ; I_PWM_accumulator[1]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_I|section_out10[23]                                                                                                  ; cicint:cic_I|section_out10[23]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_Q|section_out10[23]                                                                                                  ; cicint:cic_Q|section_out10[23]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_I|diff2[10]                                                                                                          ; cicint:cic_I|cic_pipeline2[10]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_I|diff3[11]                                                                                                          ; cicint:cic_I|cic_pipeline3[11]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_I|diff1[13]                                                                                                          ; cicint:cic_I|cic_pipeline1[13]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[9]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[9]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_I|diff4[14]                                                                                                          ; cicint:cic_I|cic_pipeline4[14]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_Q|diff5[12]                                                                                                          ; cicint:cic_Q|cic_pipeline5[12]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_I|section_out10[39]                                                                                                  ; cicint:cic_I|section_out10[39]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; cicint:cic_Q|section_out10[39]                                                                                                  ; cicint:cic_Q|section_out10[39]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[5]                                                                                                            ; Q_PWM_accumulator[5]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[7]                                                                                                            ; Q_PWM_accumulator[7]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[15]                                                                                                           ; Q_PWM_accumulator[15]                                                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[3]                                                                                                            ; I_PWM_accumulator[3]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[5]                                                                                                            ; I_PWM_accumulator[5]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[7]                                                                                                            ; I_PWM_accumulator[7]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[15]                                                                                                           ; I_PWM_accumulator[15]                                                                                                                                  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_I|section_out10[11]                                                                                                  ; cicint:cic_I|section_out10[11]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[11]                                                                                                  ; cicint:cic_Q|section_out10[11]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_I|section_out10[13]                                                                                                  ; cicint:cic_I|section_out10[13]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[13]                                                                                                  ; cicint:cic_Q|section_out10[13]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|diff1[9]                                                                                                           ; cicint:cic_Q|cic_pipeline1[9]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_I|section_out10[25]                                                                                                  ; cicint:cic_I|section_out10[25]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[25]                                                                                                  ; cicint:cic_Q|section_out10[25]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_I|section_out10[27]                                                                                                  ; cicint:cic_I|section_out10[27]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[27]                                                                                                  ; cicint:cic_Q|section_out10[27]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[7]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[7]                                                                                                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_I|section_out10[29]                                                                                                  ; cicint:cic_I|section_out10[29]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[29]                                                                                                  ; cicint:cic_Q|section_out10[29]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|cic_pipeline2[16]                                                                                                  ; cicint:cic_Q|diff3[16]                                                                                                                                 ; clock      ; clock    ; 0.000 ns                   ; -0.018 ns                  ; 1.143 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[13]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[13]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[37]                                                                                                  ; cicint:cic_Q|section_out10[37]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_I|section_out10[41]                                                                                                  ; cicint:cic_I|section_out10[41]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[41]                                                                                                  ; cicint:cic_Q|section_out10[41]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_I|section_out10[43]                                                                                                  ; cicint:cic_I|section_out10[43]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_Q|section_out10[43]                                                                                                  ; cicint:cic_Q|section_out10[43]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; cicint:cic_I|output_register[9]                                                                                                 ; cordic:rx_cordic|Istage0[9]                                                                                                                            ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.162 ns                                ; cicint:cic_Q|diff2[0]                                                                                                           ; cicint:cic_Q|cic_pipeline2[0]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.164 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|section_out9[9]                                                                                                    ; cicint:cic_Q|section_out9[9]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|diff3[1]                                                                                                           ; cicint:cic_Q|cic_pipeline3[1]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|section_out8[13]                                                                                                   ; cicint:cic_Q|section_out8[13]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_I|diff4[2]                                                                                                           ; cicint:cic_I|cic_pipeline4[2]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|section_out8[21]                                                                                                   ; cicint:cic_Q|section_out8[21]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_I|section_out6[11]                                                                                                   ; cicint:cic_I|section_out6[11]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|section_out6[11]                                                                                                   ; cicint:cic_Q|section_out6[11]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_I|section_out8[39]                                                                                                   ; cicint:cic_I|section_out8[39]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; cicint:cic_Q|output_register[11]                                                                                                ; cordic:rx_cordic|Qstage0[11]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; reset_count[2]                                                                                                                  ; reset_count[2]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; I_PWM_accumulator[8]                                                                                                            ; I_PWM_accumulator[8]                                                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out9[2]                                                                                                    ; cicint:cic_I|section_out9[2]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out9[2]                                                                                                    ; cicint:cic_Q|section_out9[2]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out8[3]                                                                                                    ; cicint:cic_I|section_out8[3]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out8[3]                                                                                                    ; cicint:cic_Q|section_out8[3]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out8[5]                                                                                                    ; cicint:cic_I|section_out8[5]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out8[7]                                                                                                    ; cicint:cic_I|section_out8[7]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out10[14]                                                                                                  ; cicint:cic_I|section_out10[14]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out7[1]                                                                                                    ; cicint:cic_I|section_out7[1]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out8[9]                                                                                                    ; cicint:cic_Q|section_out8[9]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|diff1[0]                                                                                                           ; cicint:cic_Q|cic_pipeline1[0]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out10[14]                                                                                                  ; cicint:cic_Q|section_out10[14]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out8[11]                                                                                                   ; cicint:cic_Q|section_out8[11]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out6[3]                                                                                                    ; cicint:cic_I|section_out6[3]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out6[3]                                                                                                    ; cicint:cic_Q|section_out6[3]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out6[5]                                                                                                    ; cicint:cic_I|section_out6[5]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out6[5]                                                                                                    ; cicint:cic_Q|section_out6[5]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out10[30]                                                                                                  ; cicint:cic_I|section_out10[30]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out8[25]                                                                                                   ; cicint:cic_I|section_out8[25]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out8[27]                                                                                                   ; cicint:cic_I|section_out8[27]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out7[29]                                                                                                   ; cicint:cic_I|section_out7[29]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out7[29]                                                                                                   ; cicint:cic_Q|section_out7[29]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out10[48]                                                                                                  ; cicint:cic_I|section_out10[48]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out10[48]                                                                                                  ; cicint:cic_Q|section_out10[48]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_I|section_out10[59]                                                                                                  ; cicint:cic_I|section_out10[59]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cicint:cic_Q|section_out10[59]                                                                                                  ; cicint:cic_Q|section_out10[59]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[12]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[12]                                                                                                   ; clock      ; clock    ; 0.000 ns                   ; 0.375 ns                   ; 1.539 ns                 ;
; 1.164 ns                                ; reset_count[1]                                                                                                                  ; reset_count[1]                                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; cicint:cic_I|section_out10[0]                                                                                                   ; cicint:cic_I|section_out10[0]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_I|section_out9[0]                                                                                                    ; cicint:cic_I|section_out9[0]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out10[0]                                                                                                   ; cicint:cic_Q|section_out10[0]                                                                                                                          ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out9[0]                                                                                                    ; cicint:cic_Q|section_out9[0]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_I|section_out9[6]                                                                                                    ; cicint:cic_I|section_out9[6]                                                                                                                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_I|section_out10[16]                                                                                                  ; cicint:cic_I|section_out10[16]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; cicint:cic_Q|section_out10[16]                                                                                                  ; cicint:cic_Q|section_out10[16]                                                                                                                         ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock_8'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; fifo_enable                                                                                                    ; fifo_enable                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM[0]                                                                                                   ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM[1]                                                                                                   ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; have_sync                                                                                                      ; have_sync                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[2]                                                                                                    ; AD_state[2]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                    ; AD_state[3]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[0]                                                                                                    ; AD_state[0]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.734 ns                                ; Q_PWM_temp[6]                                                                                                  ; Q_PWM[6]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; I_PWM_temp[5]                                                                                                  ; I_PWM[5]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; I_PWM_temp[14]                                                                                                 ; I_PWM[14]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.739 ns                                ; I_PWM_temp[3]                                                                                                  ; I_PWM[3]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.742 ns                                ; Q_PWM_temp[1]                                                                                                  ; Q_PWM[1]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; Q_PWM_temp[5]                                                                                                  ; Q_PWM[5]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; Q_PWM_temp[7]                                                                                                  ; Q_PWM[7]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.744 ns                                ; Q_PWM_temp[13]                                                                                                 ; Q_PWM[13]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.761 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.785 ns                                ; AD_state[2]                                                                                                    ; register[6]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.787 ns                                ; AD_state[2]                                                                                                    ; register[15]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.789 ns                 ;
; 0.803 ns                                ; AD_state[0]                                                                                                    ; AD_state[3]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.805 ns                 ;
; 0.946 ns                                ; AD_state[3]                                                                                                    ; strobe                                                                                                                                                   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.948 ns                 ;
; 0.956 ns                                ; Q_PWM_temp[2]                                                                                                  ; Q_PWM[2]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.001 ns                   ; 0.957 ns                 ;
; 0.961 ns                                ; I_PWM_temp[6]                                                                                                  ; I_PWM[6]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.003 ns                   ; 0.964 ns                 ;
; 0.964 ns                                ; state_PWM[3]                                                                                                   ; state_PWM[2]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.966 ns                 ;
; 0.981 ns                                ; AD_state[1]                                                                                                    ; register[15]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.983 ns                 ;
; 0.983 ns                                ; AD_state[1]                                                                                                    ; register[6]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 0.985 ns                 ;
; 1.041 ns                                ; I_PWM_temp[15]                                                                                                 ; I_PWM[15]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.003 ns                  ; 1.038 ns                 ;
; 1.109 ns                                ; AD_state[0]                                                                                                    ; register[15]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.111 ns                 ;
; 1.132 ns                                ; AD_state[3]                                                                                                    ; AD_state[0]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.134 ns                 ;
; 1.138 ns                                ; AD_state[3]                                                                                                    ; AD_state[1]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.140 ns                 ;
; 1.140 ns                                ; AD_state[3]                                                                                                    ; AD_state[2]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.142 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.167 ns                                ; byte_count[5]                                                                                                  ; byte_count[5]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.177 ns                                ; byte_count[3]                                                                                                  ; byte_count[3]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; byte_count[0]                                                                                                  ; byte_count[0]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; loop_counter[1]                                                                                                ; loop_counter[1]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.189 ns                                ; loop_counter[3]                                                                                                ; loop_counter[3]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.190 ns                                ; AD_state[1]                                                                                                    ; AD_state[3]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; loop_counter[5]                                                                                                ; loop_counter[5]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.209 ns                                ; state_PWM[0]                                                                                                   ; state_PWM[1]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.211 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; AD_state[1]                                                                                                    ; AD_state[2]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.223 ns                                ; AD_state[1]                                                                                                    ; register[13]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.223 ns                                ; AD_state[2]                                                                                                    ; AD_state[3]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.225 ns                                ; byte_count[2]                                                                                                  ; byte_count[2]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; byte_count[4]                                                                                                  ; byte_count[4]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; byte_count[1]                                                                                                  ; byte_count[1]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.229 ns                                ; AD_state[0]                                                                                                    ; register[13]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; byte_count[6]                                                                                                  ; byte_count[6]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.234 ns                                ; AD_state[0]                                                                                                    ; register[6]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; loop_counter[0]                                                                                                ; loop_counter[0]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.245 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.249 ns                                ; loop_counter[2]                                                                                                ; loop_counter[2]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.251 ns                                ; loop_counter[4]                                                                                                ; loop_counter[4]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.254 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.256 ns                 ;
; 1.255 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; loop_counter[6]                                                                                                ; loop_counter[6]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.260 ns                                ; AD_state[2]                                                                                                    ; register[13]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.402 ns                                ; Q_PWM_temp[4]                                                                                                  ; Q_PWM[4]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.003 ns                  ; 1.399 ns                 ;
; 1.408 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.072 ns                   ; 1.480 ns                 ;
; 1.411 ns                                ; Q_PWM_temp[11]                                                                                                 ; Q_PWM[11]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.004 ns                  ; 1.407 ns                 ;
; 1.419 ns                                ; I_PWM_temp[13]                                                                                                 ; I_PWM[13]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.008 ns                  ; 1.411 ns                 ;
; 1.428 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.064 ns                   ; 1.492 ns                 ;
; 1.431 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.064 ns                   ; 1.495 ns                 ;
; 1.436 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.064 ns                   ; 1.500 ns                 ;
; 1.437 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.064 ns                   ; 1.501 ns                 ;
; 1.442 ns                                ; I_PWM_temp[7]                                                                                                  ; I_PWM[7]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.010 ns                   ; 1.452 ns                 ;
; 1.443 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.064 ns                   ; 1.507 ns                 ;
; 1.449 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[11]                                                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.472 ns                 ;
; 1.450 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.064 ns                   ; 1.514 ns                 ;
; 1.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.064 ns                   ; 1.518 ns                 ;
; 1.456 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[5]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.479 ns                 ;
; 1.457 ns                                ; Q_PWM_temp[0]                                                                                                  ; Q_PWM[0]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.003 ns                  ; 1.454 ns                 ;
; 1.459 ns                                ; Q_PWM_temp[3]                                                                                                  ; Q_PWM[3]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.003 ns                  ; 1.456 ns                 ;
; 1.461 ns                                ; I_PWM_temp[2]                                                                                                  ; I_PWM[2]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.009 ns                  ; 1.452 ns                 ;
; 1.463 ns                                ; I_PWM_temp[1]                                                                                                  ; I_PWM[1]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.009 ns                  ; 1.454 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[12]                                                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.493 ns                 ;
; 1.471 ns                                ; Q_PWM_temp[14]                                                                                                 ; Q_PWM[14]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.008 ns                  ; 1.463 ns                 ;
; 1.471 ns                                ; Q_PWM_temp[15]                                                                                                 ; Q_PWM[15]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.009 ns                  ; 1.462 ns                 ;
; 1.476 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[8]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.499 ns                 ;
; 1.478 ns                                ; I_PWM_temp[8]                                                                                                  ; I_PWM[8]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.008 ns                  ; 1.470 ns                 ;
; 1.478 ns                                ; I_PWM_temp[9]                                                                                                  ; I_PWM[9]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.008 ns                  ; 1.470 ns                 ;
; 1.487 ns                                ; I_PWM_temp[12]                                                                                                 ; I_PWM[12]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.016 ns                  ; 1.471 ns                 ;
; 1.488 ns                                ; Q_PWM_temp[10]                                                                                                 ; Q_PWM[10]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.019 ns                  ; 1.469 ns                 ;
; 1.490 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.492 ns                 ;
; 1.491 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[9]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.514 ns                 ;
; 1.492 ns                                ; Q_PWM_temp[12]                                                                                                 ; Q_PWM[12]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.019 ns                  ; 1.473 ns                 ;
; 1.507 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[1]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.530 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[3]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.531 ns                 ;
; 1.525 ns                                ; AD_state[0]                                                                                                    ; strobe                                                                                                                                                   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.526 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[6]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.549 ns                 ;
; 1.551 ns                                ; state_PWM[1]                                                                                                   ; state_PWM[0]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.553 ns                 ;
; 1.589 ns                                ; AD_state[0]                                                                                                    ; AD_state[1]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.591 ns                 ;
; 1.598 ns                                ; I_PWM_temp[0]                                                                                                  ; I_PWM[0]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.010 ns                   ; 1.608 ns                 ;
; 1.619 ns                                ; I_PWM_temp[4]                                                                                                  ; I_PWM[4]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.009 ns                  ; 1.610 ns                 ;
; 1.624 ns                                ; I_PWM_temp[11]                                                                                                 ; I_PWM[11]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.009 ns                  ; 1.615 ns                 ;
; 1.625 ns                                ; I_PWM_temp[10]                                                                                                 ; I_PWM[10]                                                                                                                                                ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.009 ns                  ; 1.616 ns                 ;
; 1.626 ns                                ; Q_PWM_temp[9]                                                                                                  ; Q_PWM[9]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.009 ns                  ; 1.617 ns                 ;
; 1.634 ns                                ; Q_PWM_temp[8]                                                                                                  ; Q_PWM[8]                                                                                                                                                 ; clock_8    ; clock_8  ; 0.000 ns                   ; -0.016 ns                  ; 1.618 ns                 ;
; 1.644 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[4]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.667 ns                 ;
; 1.646 ns                                ; byte_count[5]                                                                                                  ; byte_count[6]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.651 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[0]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.674 ns                 ;
; 1.653 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[10]                                                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.676 ns                 ;
; 1.655 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[7]                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.023 ns                   ; 1.678 ns                 ;
; 1.655 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.656 ns                                ; byte_count[0]                                                                                                  ; byte_count[1]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.668 ns                                ; loop_counter[3]                                                                                                ; loop_counter[4]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.670 ns                 ;
; 1.669 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.671 ns                                ; loop_counter[5]                                                                                                ; loop_counter[6]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.673 ns                 ;
; 1.674 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.674 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.677 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.679 ns                 ;
; 1.678 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.680 ns                 ;
; 1.705 ns                                ; byte_count[2]                                                                                                  ; byte_count[3]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; byte_count[4]                                                                                                  ; byte_count[5]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; byte_count[1]                                                                                                  ; byte_count[2]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.711 ns                                ; loop_counter[0]                                                                                                ; loop_counter[1]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.719 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.719 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.724 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.729 ns                                ; loop_counter[2]                                                                                                ; loop_counter[3]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.731 ns                                ; loop_counter[4]                                                                                                ; loop_counter[5]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.733 ns                 ;
; 1.732 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.734 ns                 ;
; 1.733 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.741 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.742 ns                                ; byte_count[0]                                                                                                  ; byte_count[2]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.745 ns                                ; state_PWM[0]                                                                                                   ; byte_count[1]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.017 ns                   ; 1.762 ns                 ;
; 1.745 ns                                ; state_PWM[0]                                                                                                   ; byte_count[0]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.017 ns                   ; 1.762 ns                 ;
; 1.745 ns                                ; state_PWM[0]                                                                                                   ; byte_count[3]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.017 ns                   ; 1.762 ns                 ;
; 1.745 ns                                ; state_PWM[0]                                                                                                   ; byte_count[2]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.017 ns                   ; 1.762 ns                 ;
; 1.745 ns                                ; state_PWM[0]                                                                                                   ; byte_count[4]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.017 ns                   ; 1.762 ns                 ;
; 1.745 ns                                ; state_PWM[0]                                                                                                   ; byte_count[5]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.017 ns                   ; 1.762 ns                 ;
; 1.745 ns                                ; state_PWM[0]                                                                                                   ; byte_count[6]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.017 ns                   ; 1.762 ns                 ;
; 1.754 ns                                ; state_PWM[2]                                                                                                   ; fifo_enable                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.756 ns                 ;
; 1.754 ns                                ; loop_counter[3]                                                                                                ; loop_counter[5]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.756 ns                 ;
; 1.755 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.757 ns                 ;
; 1.756 ns                                ; AD_state[1]                                                                                                    ; AD_state[1]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.758 ns                 ;
; 1.760 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.760 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.763 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.765 ns                 ;
; 1.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.766 ns                 ;
; 1.766 ns                                ; byte_count[3]                                                                                                  ; byte_count[4]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.771 ns                                ; loop_counter[1]                                                                                                ; loop_counter[2]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.773 ns                 ;
; 1.776 ns                                ; AD_state[2]                                                                                                    ; AD_state[0]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.778 ns                 ;
; 1.780 ns                                ; AD_state[2]                                                                                                    ; AD_state[1]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.782 ns                 ;
; 1.791 ns                                ; byte_count[4]                                                                                                  ; byte_count[6]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.792 ns                                ; byte_count[1]                                                                                                  ; byte_count[3]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.800 ns                                ; AD_state[0]                                                                                                    ; AD_state[2]                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.802 ns                 ;
; 1.804 ns                                ; state_PWM[2]                                                                                                   ; state_PWM[3]                                                                                                                                             ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.806 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.807 ns                 ;
; 1.810 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.812 ns                 ;
; 1.812 ns                                ; AD_state[2]                                                                                                    ; strobe                                                                                                                                                   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.814 ns                 ;
; 1.815 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.072 ns                   ; 1.887 ns                 ;
; 1.815 ns                                ; loop_counter[2]                                                                                                ; loop_counter[4]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.817 ns                                ; loop_counter[4]                                                                                                ; loop_counter[6]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.819 ns                 ;
; 1.818 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.820 ns                 ;
; 1.821 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.072 ns                   ; 1.893 ns                 ;
; 1.823 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.072 ns                   ; 1.895 ns                 ;
; 1.823 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.077 ns                   ; 1.900 ns                 ;
; 1.824 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.072 ns                   ; 1.896 ns                 ;
; 1.827 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.828 ns                                ; byte_count[0]                                                                                                  ; byte_count[3]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.828 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.830 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.056 ns                   ; 1.886 ns                 ;
; 1.833 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.077 ns                   ; 1.910 ns                 ;
; 1.835 ns                                ; state_PWM[3]                                                                                                   ; fifo_enable                                                                                                                                              ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.837 ns                 ;
; 1.837 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.085 ns                   ; 1.922 ns                 ;
; 1.839 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.085 ns                   ; 1.924 ns                 ;
; 1.840 ns                                ; loop_counter[3]                                                                                                ; loop_counter[6]                                                                                                                                          ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.842 ns                 ;
; 1.842 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.056 ns                   ; 1.898 ns                 ;
; 1.844 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.926 ns                 ;
; 1.846 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.848 ns                 ;
; 1.846 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.056 ns                   ; 1.902 ns                 ;
; 1.847 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.077 ns                   ; 1.924 ns                 ;
; 1.848 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.056 ns                   ; 1.904 ns                 ;
; 1.849 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.851 ns                 ;
; 1.850 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.072 ns                   ; 1.922 ns                 ;
; 1.850 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.082 ns                   ; 1.932 ns                 ;
; 1.850 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.077 ns                   ; 1.927 ns                 ;
; 1.850 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.852 ns                 ;
; 1.852 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.072 ns                   ; 1.924 ns                 ;
; 1.852 ns                                ; byte_count[3]                                                                                                  ; byte_count[5]                                                                                                                                            ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.002 ns                   ; 1.854 ns                 ;
; 1.856 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; clock_8    ; clock_8  ; 0.000 ns                   ; 0.085 ns                   ; 1.941 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                            ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; led0                                                                                                                            ; led0                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; freq.000                                                                                                                        ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                            ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                       ; SLOE~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                       ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                   ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                     ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.753 ns                                ; freq.001                                                                                                                        ; led0                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|rdptr_g[11]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.757 ns                                ; freq.001                                                                                                                        ; freq.010                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.762 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.804 ns                                ; state_FX[3]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.806 ns                 ;
; 0.811 ns                                ; state_FX[1]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.813 ns                 ;
; 0.929 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.931 ns                                ; freq.000                                                                                                                        ; freq.001                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.955 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.957 ns                 ;
; 0.981 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[6]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 0.984 ns                 ;
; 1.029 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.091 ns                 ;
; 1.035 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.097 ns                 ;
; 1.052 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.114 ns                 ;
; 1.068 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|previous_wrfull                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.070 ns                 ;
; 1.073 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[11]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.076 ns                 ;
; 1.084 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[11]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.087 ns                 ;
; 1.093 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[8]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.095 ns                 ;
; 1.094 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.096 ns                 ;
; 1.094 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[4]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.096 ns                 ;
; 1.094 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.096 ns                 ;
; 1.097 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.099 ns                 ;
; 1.100 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.102 ns                 ;
; 1.102 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[2]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.104 ns                 ;
; 1.103 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.105 ns                 ;
; 1.117 ns                                ; freq.011                                                                                                                        ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.119 ns                 ;
; 1.117 ns                                ; state_FX[2]                                                                                                                     ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.119 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.153 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.155 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.165 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.177 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.198 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.199 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.204 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.221 ns                                ; freq.010                                                                                                                        ; freq.011                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.224 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; state_FX[0]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.229 ns                                ; state_FX[0]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[5]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.231 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|previous_wrfull                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.258 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.260 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.261 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.268 ns                                ; state_FX[2]                                                                                                                     ; SLOE~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.270 ns                 ;
; 1.270 ns                                ; state_FX[2]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.272 ns                 ;
; 1.273 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.275 ns                 ;
; 1.273 ns                                ; state_FX[2]                                                                                                                     ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.275 ns                 ;
; 1.275 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[4]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.277 ns                 ;
; 1.276 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[11]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.278 ns                 ;
; 1.277 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[5]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.279 ns                 ;
; 1.379 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.485 ns                 ;
; 1.380 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.486 ns                 ;
; 1.386 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.492 ns                 ;
; 1.396 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.502 ns                 ;
; 1.409 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.515 ns                 ;
; 1.411 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.517 ns                 ;
; 1.412 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.474 ns                 ;
; 1.412 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.413 ns                 ;
; 1.418 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.480 ns                 ;
; 1.419 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.481 ns                 ;
; 1.420 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.106 ns                   ; 1.526 ns                 ;
; 1.430 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.057 ns                   ; 1.487 ns                 ;
; 1.433 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.495 ns                 ;
; 1.438 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.500 ns                 ;
; 1.442 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.067 ns                   ; 1.509 ns                 ;
; 1.449 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.057 ns                   ; 1.506 ns                 ;
; 1.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[1]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.452 ns                 ;
; 1.457 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.057 ns                   ; 1.514 ns                 ;
; 1.460 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.057 ns                   ; 1.517 ns                 ;
; 1.463 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|previous_wrfull                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.468 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.468 ns                 ;
; 1.472 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.473 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[0]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.471 ns                 ;
; 1.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[2]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.473 ns                 ;
; 1.478 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.049 ns                   ; 1.527 ns                 ;
; 1.483 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.485 ns                 ;
; 1.483 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.485 ns                 ;
; 1.483 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.485 ns                 ;
; 1.486 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.049 ns                   ; 1.535 ns                 ;
; 1.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.067 ns                   ; 1.556 ns                 ;
; 1.495 ns                                ; SLWR~reg0                                                                                                                       ; SLWR~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.497 ns                 ;
; 1.506 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|previous_wrfull                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.508 ns                                ; state_FX[0]                                                                                                                     ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.509 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[11]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.512 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.524 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.524 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.529 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.530 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[8]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.530 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.531 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.531 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.544 ns                                ; state_FX[2]                                                                                                                     ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.546 ns                 ;
; 1.567 ns                                ; state_FX[2]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.569 ns                 ;
; 1.569 ns                                ; state_FX[1]                                                                                                                     ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.571 ns                 ;
; 1.569 ns                                ; state_FX[1]                                                                                                                     ; FIFO_ADR[1]~reg0                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.571 ns                 ;
; 1.586 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.588 ns                 ;
; 1.593 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[10]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.594 ns                 ;
; 1.615 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.616 ns                 ;
; 1.619 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.617 ns                 ;
; 1.621 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.619 ns                 ;
; 1.621 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[8]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.002 ns                  ; 1.619 ns                 ;
; 1.637 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.650 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|rdptr_g[3]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.012 ns                  ; 1.638 ns                 ;
; 1.651 ns                                ; freq.001                                                                                                                        ; freq.000                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.655 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.669 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.669 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.671 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[5]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.673 ns                 ;
; 1.672 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.674 ns                 ;
; 1.672 ns                                ; state_FX[3]                                                                                                                     ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.674 ns                 ;
; 1.674 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.674 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.677 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.679 ns                 ;
; 1.678 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.680 ns                 ;
; 1.678 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.680 ns                 ;
; 1.678 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.680 ns                 ;
; 1.682 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.684 ns                 ;
; 1.683 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.685 ns                 ;
; 1.686 ns                                ; state_FX[3]                                                                                                                     ; SLWR~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.688 ns                 ;
; 1.697 ns                                ; state_FX[2]                                                                                                                     ; FIFO_ADR[1]~reg0                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.719 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.719 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.719 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.723 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.724 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.832 ns                 ;
; 1.728 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.836 ns                 ;
; 1.728 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.732 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.734 ns                 ;
; 1.737 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.741 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.747 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.855 ns                 ;
; 1.749 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.857 ns                 ;
; 1.755 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.757 ns                 ;
; 1.758 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|previous_wrfull                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.758 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.760 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.760 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.763 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.765 ns                 ;
; 1.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.766 ns                 ;
; 1.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.766 ns                 ;
; 1.764 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.766 ns                 ;
; 1.769 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.771 ns                 ;
; 1.771 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.879 ns                 ;
; 1.777 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|ram_block5a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.062 ns                   ; 1.839 ns                 ;
; 1.785 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.893 ns                 ;
; 1.791 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[3]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To              ; To Clock ;
+-------+--------------+------------+------------+-----------------+----------+
; N/A   ; None         ; 6.476 ns   ; FLAGC      ; SLWR~reg0       ; IFCLK    ;
; N/A   ; None         ; 6.224 ns   ; FLAGA      ; SLOE~reg0       ; IFCLK    ;
; N/A   ; None         ; 6.192 ns   ; FLAGA      ; state_FX[0]     ; IFCLK    ;
; N/A   ; None         ; 6.174 ns   ; FLAGC      ; state_FX[0]     ; IFCLK    ;
; N/A   ; None         ; 5.744 ns   ; FLAGC      ; state_FX[1]     ; IFCLK    ;
; N/A   ; None         ; 5.619 ns   ; FX2_FD[12] ; Rx_register[4]  ; IFCLK    ;
; N/A   ; None         ; 5.616 ns   ; FX2_FD[15] ; Rx_register[7]  ; IFCLK    ;
; N/A   ; None         ; 5.581 ns   ; FX2_FD[10] ; Rx_register[2]  ; IFCLK    ;
; N/A   ; None         ; 5.577 ns   ; FX2_FD[9]  ; Rx_register[1]  ; IFCLK    ;
; N/A   ; None         ; 5.571 ns   ; FX2_FD[11] ; Rx_register[3]  ; IFCLK    ;
; N/A   ; None         ; 5.492 ns   ; FLAGC      ; Tx_read_clock   ; IFCLK    ;
; N/A   ; None         ; 5.490 ns   ; FX2_FD[13] ; Rx_register[5]  ; IFCLK    ;
; N/A   ; None         ; 5.425 ns   ; FX2_FD[14] ; Rx_register[6]  ; IFCLK    ;
; N/A   ; None         ; 5.301 ns   ; FLAGA      ; state_FX[2]     ; IFCLK    ;
; N/A   ; None         ; 5.233 ns   ; FX2_FD[8]  ; Rx_register[0]  ; IFCLK    ;
; N/A   ; None         ; 5.024 ns   ; FX2_FD[4]  ; Rx_register[12] ; IFCLK    ;
; N/A   ; None         ; 4.986 ns   ; FX2_FD[5]  ; Rx_register[13] ; IFCLK    ;
; N/A   ; None         ; 4.964 ns   ; FX2_FD[0]  ; Rx_register[8]  ; IFCLK    ;
; N/A   ; None         ; 4.888 ns   ; FX2_FD[3]  ; Rx_register[11] ; IFCLK    ;
; N/A   ; None         ; 4.862 ns   ; FX2_FD[6]  ; Rx_register[14] ; IFCLK    ;
; N/A   ; None         ; 4.852 ns   ; FX2_FD[2]  ; Rx_register[10] ; IFCLK    ;
; N/A   ; None         ; 4.833 ns   ; FX2_FD[1]  ; Rx_register[9]  ; IFCLK    ;
; N/A   ; None         ; 4.782 ns   ; FLAGC      ; SLEN            ; IFCLK    ;
; N/A   ; None         ; 4.654 ns   ; FX2_FD[7]  ; Rx_register[15] ; IFCLK    ;
+-------+--------------+------------+------------+-----------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 15.196 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 15.170 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 15.100 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                   ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.906 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.714 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.697 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.525 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.367 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.273 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.197 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.189 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                   ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.162 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.135 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 14.051 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                   ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.999 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.783 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.771 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.747 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[6]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.732 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.644 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                    ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.483 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[9]   ; FX2_FD[1]   ; IFCLK      ;
; N/A                                     ; None                                                ; 13.482 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.481 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[8]   ; FX2_FD[0]   ; IFCLK      ;
; N/A                                     ; None                                                ; 13.446 ns  ; have_sync                                                                                                                       ; DEBUG_LED0  ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.176 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[0]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.133 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 13.053 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[0]   ; FX2_FD[8]   ; IFCLK      ;
; N/A                                     ; None                                                ; 12.936 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.933 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.908 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.793 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.790 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.771 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.768 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.738 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; FPGA_GPIO7  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.731 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.716 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.684 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[5]   ; FX2_FD[13]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.659 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.656 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.604 ns  ; state_PWM[1]                                                                                                                    ; FPGA_GPIO6  ; clock      ;
; N/A                                     ; None                                                ; 12.588 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.573 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.566 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.551 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.511 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 12.483 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.480 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.454 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.439 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.429 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[6]   ; FX2_FD[14]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.397 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.394 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.393 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.390 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.381 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.378 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.368 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 12.359 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.356 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.352 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.346 ns  ; state_PWM[0]                                                                                                                    ; FPGA_GPIO4  ; clock      ;
; N/A                                     ; None                                                ; 12.346 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 12.310 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.307 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.304 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[7]   ; FX2_FD[15]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.302 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.300 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 12.299 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.278 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.274 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[1]   ; FX2_FD[9]   ; IFCLK      ;
; N/A                                     ; None                                                ; 12.263 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.250 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.247 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.234 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 12.224 ns  ; state_PWM[3]                                                                                                                    ; FPGA_GPIO10 ; clock      ;
; N/A                                     ; None                                                ; 12.216 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[6]      ; clock      ;
; N/A                                     ; None                                                ; 12.211 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[9]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.209 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.208 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[9]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.198 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[4]   ; FX2_FD[12]  ; IFCLK      ;
; N/A                                     ; None                                                ; 12.192 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.188 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.187 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.177 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.176 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.175 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[4]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.173 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.172 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[4]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.163 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[5]      ; clock      ;
; N/A                                     ; None                                                ; 12.161 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.157 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 12.154 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.139 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.137 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[4]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.135 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 12.134 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[4]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.125 ns  ; led0                                                                                                                            ; FPGA_GPIO11 ; IFCLK      ;
; N/A                                     ; None                                                ; 12.105 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.101 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[5]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.098 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[5]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.097 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.090 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[11]  ; FX2_FD[3]   ; IFCLK      ;
; N/A                                     ; None                                                ; 12.090 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.082 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.075 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 12.073 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[6]      ; clock      ;
; N/A                                     ; None                                                ; 12.072 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[12]  ; FX2_FD[4]   ; IFCLK      ;
; N/A                                     ; None                                                ; 12.071 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[9]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 12.068 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[9]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.058 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 12.051 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[6]      ; clock      ;
; N/A                                     ; None                                                ; 12.045 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 12.040 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[14]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 12.030 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 12.023 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 12.020 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[8]                                                                            ; DAC[5]      ; clock      ;
; N/A                                     ; None                                                ; 12.006 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[9]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.998 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.997 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[4]      ; clock      ;
; N/A                                     ; None                                                ; 11.991 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[9]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.985 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[10]                                                                           ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.982 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[10]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.972 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.970 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[4]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.968 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.961 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[12]                                                                           ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.958 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[12]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.956 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.955 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[4]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.939 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.934 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.932 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[4]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.927 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[11]                                                                           ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.924 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[11]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.920 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.917 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[4]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.902 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[13]                                                                           ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.899 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[13]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.899 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.896 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[5]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.894 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[16]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.886 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.885 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.881 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[5]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.877 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.867 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[7]                                                                            ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.866 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[9]                                                                            ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.864 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[7]                                                                            ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.862 ns  ; fifo_enable                                                                                                                     ; FPGA_GPIO3  ; clock      ;
; N/A                                     ; None                                                ; 11.851 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[9]                                                                            ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.847 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.838 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[14]                                                                           ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.833 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[11]                                                                           ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.832 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[4]      ; clock      ;
; N/A                                     ; None                                                ; 11.830 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[11]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.825 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.823 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[14]                                                                           ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.813 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.809 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.797 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.786 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[9]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.780 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[10]                                                                           ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.779 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[10]  ; FX2_FD[2]   ; IFCLK      ;
; N/A                                     ; None                                                ; 11.775 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.773 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_297:rdfull_reg|dffpipe_s98:dffpipe7|dffe8a[0] ; FPGA_GPIO9  ; clock      ;
; N/A                                     ; None                                                ; 11.766 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[14]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.765 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[10]                                                                           ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.763 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.761 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.757 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.756 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[12]                                                                           ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.755 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[6]                                                                            ; DAC[3]      ; clock      ;
; N/A                                     ; None                                                ; 11.755 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[1]                                                                            ; DAC[2]      ; clock      ;
; N/A                                     ; None                                                ; 11.750 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[4]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.746 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[13]  ; FX2_FD[5]   ; IFCLK      ;
; N/A                                     ; None                                                ; 11.745 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[7]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.741 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[12]                                                                           ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.726 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.723 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.722 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[11]                                                                           ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.720 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                            ; DAC[4]      ; clock      ;
; N/A                                     ; None                                                ; 11.719 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[12]                                                                           ; DAC[10]     ; clock      ;
; N/A                                     ; None                                                ; 11.718 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.716 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[12]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.715 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[14]  ; FX2_FD[6]   ; IFCLK      ;
; N/A                                     ; None                                                ; 11.712 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[4]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.710 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[5]                                                                            ; DAC[5]      ; clock      ;
; N/A                                     ; None                                                ; 11.707 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[11]                                                                           ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.697 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[13]                                                                           ; DAC[12]     ; clock      ;
; N/A                                     ; None                                                ; 11.686 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[15]                                                                           ; DAC[13]     ; clock      ;
; N/A                                     ; None                                                ; 11.682 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[13]                                                                           ; DAC[11]     ; clock      ;
; N/A                                     ; None                                                ; 11.681 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4|q_a[15]  ; FX2_FD[7]   ; IFCLK      ;
; N/A                                     ; None                                                ; 11.677 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                            ; DAC[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.676 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[5]                                                                            ; DAC[9]      ; clock      ;
; N/A                                     ; None                                                ; 11.674 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[3]                                                                            ; DAC[7]      ; clock      ;
; N/A                                     ; None                                                ; 11.673 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[6]                                                                            ; DAC[6]      ; clock      ;
; N/A                                     ; None                                                ; 11.666 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[8]                                                                            ; DAC[8]      ; clock      ;
; N/A                                     ; None                                                ; 11.666 ns  ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[2]                                                                            ; DAC[7]      ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                 ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To         ;
+-------+-------------------+-----------------+-------+------------+
; N/A   ; None              ; 11.538 ns       ; FLAGA ; DEBUG_LED3 ;
; N/A   ; None              ; 10.443 ns       ; FLAGC ; DEBUG_LED1 ;
+-------+-------------------+-----------------+-------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To              ; To Clock ;
+---------------+-------------+-----------+------------+-----------------+----------+
; N/A           ; None        ; -4.388 ns ; FX2_FD[7]  ; Rx_register[15] ; IFCLK    ;
; N/A           ; None        ; -4.516 ns ; FLAGC      ; SLEN            ; IFCLK    ;
; N/A           ; None        ; -4.567 ns ; FX2_FD[1]  ; Rx_register[9]  ; IFCLK    ;
; N/A           ; None        ; -4.586 ns ; FX2_FD[2]  ; Rx_register[10] ; IFCLK    ;
; N/A           ; None        ; -4.596 ns ; FX2_FD[6]  ; Rx_register[14] ; IFCLK    ;
; N/A           ; None        ; -4.622 ns ; FX2_FD[3]  ; Rx_register[11] ; IFCLK    ;
; N/A           ; None        ; -4.698 ns ; FX2_FD[0]  ; Rx_register[8]  ; IFCLK    ;
; N/A           ; None        ; -4.720 ns ; FX2_FD[5]  ; Rx_register[13] ; IFCLK    ;
; N/A           ; None        ; -4.758 ns ; FX2_FD[4]  ; Rx_register[12] ; IFCLK    ;
; N/A           ; None        ; -4.967 ns ; FX2_FD[8]  ; Rx_register[0]  ; IFCLK    ;
; N/A           ; None        ; -5.035 ns ; FLAGA      ; state_FX[2]     ; IFCLK    ;
; N/A           ; None        ; -5.159 ns ; FX2_FD[14] ; Rx_register[6]  ; IFCLK    ;
; N/A           ; None        ; -5.224 ns ; FX2_FD[13] ; Rx_register[5]  ; IFCLK    ;
; N/A           ; None        ; -5.226 ns ; FLAGC      ; Tx_read_clock   ; IFCLK    ;
; N/A           ; None        ; -5.305 ns ; FX2_FD[11] ; Rx_register[3]  ; IFCLK    ;
; N/A           ; None        ; -5.311 ns ; FX2_FD[9]  ; Rx_register[1]  ; IFCLK    ;
; N/A           ; None        ; -5.315 ns ; FX2_FD[10] ; Rx_register[2]  ; IFCLK    ;
; N/A           ; None        ; -5.350 ns ; FX2_FD[15] ; Rx_register[7]  ; IFCLK    ;
; N/A           ; None        ; -5.353 ns ; FX2_FD[12] ; Rx_register[4]  ; IFCLK    ;
; N/A           ; None        ; -5.478 ns ; FLAGC      ; state_FX[1]     ; IFCLK    ;
; N/A           ; None        ; -5.908 ns ; FLAGC      ; state_FX[0]     ; IFCLK    ;
; N/A           ; None        ; -5.926 ns ; FLAGA      ; state_FX[0]     ; IFCLK    ;
; N/A           ; None        ; -5.958 ns ; FLAGA      ; SLOE~reg0       ; IFCLK    ;
; N/A           ; None        ; -6.210 ns ; FLAGC      ; SLWR~reg0       ; IFCLK    ;
+---------------+-------------+-----------+------------+-----------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Clock Settings  ; Rx fifo ;                  ; Rx_clock                      ;             ; No element named Rx_clock was found in the netlist   ;
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_6bf1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe6|dffe7a       ; dcfifo_pre1 ; Node named delayed_wrptr_g removed during synthesis  ;
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe8|dffe9a   ; dcfifo_pre1 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sat Jan 13 19:25:50 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Warning: Clock Setting "Rx fifo" is unassigned
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "cicint:cic_Q|ce_out_reg" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "PWM_count[2]" as buffer
    Info: Detected ripple clock "data_flag" as buffer
Info: Found timing assignments -- calculating delays
Info: Using auto detected offset of 4.59 ns between base clock "clock" and derived clock "clock_8" because no offset is specified
Info: Slack time is -199 ps for clock "clock" between source register "cic_q[1]" and destination register "cicint:cic_Q|input_register[1]"
    Info: Fmax is 96.17 MHz (period= 10.398 ns)
    Info: + Largest register to register requirement is 0.539 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 5.000 ns
                Info: Clock period of Source clock "clock" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.197 ns
            Info: + Shortest clock path from clock "clock" to destination register is 3.760 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'
                Info: 2: + IC(2.120 ns) + CELL(0.666 ns) = 3.760 ns; Loc. = LCFF_X16_Y8_N11; Fanout = 3; REG Node = 'cicint:cic_Q|input_register[1]'
                Info: Total cell delay = 1.640 ns ( 43.62 % )
                Info: Total interconnect delay = 2.120 ns ( 56.38 % )
            Info: - Longest clock path from clock "clock" to source register is 7.957 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'
                Info: 2: + IC(1.953 ns) + CELL(0.970 ns) = 3.897 ns; Loc. = LCFF_X16_Y15_N23; Fanout = 2; REG Node = 'cicint:cic_Q|ce_out_reg'
                Info: 3: + IC(2.487 ns) + CELL(0.000 ns) = 6.384 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'cicint:cic_Q|ce_out_reg~clkctrl'
                Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 7.957 ns; Loc. = LCFF_X16_Y8_N27; Fanout = 1; REG Node = 'cic_q[1]'
                Info: Total cell delay = 2.610 ns ( 32.80 % )
                Info: Total interconnect delay = 5.347 ns ( 67.20 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 0.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y8_N27; Fanout = 1; REG Node = 'cic_q[1]'
        Info: 2: + IC(0.424 ns) + CELL(0.206 ns) = 0.630 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 1; COMB Node = 'cicint:cic_Q|input_register[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.738 ns; Loc. = LCFF_X16_Y8_N11; Fanout = 3; REG Node = 'cicint:cic_Q|input_register[1]'
        Info: Total cell delay = 0.314 ns ( 42.55 % )
        Info: Total interconnect delay = 0.424 ns ( 57.45 % )
Warning: Can't achieve timing requirement Clock Setup: 'clock' along 10 path(s). See Report window for details.
Info: Slack time is -614 ps for clock "clock_8" between source register "PWM_clock" and destination register "Q_PWM[1]"
    Info: + Largest register to register requirement is 2.515 ns
        Info: + Setup relationship between source and destination is 4.585 ns
            Info: + Latch edge is 4.585 ns
                Info: Clock period of Destination clock "clock_8" is 160.000 ns with inverted offset of 84.585 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.806 ns
            Info: + Shortest clock path from clock "clock_8" to destination register is 2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 3; CLK Node = 'clock_8'
                Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 384; COMB Node = 'clock_8~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.358 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 1; REG Node = 'Q_PWM[1]'
                Info: Total cell delay = 0.666 ns ( 28.24 % )
                Info: Total interconnect delay = 1.692 ns ( 71.76 % )
            Info: - Longest clock path from clock "clock" to source register is 4.164 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'
                Info: 2: + IC(2.524 ns) + CELL(0.666 ns) = 4.164 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 11; REG Node = 'PWM_clock'
                Info: Total cell delay = 1.640 ns ( 39.39 % )
                Info: Total interconnect delay = 2.524 ns ( 60.61 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N31; Fanout = 11; REG Node = 'PWM_clock'
        Info: 2: + IC(0.460 ns) + CELL(0.206 ns) = 0.666 ns; Loc. = LCCOMB_X13_Y6_N12; Fanout = 2; COMB Node = 'Q_PWM[0]~94'
        Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 1.241 ns; Loc. = LCCOMB_X13_Y6_N0; Fanout = 32; COMB Node = 'Q_PWM[0]~95'
        Info: 4: + IC(1.033 ns) + CELL(0.855 ns) = 3.129 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 1; REG Node = 'Q_PWM[1]'
        Info: Total cell delay = 1.267 ns ( 40.49 % )
        Info: Total interconnect delay = 1.862 ns ( 59.51 % )
Warning: Can't achieve timing requirement Clock Setup: 'clock_8' along 40 path(s). See Report window for details.
Info: Slack time is 1.898 ns for clock "IFCLK" between source register "Rx_register[12]" and destination register "freq.000"
    Info: Fmax is 161.19 MHz (period= 6.204 ns)
    Info: + Largest register to register requirement is 7.374 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "IFCLK" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 5.000 ns
                Info: Clock period of Source clock "IFCLK" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 2.638 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 5.493 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G0; Fanout = 342; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 5.493 ns; Loc. = LCFF_X10_Y7_N15; Fanout = 2; REG Node = 'freq.000'
                Info: Total cell delay = 2.766 ns ( 50.35 % )
                Info: Total interconnect delay = 2.727 ns ( 49.65 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X9_Y4_N11; Fanout = 4; REG Node = 'Rx_register[12]'
                Info: Total cell delay = 1.796 ns ( 62.91 % )
                Info: Total interconnect delay = 1.059 ns ( 37.09 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y4_N11; Fanout = 4; REG Node = 'Rx_register[12]'
        Info: 2: + IC(0.471 ns) + CELL(0.650 ns) = 1.121 ns; Loc. = LCCOMB_X9_Y4_N24; Fanout = 2; COMB Node = 'Equal7~187'
        Info: 3: + IC(1.472 ns) + CELL(0.577 ns) = 3.170 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 4; COMB Node = 'Equal7~190'
        Info: 4: + IC(0.715 ns) + CELL(0.589 ns) = 4.474 ns; Loc. = LCCOMB_X10_Y7_N0; Fanout = 1; COMB Node = 'Selector30~73'
        Info: 5: + IC(0.362 ns) + CELL(0.532 ns) = 5.368 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 1; COMB Node = 'Selector30~74'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.476 ns; Loc. = LCFF_X10_Y7_N15; Fanout = 2; REG Node = 'freq.000'
        Info: Total cell delay = 2.456 ns ( 44.85 % )
        Info: Total interconnect delay = 3.020 ns ( 55.15 % )
Info: Minimum slack time is 499 ps for clock "clock" between source register "reset_count[0]" and destination register "reset_count[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 3; REG Node = 'reset_count[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 1; COMB Node = 'reset_count[0]~377'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 3; REG Node = 'reset_count[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock" to destination register is 3.810 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'
                Info: 2: + IC(2.170 ns) + CELL(0.666 ns) = 3.810 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 3; REG Node = 'reset_count[0]'
                Info: Total cell delay = 1.640 ns ( 43.04 % )
                Info: Total interconnect delay = 2.170 ns ( 56.96 % )
            Info: - Shortest clock path from clock "clock" to source register is 3.810 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 1627; CLK Node = 'clock'
                Info: 2: + IC(2.170 ns) + CELL(0.666 ns) = 3.810 ns; Loc. = LCFF_X19_Y6_N21; Fanout = 3; REG Node = 'reset_count[0]'
                Info: Total cell delay = 1.640 ns ( 43.04 % )
                Info: Total interconnect delay = 2.170 ns ( 56.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "clock_8" between source register "fifo_enable" and destination register "fifo_enable"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 5; REG Node = 'fifo_enable'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y2_N8; Fanout = 1; COMB Node = 'fifo_enable~112'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 5; REG Node = 'fifo_enable'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 84.585 ns
                Info: Clock period of Destination clock "clock_8" is 160.000 ns with inverted offset of 84.585 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 84.585 ns
                Info: Clock period of Source clock "clock_8" is 160.000 ns with inverted offset of 84.585 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock_8" to destination register is 2.337 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 3; CLK Node = 'clock_8'
                Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 384; COMB Node = 'clock_8~clkctrl'
                Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 5; REG Node = 'fifo_enable'
                Info: Total cell delay = 0.666 ns ( 28.50 % )
                Info: Total interconnect delay = 1.671 ns ( 71.50 % )
            Info: - Shortest clock path from clock "clock_8" to source register is 2.337 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 3; CLK Node = 'clock_8'
                Info: 2: + IC(0.764 ns) + CELL(0.000 ns) = 0.764 ns; Loc. = CLKCTRL_G6; Fanout = 384; COMB Node = 'clock_8~clkctrl'
                Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 5; REG Node = 'fifo_enable'
                Info: Total cell delay = 0.666 ns ( 28.50 % )
                Info: Total interconnect delay = 1.671 ns ( 71.50 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "led0" and destination register "led0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 2; REG Node = 'led0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 1; COMB Node = 'led0~60'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 2; REG Node = 'led0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 5.493 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G0; Fanout = 342; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 5.493 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 2; REG Node = 'led0'
                Info: Total cell delay = 2.766 ns ( 50.35 % )
                Info: Total interconnect delay = 2.727 ns ( 49.65 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 5.493 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G0; Fanout = 342; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 5.493 ns; Loc. = LCFF_X10_Y7_N29; Fanout = 2; REG Node = 'led0'
                Info: Total cell delay = 2.766 ns ( 50.35 % )
                Info: Total interconnect delay = 2.727 ns ( 49.65 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "SLWR~reg0" (data pin = "FLAGC", clock pin = "IFCLK") is 6.476 ns
    Info: + Longest pin to register delay is 9.319 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'
        Info: 2: + IC(5.967 ns) + CELL(0.206 ns) = 7.178 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 1; COMB Node = 'SLWR~317'
        Info: 3: + IC(0.358 ns) + CELL(0.616 ns) = 8.152 ns; Loc. = LCCOMB_X1_Y9_N6; Fanout = 1; COMB Node = 'SLWR~318'
        Info: 4: + IC(0.408 ns) + CELL(0.651 ns) = 9.211 ns; Loc. = LCCOMB_X1_Y9_N22; Fanout = 1; COMB Node = 'SLWR~320'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.319 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 2.586 ns ( 27.75 % )
        Info: Total interconnect delay = 6.733 ns ( 72.25 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.803 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X1_Y9_N23; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.796 ns ( 64.07 % )
        Info: Total interconnect delay = 1.007 ns ( 35.93 % )
Info: tco from clock "IFCLK" to destination pin "FPGA_GPIO7" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]" is 15.196 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.509 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G0; Fanout = 342; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.922 ns) + CELL(0.666 ns) = 5.509 ns; Loc. = LCFF_X25_Y2_N5; Fanout = 23; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]'
        Info: Total cell delay = 2.766 ns ( 50.21 % )
        Info: Total interconnect delay = 2.743 ns ( 49.79 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.383 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N5; Fanout = 23; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]'
        Info: 2: + IC(0.802 ns) + CELL(0.651 ns) = 1.453 ns; Loc. = LCCOMB_X24_Y2_N8; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~95'
        Info: 3: + IC(0.370 ns) + CELL(0.589 ns) = 2.412 ns; Loc. = LCCOMB_X24_Y2_N12; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96'
        Info: 4: + IC(0.393 ns) + CELL(0.614 ns) = 3.419 ns; Loc. = LCCOMB_X24_Y2_N20; Fanout = 246; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(2.698 ns) + CELL(3.266 ns) = 9.383 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'FPGA_GPIO7'
        Info: Total cell delay = 5.120 ns ( 54.57 % )
        Info: Total interconnect delay = 4.263 ns ( 45.43 % )
Info: Longest tpd from source pin "FLAGA" to destination pin "DEBUG_LED3" is 11.538 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 4; PIN Node = 'FLAGA'
    Info: 2: + IC(7.438 ns) + CELL(3.116 ns) = 11.538 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
    Info: Total cell delay = 4.100 ns ( 35.53 % )
    Info: Total interconnect delay = 7.438 ns ( 64.47 % )
Info: th for register "Rx_register[15]" (data pin = "FX2_FD[7]", clock pin = "IFCLK") is -4.388 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X9_Y4_N13; Fanout = 4; REG Node = 'Rx_register[15]'
        Info: Total cell delay = 1.796 ns ( 62.91 % )
        Info: Total interconnect delay = 1.059 ns ( 37.09 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.549 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'FX2_FD[7]'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOC_X5_Y0_N2; Fanout = 1; COMB Node = 'FX2_FD[7]~8'
        Info: 3: + IC(6.085 ns) + CELL(0.460 ns) = 7.549 ns; Loc. = LCFF_X9_Y4_N13; Fanout = 4; REG Node = 'Rx_register[15]'
        Info: Total cell delay = 1.464 ns ( 19.39 % )
        Info: Total interconnect delay = 6.085 ns ( 80.61 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Allocated 121 megabytes of memory during processing
    Info: Processing ended: Sat Jan 13 19:25:55 2007
    Info: Elapsed time: 00:00:05


