onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /armCPU_Pipelined_testbench/ClockDelay
add wave -noupdate /armCPU_Pipelined_testbench/clk
add wave -noupdate /armCPU_Pipelined_testbench/rst
add wave -noupdate -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3]} -radix decimal -childformat {{{[63]} -radix decimal} {{[62]} -radix decimal} {{[61]} -radix decimal} {{[60]} -radix decimal} {{[59]} -radix decimal} {{[58]} -radix decimal} {{[57]} -radix decimal} {{[56]} -radix decimal} {{[55]} -radix decimal} {{[54]} -radix decimal} {{[53]} -radix decimal} {{[52]} -radix decimal} {{[51]} -radix decimal} {{[50]} -radix decimal} {{[49]} -radix decimal} {{[48]} -radix decimal} {{[47]} -radix decimal} {{[46]} -radix decimal} {{[45]} -radix decimal} {{[44]} -radix decimal} {{[43]} -radix decimal} {{[42]} -radix decimal} {{[41]} -radix decimal} {{[40]} -radix decimal} {{[39]} -radix decimal} {{[38]} -radix decimal} {{[37]} -radix decimal} {{[36]} -radix decimal} {{[35]} -radix decimal} {{[34]} -radix decimal} {{[33]} -radix decimal} {{[32]} -radix decimal} {{[31]} -radix decimal} {{[30]} -radix decimal} {{[29]} -radix decimal} {{[28]} -radix decimal} {{[27]} -radix decimal} {{[26]} -radix decimal} {{[25]} -radix decimal} {{[24]} -radix decimal} {{[23]} -radix decimal} {{[22]} -radix decimal} {{[21]} -radix decimal} {{[20]} -radix decimal} {{[19]} -radix decimal} {{[18]} -radix decimal} {{[17]} -radix decimal} {{[16]} -radix decimal} {{[15]} -radix decimal} {{[14]} -radix decimal} {{[13]} -radix decimal} {{[12]} -radix decimal} {{[11]} -radix decimal} {{[10]} -radix decimal} {{[9]} -radix decimal} {{[8]} -radix decimal} {{[7]} -radix decimal} {{[6]} -radix decimal} {{[5]} -radix decimal} {{[4]} -radix decimal} {{[3]} -radix decimal} {{[2]} -radix decimal} {{[1]} -radix decimal} {{[0]} -radix decimal}}} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[0]} -radix decimal}} -expand -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3]} {-height 15 -radix decimal -childformat {{{[63]} -radix decimal} {{[62]} -radix decimal} {{[61]} -radix decimal} {{[60]} -radix decimal} {{[59]} -radix decimal} {{[58]} -radix decimal} {{[57]} -radix decimal} {{[56]} -radix decimal} {{[55]} -radix decimal} {{[54]} -radix decimal} {{[53]} -radix decimal} {{[52]} -radix decimal} {{[51]} -radix decimal} {{[50]} -radix decimal} {{[49]} -radix decimal} {{[48]} -radix decimal} {{[47]} -radix decimal} {{[46]} -radix decimal} {{[45]} -radix decimal} {{[44]} -radix decimal} {{[43]} -radix decimal} {{[42]} -radix decimal} {{[41]} -radix decimal} {{[40]} -radix decimal} {{[39]} -radix decimal} {{[38]} -radix decimal} {{[37]} -radix decimal} {{[36]} -radix decimal} {{[35]} -radix decimal} {{[34]} -radix decimal} {{[33]} -radix decimal} {{[32]} -radix decimal} {{[31]} -radix decimal} {{[30]} -radix decimal} {{[29]} -radix decimal} {{[28]} -radix decimal} {{[27]} -radix decimal} {{[26]} -radix decimal} {{[25]} -radix decimal} {{[24]} -radix decimal} {{[23]} -radix decimal} {{[22]} -radix decimal} {{[21]} -radix decimal} {{[20]} -radix decimal} {{[19]} -radix decimal} {{[18]} -radix decimal} {{[17]} -radix decimal} {{[16]} -radix decimal} {{[15]} -radix decimal} {{[14]} -radix decimal} {{[13]} -radix decimal} {{[12]} -radix decimal} {{[11]} -radix decimal} {{[10]} -radix decimal} {{[9]} -radix decimal} {{[8]} -radix decimal} {{[7]} -radix decimal} {{[6]} -radix decimal} {{[5]} -radix decimal} {{[4]} -radix decimal} {{[3]} -radix decimal} {{[2]} -radix decimal} {{[1]} -radix decimal} {{[0]} -radix decimal}}} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][63]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][62]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][61]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][60]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][59]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][58]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][57]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][56]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][55]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][54]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][53]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][52]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][51]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][50]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][49]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][48]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][47]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][46]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][45]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][44]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][43]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][42]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][41]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][40]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][39]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][38]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][37]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][36]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][35]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][34]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][33]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][32]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][31]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][30]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][29]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][28]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][27]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][26]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][25]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][24]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][23]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][22]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][21]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][20]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][19]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][18]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][17]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][16]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][15]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][14]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][13]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][12]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][11]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][10]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][9]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][8]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][7]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][6]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][5]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][4]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][3]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][2]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][1]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[3][0]} {-radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_stage/regfilerun/registers
add wave -noupdate -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/r2l_or_BR
add wave -noupdate -expand -group {MEM values} -radix decimal /armCPU_Pipelined_testbench/dut/mem_stage/mem_read_data
add wave -noupdate -expand -group {MEM values} -radix decimal /armCPU_Pipelined_testbench/dut/mem_stage/mem_ALU_result
add wave -noupdate -expand -group {MEM values} -radix decimal /armCPU_Pipelined_testbench/dut/mem_stage/mem_ALU_B
add wave -noupdate -expand -group {MEM values} /armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/read_data
add wave -noupdate -expand -group {MEM values} -radix decimal /armCPU_Pipelined_testbench/dut/mem_stage/mem_Rd
add wave -noupdate -expand -group {MEM values} /armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/write_enable
add wave -noupdate -expand -group {MEM values} /armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/read_enable
add wave -noupdate -expand -group {MEM values} /armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/write_data
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[72]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[64]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[56]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[48]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[40]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[32]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[24]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[16]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[8]}
add wave -noupdate -expand -group {MEM values} -radix decimal {/armCPU_Pipelined_testbench/dut/mem_stage/runDataMem/mem[0]}
add wave -noupdate -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/ex_stage/flags[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/flags[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/flags[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/flags[0]} -radix decimal}} -expand -subitemconfig {{/armCPU_Pipelined_testbench/dut/ex_stage/flags[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/flags[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/flags[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/flags[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ex_stage/flags
add wave -noupdate -expand /armCPU_Pipelined_testbench/dut/id_stage/tempFlags
add wave -noupdate -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/ALU_result[63]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[62]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[61]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[60]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[59]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[58]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[57]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[56]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[55]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[54]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[53]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[52]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[51]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[50]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[49]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[48]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[47]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[46]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[45]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[44]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[43]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[42]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[41]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[40]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[39]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[38]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[37]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[36]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[35]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[34]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[33]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[32]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ALU_result[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/ALU_result[63]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[62]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[61]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[60]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[59]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[58]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[57]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[56]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[55]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[54]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[53]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[52]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[51]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[50]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[49]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[48]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[47]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[46]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[45]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[44]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[43]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[42]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[41]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[40]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[39]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[38]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[37]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[36]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[35]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[34]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[33]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[32]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ALU_result[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ALU_result
add wave -noupdate /armCPU_Pipelined_testbench/dut/ex_stage/ex_EX.setFlags
add wave -noupdate /armCPU_Pipelined_testbench/dut/id_stage/id_EX.setFlags
add wave -noupdate -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/reg_br
add wave -noupdate -radix decimal /armCPU_Pipelined_testbench/dut/if_id_register/pc_in
add wave -noupdate -radix decimal /armCPU_Pipelined_testbench/dut/if_id_register/pc_out
add wave -noupdate -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/pc_out
add wave -noupdate -expand -group IF_Stage /armCPU_Pipelined_testbench/dut/if_Stage/pc_src
add wave -noupdate -expand -group IF_Stage -radix hexadecimal /armCPU_Pipelined_testbench/dut/if_Stage/instruction
add wave -noupdate -expand -group IF_Stage -radix decimal /armCPU_Pipelined_testbench/dut/if_Stage/pc
add wave -noupdate -expand -group IF_Stage -radix decimal /armCPU_Pipelined_testbench/dut/if_Stage/pc_next
add wave -noupdate -expand -group IF_Stage /armCPU_Pipelined_testbench/dut/if_id_register/if_flush
add wave -noupdate -expand -group IF_Stage /armCPU_Pipelined_testbench/dut/if_id_register/IF_ID_write
add wave -noupdate -group IF_ID_register /armCPU_Pipelined_testbench/dut/if_id_register/IF_ID_write
add wave -noupdate -group IF_ID_register -radix hexadecimal /armCPU_Pipelined_testbench/dut/if_id_register/instruction_in
add wave -noupdate -group IF_ID_register -radix hexadecimal /armCPU_Pipelined_testbench/dut/if_id_register/instruction_out
add wave -noupdate /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/br_taken
add wave -noupdate -expand -group Con_Br_Check -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/read_data_1
add wave -noupdate -expand -group Con_Br_Check -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/read_data_2
add wave -noupdate -expand -group Con_Br_Check -radix hexadecimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[31]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[30]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[29]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[28]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[27]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[26]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[25]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[24]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[23]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[22]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[21]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[20]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[19]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[18]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[17]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[16]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[15]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[14]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[13]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[12]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[11]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[10]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[9]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[8]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[7]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[6]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[5]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[4]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[3]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[2]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[1]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[0]} -radix hexadecimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[31]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[30]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[29]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[28]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[27]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[26]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[25]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[24]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[23]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[22]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[21]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[20]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[19]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[18]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[17]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[16]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[15]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[14]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[13]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[12]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[11]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[10]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[9]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[8]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[7]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[6]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[5]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[4]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[3]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[2]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[1]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction[0]} {-height 15 -radix hexadecimal}} /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/instruction
add wave -noupdate -expand -group Con_Br_Check /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/blt_op
add wave -noupdate -expand -group Con_Br_Check /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/flags
add wave -noupdate -expand -group Con_Br_Check /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/b_type
add wave -noupdate -expand -group Con_Br_Check /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/pass_blt
add wave -noupdate -expand -group Con_Br_Check /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/neg_xor_overflow
add wave -noupdate -expand -group Con_Br_Check /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/branch
add wave -noupdate -expand -group Con_Br_Check /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/cbz_op
add wave -noupdate -expand -group Con_Br_Check -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[63]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[62]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[61]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[60]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[59]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[58]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[57]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[56]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[55]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[54]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[53]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[52]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[51]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[50]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[49]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[48]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[47]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[46]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[45]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[44]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[43]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[42]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[41]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[40]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[39]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[38]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[37]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[36]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[35]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[34]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[33]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[32]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[63]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[62]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[61]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[60]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[59]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[58]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[57]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[56]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[55]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[54]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[53]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[52]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[51]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[50]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[49]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[48]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[47]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[46]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[45]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[44]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[43]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[42]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[41]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[40]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[39]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[38]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[37]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[36]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[35]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[34]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[33]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[32]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/or_bits
add wave -noupdate -expand -group Con_Br_Check /armCPU_Pipelined_testbench/dut/id_stage/conBrCheck/pass_cbz
add wave -noupdate -group ID_Stage /armCPU_Pipelined_testbench/dut/id_stage/br_taken
add wave -noupdate -group ID_Stage /armCPU_Pipelined_testbench/dut/id_stage/if_flush
add wave -noupdate -group ID_Stage /armCPU_Pipelined_testbench/dut/id_stage/pc_write
add wave -noupdate -group ID_Stage /armCPU_Pipelined_testbench/dut/id_stage/bubble_ctrl
add wave -noupdate -group ID_Stage /armCPU_Pipelined_testbench/dut/id_stage/IF_ID_write
add wave -noupdate -group ID_Stage -radix hexadecimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[31]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[30]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[29]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[28]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[27]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[26]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[25]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[24]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[23]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[22]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[21]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[20]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[19]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[18]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[17]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[16]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[15]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[14]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[13]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[12]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[11]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[10]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[9]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[8]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[7]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[6]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[5]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[4]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[3]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[2]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[1]} -radix hexadecimal} {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[0]} -radix hexadecimal}} -expand -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[31]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[30]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[29]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[28]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[27]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[26]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[25]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[24]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[23]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[22]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[21]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[20]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[19]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[18]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[17]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[16]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[15]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[14]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[13]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[12]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[11]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[10]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[9]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[8]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[7]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[6]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[5]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[4]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[3]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[2]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[1]} {-height 15 -radix hexadecimal} {/armCPU_Pipelined_testbench/dut/id_stage/instruction_id[0]} {-height 15 -radix hexadecimal}} /armCPU_Pipelined_testbench/dut/id_stage/instruction_id
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/write_data
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/wr_reg_addr
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/reg_to_loc
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/reg_write
add wave -noupdate -group ID_Stage -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_stage/se_data[63]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[62]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[61]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[60]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[59]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[58]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[57]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[56]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[55]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[54]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[53]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[52]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[51]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[50]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[49]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[48]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[47]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[46]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[45]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[44]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[43]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[42]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[41]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[40]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[39]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[38]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[37]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[36]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[35]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[34]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[33]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[32]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_stage/se_data[63]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[62]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[61]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[60]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[59]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[58]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[57]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[56]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[55]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[54]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[53]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[52]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[51]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[50]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[49]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[48]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[47]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[46]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[45]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[44]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[43]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[42]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[41]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[40]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[39]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[38]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[37]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[36]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[35]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[34]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[33]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[32]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/se_data[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_stage/se_data
add wave -noupdate -group ID_Stage -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[63]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[62]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[61]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[60]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[59]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[58]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[57]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[56]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[55]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[54]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[53]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[52]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[51]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[50]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[49]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[48]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[47]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[46]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[45]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[44]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[43]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[42]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[41]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[40]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[39]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[38]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[37]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[36]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[35]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[34]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[33]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[32]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[63]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[62]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[61]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[60]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[59]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[58]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[57]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[56]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[55]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[54]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[53]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[52]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[51]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[50]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[49]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[48]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[47]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[46]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[45]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[44]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[43]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[42]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[41]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[40]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[39]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[38]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[37]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[36]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[35]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[34]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[33]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[32]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/read_data_1[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_stage/read_data_1
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/read_data_2
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/linked_or_Rd
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/read_reg_2
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/br_shifted
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/pc_id
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/br_add_pc
add wave -noupdate -group ID_Stage /armCPU_Pipelined_testbench/dut/id_stage/reg_br
add wave -noupdate -group ID_Stage -radix decimal /armCPU_Pipelined_testbench/dut/id_stage/pc_out
add wave -noupdate -group ID_Stage -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/id_stage/id_EX.ALU_src -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/id_EX.ALU_op -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/id_EX.setFlags -radix decimal}} -expand -subitemconfig {/armCPU_Pipelined_testbench/dut/id_stage/id_EX.ALU_src {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/id_EX.ALU_op {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/id_EX.setFlags {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_stage/id_EX
add wave -noupdate -group ID_Stage -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/id_stage/id_MEM.branch -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/id_MEM.mem_write -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/id_MEM.pc_src -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/id_MEM.mem_read -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/id_MEM.unconbr -radix decimal}} -expand -subitemconfig {/armCPU_Pipelined_testbench/dut/id_stage/id_MEM.branch {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/id_MEM.mem_write {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/id_MEM.pc_src {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/id_MEM.mem_read {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/id_MEM.unconbr {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_stage/id_MEM
add wave -noupdate -group ID_Stage -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/id_stage/id_WB.reg_write -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/id_WB.mem_to_reg -radix decimal}} -subitemconfig {/armCPU_Pipelined_testbench/dut/id_stage/id_WB.reg_write {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/id_WB.mem_to_reg {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_stage/id_WB
add wave -noupdate -group ID_Stage -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/id_stage/sel_se.D_type -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/sel_se.I_type -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/sel_se.B_type -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/sel_se.CB_type -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/sel_se.cbz_op -radix decimal} {/armCPU_Pipelined_testbench/dut/id_stage/sel_se.blt_op -radix decimal}} -subitemconfig {/armCPU_Pipelined_testbench/dut/id_stage/sel_se.D_type {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/sel_se.I_type {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/sel_se.B_type {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/sel_se.CB_type {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/sel_se.cbz_op {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_stage/sel_se.blt_op {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_stage/sel_se
add wave -noupdate -group ID_Stage /armCPU_Pipelined_testbench/dut/id_stage/linked_br
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/read_data_1
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/read_data_2
add wave -noupdate -group ID_EX_register -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[63]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[62]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[61]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[60]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[59]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[58]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[57]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[56]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[55]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[54]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[53]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[52]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[51]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[50]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[49]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[48]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[47]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[46]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[45]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[44]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[43]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[42]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[41]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[40]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[39]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[38]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[37]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[36]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[35]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[34]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[33]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[32]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[63]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[62]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[61]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[60]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[59]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[58]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[57]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[56]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[55]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[54]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[53]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[52]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[51]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[50]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[49]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[48]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[47]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[46]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[45]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[44]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[43]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[42]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[41]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[40]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[39]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[38]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[37]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[36]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[35]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[34]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[33]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[32]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_ex_reg/pc_id
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_id
add wave -noupdate -group ID_EX_register -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/id_ex_reg/id_EX.ALU_src -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/id_EX.ALU_op -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/id_EX.setFlags -radix decimal}} -subitemconfig {/armCPU_Pipelined_testbench/dut/id_ex_reg/id_EX.ALU_src {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_ex_reg/id_EX.ALU_op {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_ex_reg/id_EX.setFlags {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_ex_reg/id_EX
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/id_MEM
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/id_WB
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/se_data
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/linked_or_Rd
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/clk
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/rst
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/read_data_1_ex
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/read_data_2_ex
add wave -noupdate -group ID_EX_register -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[63]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[62]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[61]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[60]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[59]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[58]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[57]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[56]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[55]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[54]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[53]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[52]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[51]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[50]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[49]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[48]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[47]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[46]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[45]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[44]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[43]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[42]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[41]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[40]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[39]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[38]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[37]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[36]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[35]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[34]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[33]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[32]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[63]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[62]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[61]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[60]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[59]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[58]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[57]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[56]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[55]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[54]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[53]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[52]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[51]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[50]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[49]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[48]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[47]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[46]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[45]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[44]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[43]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[42]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[41]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[40]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[39]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[38]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[37]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[36]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[35]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[34]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[33]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[32]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_ex_reg/pc_ex
add wave -noupdate -group ID_EX_register -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[63]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[62]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[61]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[60]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[59]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[58]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[57]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[56]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[55]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[54]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[53]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[52]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[51]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[50]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[49]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[48]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[47]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[46]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[45]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[44]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[43]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[42]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[41]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[40]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[39]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[38]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[37]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[36]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[35]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[34]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[33]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[32]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[63]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[62]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[61]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[60]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[59]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[58]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[57]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[56]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[55]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[54]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[53]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[52]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[51]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[50]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[49]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[48]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[47]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[46]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[45]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[44]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[43]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[42]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[41]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[40]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[39]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[38]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[37]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[36]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[35]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[34]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[33]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[32]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_ex_reg/se_data_ex
add wave -noupdate -group ID_EX_register -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ALU_ctrl
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/instruction_ex
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/ex_EX
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/ex_MEM
add wave -noupdate -group ID_EX_register -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/id_ex_reg/ex_WB.reg_write -radix decimal} {/armCPU_Pipelined_testbench/dut/id_ex_reg/ex_WB.mem_to_reg -radix decimal}} -subitemconfig {/armCPU_Pipelined_testbench/dut/id_ex_reg/ex_WB.reg_write {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/id_ex_reg/ex_WB.mem_to_reg {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/id_ex_reg/ex_WB
add wave -noupdate -group ID_EX_register -radix decimal /armCPU_Pipelined_testbench/dut/id_ex_reg/ex_Rd
add wave -noupdate -group Forwarding_Unit -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/ex_Rn
add wave -noupdate -group Forwarding_Unit -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/ex_Rm
add wave -noupdate -group Forwarding_Unit -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/mem_Rd
add wave -noupdate -group Forwarding_Unit -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/wb_Rd
add wave -noupdate -group Forwarding_Unit -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/ex_mem_reg_write
add wave -noupdate -group Forwarding_Unit -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/mem_wb_reg_write
add wave -noupdate -group Forwarding_Unit /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_id_BR_data
add wave -noupdate -group Forwarding_Unit /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/cbz_or_br
add wave -noupdate -group Forwarding_Unit -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_A[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_A[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_A[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_A[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_A
add wave -noupdate -group Forwarding_Unit -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_B[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_B[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_B[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_B[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ex_stage/ForwardUnit/forward_B
add wave -noupdate -group EX_Stage -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/se_data_ex
add wave -noupdate -group EX_Stage -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/read_data_1_ex
add wave -noupdate -group EX_Stage -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/read_data_2_ex
add wave -noupdate -group EX_Stage -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ex_stage/instruction_ALU_ctrl
add wave -noupdate -group EX_Stage -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/ex_stage/ex_EX.ALU_src -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ex_EX.ALU_op -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ex_EX.setFlags -radix decimal}} -subitemconfig {/armCPU_Pipelined_testbench/dut/ex_stage/ex_EX.ALU_src {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/ex_stage/ex_EX.ALU_op {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/ex_stage/ex_EX.setFlags {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ex_stage/ex_EX
add wave -noupdate -group EX_Stage -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.branch -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.mem_write -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.pc_src -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.mem_read -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.unconbr -radix decimal}} -subitemconfig {/armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.branch {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.mem_write {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.pc_src {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.mem_read {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM.unconbr {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ex_stage/ex_MEM
add wave -noupdate -group EX_Stage -radix decimal -childformat {{/armCPU_Pipelined_testbench/dut/ex_stage/ex_WB.reg_write -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ex_WB.mem_to_reg -radix decimal}} -subitemconfig {/armCPU_Pipelined_testbench/dut/ex_stage/ex_WB.reg_write {-height 15 -radix decimal} /armCPU_Pipelined_testbench/dut/ex_stage/ex_WB.mem_to_reg {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ex_stage/ex_WB
add wave -noupdate -group EX_Stage -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/ALU_ctrl
add wave -noupdate -group EX_Stage -radix decimal -childformat {{{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[63]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[62]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[61]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[60]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[59]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[58]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[57]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[56]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[55]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[54]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[53]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[52]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[51]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[50]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[49]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[48]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[47]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[46]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[45]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[44]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[43]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[42]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[41]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[40]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[39]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[38]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[37]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[36]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[35]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[34]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[33]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[32]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[31]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[30]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[29]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[28]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[27]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[26]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[25]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[24]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[23]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[22]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[21]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[20]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[19]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[18]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[17]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[16]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[15]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[14]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[13]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[12]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[11]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[10]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[9]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[8]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[7]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[6]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[5]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[4]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[3]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[2]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[1]} -radix decimal} {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[0]} -radix decimal}} -subitemconfig {{/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[63]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[62]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[61]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[60]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[59]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[58]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[57]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[56]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[55]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[54]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[53]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[52]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[51]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[50]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[49]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[48]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[47]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[46]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[45]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[44]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[43]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[42]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[41]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[40]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[39]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[38]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[37]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[36]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[35]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[34]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[33]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[32]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[31]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[30]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[29]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[28]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[27]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[26]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[25]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[24]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[23]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[22]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[21]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[20]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[19]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[18]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[17]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[16]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[15]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[14]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[13]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[12]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[11]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[10]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[9]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[8]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[7]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[6]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[5]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[4]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[3]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[2]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[1]} {-height 15 -radix decimal} {/armCPU_Pipelined_testbench/dut/ex_stage/ALU_B[0]} {-height 15 -radix decimal}} /armCPU_Pipelined_testbench/dut/ex_stage/ALU_B
add wave -noupdate -group EX_Stage -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/runALU/A
add wave -noupdate -group EX_Stage -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/runALU/B
add wave -noupdate -group EX_Stage -radix decimal /armCPU_Pipelined_testbench/dut/ex_stage/ALU_result
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/ALU_result
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/flags
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/ex_MEM
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/ex_WB
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/ex_Rd
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/clk
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/rst
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/mem_flags
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/mem_ALU_result
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/mem_Rd
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/mem_MEM
add wave -noupdate -group EX_MEM_register -radix decimal /armCPU_Pipelined_testbench/dut/ex_mem_reg/mem_WB
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/mem_read_data
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/mem_ALU_result
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/mem_Rd
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/clk
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/rst
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/mem_WB
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/wb_read_data
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/wb_ALU_result
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/wb_Rd
add wave -noupdate -group MEM_WB_register -radix decimal /armCPU_Pipelined_testbench/dut/mem_wb_register/wb_WB
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1498181 ps} 0} {{Cursor 2} {500270 ps} 1}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 85
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {1446526 ps} {1508078 ps}
