{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575060942119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575060942166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:55:41 2019 " "Processing started: Fri Nov 29 15:55:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575060942166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060942166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M1_Demo -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off M1_Demo -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060942166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575060956354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575060956354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060968214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060968214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060968402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060968402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060968589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060968589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060968761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060968761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060969042 ""} { "Info" "ISGN_ENTITY_NAME" "2 assignments " "Found entity 2: assignments" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060969042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060969042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreen_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 startscreen_rom " "Found entity 1: startscreen_rom" {  } { { "startscreen_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/startscreen_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060969230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060969230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite2_sweeping_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite2_sweeping_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite2_sweeping_rom " "Found entity 1: sprite2_sweeping_rom" {  } { { "sprite2_sweeping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060969417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060969417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite2_punching_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite2_punching_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite2_punching_rom " "Found entity 1: sprite2_punching_rom" {  } { { "sprite2_punching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060969589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060969589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite2_kicking_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite2_kicking_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite2_kicking_rom " "Found entity 1: sprite2_kicking_rom" {  } { { "sprite2_kicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060969777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060969777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite2_jumpkicking_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite2_jumpkicking_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite2_jumpkicking_rom " "Found entity 1: sprite2_jumpkicking_rom" {  } { { "sprite2_jumpkicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060969980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060969980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite2_jumping_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite2_jumping_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite2_jumping_rom " "Found entity 1: sprite2_jumping_rom" {  } { { "sprite2_jumping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060970464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060970464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite2_idle_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite2_idle_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite2_idle_rom " "Found entity 1: sprite2_idle_rom" {  } { { "sprite2_idle_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060970667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060970667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite2_crouching_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite2_crouching_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite2_crouching_rom " "Found entity 1: sprite2_crouching_rom" {  } { { "sprite2_crouching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060970871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060970871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite1_sweeping_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite1_sweeping_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite1_sweeping_rom " "Found entity 1: sprite1_sweeping_rom" {  } { { "sprite1_sweeping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060971058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060971058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite1_punching_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite1_punching_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite1_punching_rom " "Found entity 1: sprite1_punching_rom" {  } { { "sprite1_punching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060971246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060971246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite1_kicking_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite1_kicking_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite1_kicking_rom " "Found entity 1: sprite1_kicking_rom" {  } { { "sprite1_kicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060971449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060971449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite1_jumpkicking_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite1_jumpkicking_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite1_jumpkicking_rom " "Found entity 1: sprite1_jumpkicking_rom" {  } { { "sprite1_jumpkicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060971964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060971964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite1_jumping_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite1_jumping_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite1_jumping_rom " "Found entity 1: sprite1_jumping_rom" {  } { { "sprite1_jumping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060972168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060972168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite1_idle_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite1_idle_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite1_idle_rom " "Found entity 1: sprite1_idle_rom" {  } { { "sprite1_idle_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060972386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060972386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite1_crouching_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite1_crouching_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite1_crouching_rom " "Found entity 1: sprite1_crouching_rom" {  } { { "sprite1_crouching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060972605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060972605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_fsm_alt.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_fsm_alt.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_FSM_alt " "Found entity 1: keyboard_FSM_alt" {  } { { "PS2_FSM_alt.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_FSM_alt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060972839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060972839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2_FSM.v(32) " "Verilog HDL information at PS2_FSM.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "PS2_FSM.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_FSM.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575060972918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_FSM " "Found entity 1: keyboard_FSM" {  } { { "PS2_FSM.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060973058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060973058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060973308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060973308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060973527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060973527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_win_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file p2_win_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 p2_win_rom " "Found entity 1: p2_win_rom" {  } { { "p2_win_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/p2_win_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060973746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060973746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_win_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file p1_win_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 p1_win_rom " "Found entity 1: p1_win_rom" {  } { { "p1_win_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/p1_win_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060973964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060973964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moves_top.v 1 1 " "Found 1 design units, including 1 entities, in source file moves_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 moves_top " "Found entity 1: moves_top" {  } { { "moves_top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060974199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060974199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moves_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file moves_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 moves_FSM " "Found entity 1: moves_FSM" {  } { { "moves_FSM.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060974449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060974449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moves_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file moves_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 moves_datapath " "Found entity 1: moves_datapath" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060974683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060974683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060974933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060974933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060975183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060975183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(29) " "Verilog HDL information at datapath.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575060975261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(65) " "Verilog HDL information at datapath.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575060975277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(82) " "Verilog HDL information at datapath.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575060975277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060975433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060975433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 buttons_FSM.v(6) " "Verilog HDL Expression warning at buttons_FSM.v(6): truncated literal to match 2 bits" {  } { { "buttons_FSM.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/buttons_FSM.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575060975511 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 buttons_FSM.v(10) " "Verilog HDL Expression warning at buttons_FSM.v(10): truncated literal to match 2 bits" {  } { { "buttons_FSM.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/buttons_FSM.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575060975511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buttons_FSM.v(33) " "Verilog HDL information at buttons_FSM.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "buttons_FSM.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/buttons_FSM.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575060975511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttons_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file buttons_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons_FSM " "Found entity 1: buttons_FSM" {  } { { "buttons_FSM.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/buttons_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060975683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060975683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/background_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060975902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060975902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060976168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060976168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060976418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060976418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575060982918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assignments assignments:a1 " "Elaborating entity \"assignments\" for hierarchy \"assignments:a1\"" {  } { { "top.v" "a1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060983012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo assignments:a1\|PS2_Demo:p0 " "Elaborating entity \"PS2_Demo\" for hierarchy \"assignments:a1\|PS2_Demo:p0\"" {  } { { "top.v" "p0" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060983293 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 PS2_Demo.v(42) " "Output port \"HEX1\" at PS2_Demo.v(42) has no driver" {  } { { "PS2_Demo.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575060983324 "|top|assignments:a1|PS2_Demo:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 PS2_Demo.v(43) " "Output port \"HEX2\" at PS2_Demo.v(43) has no driver" {  } { { "PS2_Demo.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575060983324 "|top|assignments:a1|PS2_Demo:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 PS2_Demo.v(44) " "Output port \"HEX3\" at PS2_Demo.v(44) has no driver" {  } { { "PS2_Demo.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575060983324 "|top|assignments:a1|PS2_Demo:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 PS2_Demo.v(45) " "Output port \"HEX4\" at PS2_Demo.v(45) has no driver" {  } { { "PS2_Demo.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575060983324 "|top|assignments:a1|PS2_Demo:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 PS2_Demo.v(46) " "Output port \"HEX5\" at PS2_Demo.v(46) has no driver" {  } { { "PS2_Demo.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575060983324 "|top|assignments:a1|PS2_Demo:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 PS2_Demo.v(47) " "Output port \"HEX6\" at PS2_Demo.v(47) has no driver" {  } { { "PS2_Demo.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575060983324 "|top|assignments:a1|PS2_Demo:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 PS2_Demo.v(48) " "Output port \"HEX7\" at PS2_Demo.v(48) has no driver" {  } { { "PS2_Demo.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575060983324 "|top|assignments:a1|PS2_Demo:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_FSM_alt assignments:a1\|PS2_Demo:p0\|keyboard_FSM_alt:s1 " "Elaborating entity \"keyboard_FSM_alt\" for hierarchy \"assignments:a1\|PS2_Demo:p0\|keyboard_FSM_alt:s1\"" {  } { { "PS2_Demo.v" "s1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060983496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment assignments:a1\|PS2_Demo:p0\|keyboard_FSM_alt:s1\|Hexadecimal_To_Seven_Segment:Segment0 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"assignments:a1\|PS2_Demo:p0\|keyboard_FSM_alt:s1\|Hexadecimal_To_Seven_Segment:Segment0\"" {  } { { "PS2_FSM_alt.v" "Segment0" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_FSM_alt.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060983684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller assignments:a1\|PS2_Demo:p0\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"assignments:a1\|PS2_Demo:p0\|PS2_Controller:PS2\"" {  } { { "PS2_Demo.v" "PS2" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Demo.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060983887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In assignments:a1\|PS2_Demo:p0\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"assignments:a1\|PS2_Demo:p0\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060984106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out assignments:a1\|PS2_Demo:p0\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"assignments:a1\|PS2_Demo:p0\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060984621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM assignments:a1\|FSM:s1 " "Elaborating entity \"FSM\" for hierarchy \"assignments:a1\|FSM:s1\"" {  } { { "top.v" "s1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060984902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath assignments:a1\|datapath:d1 " "Elaborating entity \"datapath\" for hierarchy \"assignments:a1\|datapath:d1\"" {  } { { "top.v" "d1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060985090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 datapath.v(42) " "Verilog HDL assignment warning at datapath.v(42): truncated value with size 32 to match size of target (28)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(58) " "Verilog HDL assignment warning at datapath.v(58): truncated value with size 32 to match size of target (1)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(73) " "Verilog HDL assignment warning at datapath.v(73): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(75) " "Verilog HDL assignment warning at datapath.v(75): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(90) " "Verilog HDL assignment warning at datapath.v(90): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(92) " "Verilog HDL assignment warning at datapath.v(92): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GameState datapath.v(100) " "Verilog HDL Always Construct warning at datapath.v(100): inferring latch(es) for variable \"GameState\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 datapath.v(143) " "Verilog HDL assignment warning at datapath.v(143): truncated value with size 32 to match size of target (15)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(144) " "Verilog HDL assignment warning at datapath.v(144): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(145) " "Verilog HDL assignment warning at datapath.v(145): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 datapath.v(155) " "Verilog HDL assignment warning at datapath.v(155): truncated value with size 32 to match size of target (15)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(156) " "Verilog HDL assignment warning at datapath.v(156): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(157) " "Verilog HDL assignment warning at datapath.v(157): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 datapath.v(165) " "Verilog HDL assignment warning at datapath.v(165): truncated value with size 32 to match size of target (14)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(169) " "Verilog HDL assignment warning at datapath.v(169): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(170) " "Verilog HDL assignment warning at datapath.v(170): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(174) " "Verilog HDL assignment warning at datapath.v(174): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(175) " "Verilog HDL assignment warning at datapath.v(175): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 datapath.v(182) " "Verilog HDL assignment warning at datapath.v(182): truncated value with size 32 to match size of target (15)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(183) " "Verilog HDL assignment warning at datapath.v(183): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(184) " "Verilog HDL assignment warning at datapath.v(184): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(202) " "Verilog HDL assignment warning at datapath.v(202): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 datapath.v(224) " "Verilog HDL assignment warning at datapath.v(224): truncated value with size 32 to match size of target (13)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 datapath.v(286) " "Verilog HDL assignment warning at datapath.v(286): truncated value with size 32 to match size of target (15)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 datapath.v(293) " "Verilog HDL assignment warning at datapath.v(293): truncated value with size 32 to match size of target (15)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985121 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 datapath.v(298) " "Verilog HDL assignment warning at datapath.v(298): truncated value with size 32 to match size of target (15)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985137 "|top|assignments:a1|datapath:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 datapath.v(305) " "Verilog HDL assignment warning at datapath.v(305): truncated value with size 32 to match size of target (15)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060985137 "|top|assignments:a1|datapath:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GameState.player1_wins datapath.v(105) " "Inferred latch for \"GameState.player1_wins\" at datapath.v(105)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060985137 "|top|assignments:a1|datapath:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GameState.player2_wins datapath.v(105) " "Inferred latch for \"GameState.player2_wins\" at datapath.v(105)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060985137 "|top|assignments:a1|datapath:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GameState.00 datapath.v(105) " "Inferred latch for \"GameState.00\" at datapath.v(105)" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575060985137 "|top|assignments:a1|datapath:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moves_top assignments:a1\|datapath:d1\|moves_top:m_t1 " "Elaborating entity \"moves_top\" for hierarchy \"assignments:a1\|datapath:d1\|moves_top:m_t1\"" {  } { { "datapath.v" "m_t1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060985715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moves_FSM assignments:a1\|datapath:d1\|moves_top:m_t1\|moves_FSM:player1 " "Elaborating entity \"moves_FSM\" for hierarchy \"assignments:a1\|datapath:d1\|moves_top:m_t1\|moves_FSM:player1\"" {  } { { "moves_top.v" "player1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060986199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moves_datapath assignments:a1\|datapath:d1\|moves_top:m_t1\|moves_datapath:moves_datapath1 " "Elaborating entity \"moves_datapath\" for hierarchy \"assignments:a1\|datapath:d1\|moves_top:m_t1\|moves_datapath:moves_datapath1\"" {  } { { "moves_top.v" "moves_datapath1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060986512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(24) " "Verilog HDL assignment warning at moves_datapath.v(24): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(26) " "Verilog HDL assignment warning at moves_datapath.v(26): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(32) " "Verilog HDL assignment warning at moves_datapath.v(32): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(34) " "Verilog HDL assignment warning at moves_datapath.v(34): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(37) " "Verilog HDL assignment warning at moves_datapath.v(37): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(41) " "Verilog HDL assignment warning at moves_datapath.v(41): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(43) " "Verilog HDL assignment warning at moves_datapath.v(43): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(47) " "Verilog HDL assignment warning at moves_datapath.v(47): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(49) " "Verilog HDL assignment warning at moves_datapath.v(49): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(52) " "Verilog HDL assignment warning at moves_datapath.v(52): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(54) " "Verilog HDL assignment warning at moves_datapath.v(54): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(60) " "Verilog HDL assignment warning at moves_datapath.v(60): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(62) " "Verilog HDL assignment warning at moves_datapath.v(62): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(64) " "Verilog HDL assignment warning at moves_datapath.v(64): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(69) " "Verilog HDL assignment warning at moves_datapath.v(69): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(79) " "Verilog HDL assignment warning at moves_datapath.v(79): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(86) " "Verilog HDL assignment warning at moves_datapath.v(86): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(92) " "Verilog HDL assignment warning at moves_datapath.v(92): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(97) " "Verilog HDL assignment warning at moves_datapath.v(97): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(99) " "Verilog HDL assignment warning at moves_datapath.v(99): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(101) " "Verilog HDL assignment warning at moves_datapath.v(101): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(103) " "Verilog HDL assignment warning at moves_datapath.v(103): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(112) " "Verilog HDL assignment warning at moves_datapath.v(112): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(114) " "Verilog HDL assignment warning at moves_datapath.v(114): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(116) " "Verilog HDL assignment warning at moves_datapath.v(116): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 moves_datapath.v(120) " "Verilog HDL assignment warning at moves_datapath.v(120): truncated value with size 32 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 moves_datapath.v(131) " "Verilog HDL assignment warning at moves_datapath.v(131): truncated value with size 7 to match size of target (6)" {  } { { "moves_datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_datapath.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575060986543 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite1_idle_rom assignments:a1\|datapath:d1\|sprite1_idle_rom:m12 " "Elaborating entity \"sprite1_idle_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\"" {  } { { "datapath.v" "m12" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060989309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\|altsyncram:altsyncram_component\"" {  } { { "sprite1_idle_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060989887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\|altsyncram:altsyncram_component\"" {  } { { "sprite1_idle_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060989934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite1_idle.mif " "Parameter \"init_file\" = \"../sprite1_idle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060989934 ""}  } { { "sprite1_idle_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_idle_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575060989934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_pug1.tdf 1 1 " "Using design file db/altsyncram_pug1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pug1 " "Found entity 1: altsyncram_pug1" {  } { { "altsyncram_pug1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_pug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060990231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575060990231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pug1 assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\|altsyncram:altsyncram_component\|altsyncram_pug1:auto_generated " "Elaborating entity \"altsyncram_pug1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_idle_rom:m12\|altsyncram:altsyncram_component\|altsyncram_pug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060990340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite1_kicking_rom assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13 " "Elaborating entity \"sprite1_kicking_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\"" {  } { { "datapath.v" "m13" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060991340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\|altsyncram:altsyncram_component\"" {  } { { "sprite1_kicking_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060991543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\|altsyncram:altsyncram_component\"" {  } { { "sprite1_kicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060991590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite1_kicking.mif " "Parameter \"init_file\" = \"../sprite1_kicking.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060991590 ""}  } { { "sprite1_kicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_kicking_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575060991590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_r8h1.tdf 1 1 " "Using design file db/altsyncram_r8h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8h1 " "Found entity 1: altsyncram_r8h1" {  } { { "altsyncram_r8h1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_r8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060991903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575060991903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8h1 assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\|altsyncram:altsyncram_component\|altsyncram_r8h1:auto_generated " "Elaborating entity \"altsyncram_r8h1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_kicking_rom:m13\|altsyncram:altsyncram_component\|altsyncram_r8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060992012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite1_punching_rom assignments:a1\|datapath:d1\|sprite1_punching_rom:m14 " "Elaborating entity \"sprite1_punching_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\"" {  } { { "datapath.v" "m14" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060993340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\|altsyncram:altsyncram_component\"" {  } { { "sprite1_punching_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060993559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\|altsyncram:altsyncram_component\"" {  } { { "sprite1_punching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060993590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite1_punching.mif " "Parameter \"init_file\" = \"../sprite1_punching.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060993590 ""}  } { { "sprite1_punching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_punching_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575060993590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_nch1.tdf 1 1 " "Using design file db/altsyncram_nch1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nch1 " "Found entity 1: altsyncram_nch1" {  } { { "altsyncram_nch1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_nch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060993903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575060993903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nch1 assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\|altsyncram:altsyncram_component\|altsyncram_nch1:auto_generated " "Elaborating entity \"altsyncram_nch1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_punching_rom:m14\|altsyncram:altsyncram_component\|altsyncram_nch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060994012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite1_crouching_rom assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15 " "Elaborating entity \"sprite1_crouching_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\"" {  } { { "datapath.v" "m15" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060995075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\|altsyncram:altsyncram_component\"" {  } { { "sprite1_crouching_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060995309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\|altsyncram:altsyncram_component\"" {  } { { "sprite1_crouching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060995325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite1_crouching.mif " "Parameter \"init_file\" = \"../sprite1_crouching.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060995325 ""}  } { { "sprite1_crouching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_crouching_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575060995325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_tfh1.tdf 1 1 " "Using design file db/altsyncram_tfh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfh1 " "Found entity 1: altsyncram_tfh1" {  } { { "altsyncram_tfh1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_tfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060995653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575060995653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfh1 assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\|altsyncram:altsyncram_component\|altsyncram_tfh1:auto_generated " "Elaborating entity \"altsyncram_tfh1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_crouching_rom:m15\|altsyncram:altsyncram_component\|altsyncram_tfh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060995778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite1_jumping_rom assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16 " "Elaborating entity \"sprite1_jumping_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\"" {  } { { "datapath.v" "m16" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060996856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\|altsyncram:altsyncram_component\"" {  } { { "sprite1_jumping_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060997075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\|altsyncram:altsyncram_component\"" {  } { { "sprite1_jumping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060997106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite1_jumping.mif " "Parameter \"init_file\" = \"../sprite1_jumping.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060997106 ""}  } { { "sprite1_jumping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_jumping_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575060997106 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_l9h1.tdf 1 1 " "Using design file db/altsyncram_l9h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9h1 " "Found entity 1: altsyncram_l9h1" {  } { { "altsyncram_l9h1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_l9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060997419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575060997419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9h1 assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated " "Elaborating entity \"altsyncram_l9h1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_jumping_rom:m16\|altsyncram:altsyncram_component\|altsyncram_l9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060997544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite1_sweeping_rom assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17 " "Elaborating entity \"sprite1_sweeping_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\"" {  } { { "datapath.v" "m17" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060998622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\|altsyncram:altsyncram_component\"" {  } { { "sprite1_sweeping_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060998825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\|altsyncram:altsyncram_component\"" {  } { { "sprite1_sweeping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060998872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite1_sweeping.mif " "Parameter \"init_file\" = \"../sprite1_sweeping.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575060998872 ""}  } { { "sprite1_sweeping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_sweeping_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575060998872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_tch1.tdf 1 1 " "Using design file db/altsyncram_tch1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tch1 " "Found entity 1: altsyncram_tch1" {  } { { "altsyncram_tch1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_tch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575060999200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575060999200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tch1 assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\|altsyncram:altsyncram_component\|altsyncram_tch1:auto_generated " "Elaborating entity \"altsyncram_tch1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_sweeping_rom:m17\|altsyncram:altsyncram_component\|altsyncram_tch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575060999325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite1_jumpkicking_rom assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18 " "Elaborating entity \"sprite1_jumpkicking_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\"" {  } { { "datapath.v" "m18" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061000450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\|altsyncram:altsyncram_component\"" {  } { { "sprite1_jumpkicking_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061000684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\|altsyncram:altsyncram_component\"" {  } { { "sprite1_jumpkicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061000731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite1_jumpkicking.mif " "Parameter \"init_file\" = \"../sprite1_jumpkicking.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061000731 ""}  } { { "sprite1_jumpkicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite1_jumpkicking_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061000731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_nmh1.tdf 1 1 " "Using design file db/altsyncram_nmh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nmh1 " "Found entity 1: altsyncram_nmh1" {  } { { "altsyncram_nmh1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_nmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061001028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061001028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nmh1 assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\|altsyncram:altsyncram_component\|altsyncram_nmh1:auto_generated " "Elaborating entity \"altsyncram_nmh1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite1_jumpkicking_rom:m18\|altsyncram:altsyncram_component\|altsyncram_nmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061001153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite2_idle_rom assignments:a1\|datapath:d1\|sprite2_idle_rom:m22 " "Elaborating entity \"sprite2_idle_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\"" {  } { { "datapath.v" "m22" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061002247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\|altsyncram:altsyncram_component\"" {  } { { "sprite2_idle_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061002481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\|altsyncram:altsyncram_component\"" {  } { { "sprite2_idle_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061002528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite2_idle.mif " "Parameter \"init_file\" = \"../sprite2_idle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061002528 ""}  } { { "sprite2_idle_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_idle_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061002528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_qug1.tdf 1 1 " "Using design file db/altsyncram_qug1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qug1 " "Found entity 1: altsyncram_qug1" {  } { { "altsyncram_qug1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_qug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061002856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061002856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qug1 assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\|altsyncram:altsyncram_component\|altsyncram_qug1:auto_generated " "Elaborating entity \"altsyncram_qug1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_idle_rom:m22\|altsyncram:altsyncram_component\|altsyncram_qug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061002981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite2_kicking_rom assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23 " "Elaborating entity \"sprite2_kicking_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\"" {  } { { "datapath.v" "m23" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061004075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\|altsyncram:altsyncram_component\"" {  } { { "sprite2_kicking_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061004310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\|altsyncram:altsyncram_component\"" {  } { { "sprite2_kicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061004356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite2_kicking.mif " "Parameter \"init_file\" = \"../sprite2_kicking.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061004356 ""}  } { { "sprite2_kicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_kicking_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061004356 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_s8h1.tdf 1 1 " "Using design file db/altsyncram_s8h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8h1 " "Found entity 1: altsyncram_s8h1" {  } { { "altsyncram_s8h1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_s8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061004653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061004653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8h1 assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\|altsyncram:altsyncram_component\|altsyncram_s8h1:auto_generated " "Elaborating entity \"altsyncram_s8h1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_kicking_rom:m23\|altsyncram:altsyncram_component\|altsyncram_s8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061004794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite2_punching_rom assignments:a1\|datapath:d1\|sprite2_punching_rom:m24 " "Elaborating entity \"sprite2_punching_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\"" {  } { { "datapath.v" "m24" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061005903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\|altsyncram:altsyncram_component\"" {  } { { "sprite2_punching_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061006153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\|altsyncram:altsyncram_component\"" {  } { { "sprite2_punching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061006200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite2_punching.mif " "Parameter \"init_file\" = \"../sprite2_punching.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061006200 ""}  } { { "sprite2_punching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_punching_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061006200 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_och1.tdf 1 1 " "Using design file db/altsyncram_och1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_och1 " "Found entity 1: altsyncram_och1" {  } { { "altsyncram_och1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_och1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061006528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061006528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_och1 assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\|altsyncram:altsyncram_component\|altsyncram_och1:auto_generated " "Elaborating entity \"altsyncram_och1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_punching_rom:m24\|altsyncram:altsyncram_component\|altsyncram_och1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061006653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite2_crouching_rom assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25 " "Elaborating entity \"sprite2_crouching_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\"" {  } { { "datapath.v" "m25" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061008107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\|altsyncram:altsyncram_component\"" {  } { { "sprite2_crouching_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061008372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\|altsyncram:altsyncram_component\"" {  } { { "sprite2_crouching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061008419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite2_crouching.mif " "Parameter \"init_file\" = \"../sprite2_crouching.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061008419 ""}  } { { "sprite2_crouching_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_crouching_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061008419 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_ufh1.tdf 1 1 " "Using design file db/altsyncram_ufh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufh1 " "Found entity 1: altsyncram_ufh1" {  } { { "altsyncram_ufh1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_ufh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061008732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061008732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ufh1 assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\|altsyncram:altsyncram_component\|altsyncram_ufh1:auto_generated " "Elaborating entity \"altsyncram_ufh1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_crouching_rom:m25\|altsyncram:altsyncram_component\|altsyncram_ufh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061008857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite2_jumping_rom assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26 " "Elaborating entity \"sprite2_jumping_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\"" {  } { { "datapath.v" "m26" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061010341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\|altsyncram:altsyncram_component\"" {  } { { "sprite2_jumping_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061010560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\|altsyncram:altsyncram_component\"" {  } { { "sprite2_jumping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061010591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite2_jumping.mif " "Parameter \"init_file\" = \"../sprite2_jumping.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061010591 ""}  } { { "sprite2_jumping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_jumping_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061010591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_m9h1.tdf 1 1 " "Using design file db/altsyncram_m9h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9h1 " "Found entity 1: altsyncram_m9h1" {  } { { "altsyncram_m9h1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_m9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061010919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061010919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9h1 assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\|altsyncram:altsyncram_component\|altsyncram_m9h1:auto_generated " "Elaborating entity \"altsyncram_m9h1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_jumping_rom:m26\|altsyncram:altsyncram_component\|altsyncram_m9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061011060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite2_sweeping_rom assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27 " "Elaborating entity \"sprite2_sweeping_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\"" {  } { { "datapath.v" "m27" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061012247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\|altsyncram:altsyncram_component\"" {  } { { "sprite2_sweeping_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061012482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\|altsyncram:altsyncram_component\"" {  } { { "sprite2_sweeping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061012544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite2_sweeping.mif " "Parameter \"init_file\" = \"../sprite2_sweeping.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061012544 ""}  } { { "sprite2_sweeping_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_sweeping_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061012544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_uch1.tdf 1 1 " "Using design file db/altsyncram_uch1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uch1 " "Found entity 1: altsyncram_uch1" {  } { { "altsyncram_uch1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_uch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061012872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061012872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uch1 assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\|altsyncram:altsyncram_component\|altsyncram_uch1:auto_generated " "Elaborating entity \"altsyncram_uch1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_sweeping_rom:m27\|altsyncram:altsyncram_component\|altsyncram_uch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061013310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite2_jumpkicking_rom assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28 " "Elaborating entity \"sprite2_jumpkicking_rom\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\"" {  } { { "datapath.v" "m28" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061014872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\|altsyncram:altsyncram_component\"" {  } { { "sprite2_jumpkicking_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061015122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\|altsyncram:altsyncram_component\"" {  } { { "sprite2_jumpkicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061015169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sprite2_jumpkicking.mif " "Parameter \"init_file\" = \"../sprite2_jumpkicking.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061015169 ""}  } { { "sprite2_jumpkicking_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/sprite2_jumpkicking_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061015169 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_omh1.tdf 1 1 " "Using design file db/altsyncram_omh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omh1 " "Found entity 1: altsyncram_omh1" {  } { { "altsyncram_omh1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_omh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061015482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061015482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omh1 assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\|altsyncram:altsyncram_component\|altsyncram_omh1:auto_generated " "Elaborating entity \"altsyncram_omh1\" for hierarchy \"assignments:a1\|datapath:d1\|sprite2_jumpkicking_rom:m28\|altsyncram:altsyncram_component\|altsyncram_omh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061015622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom assignments:a1\|datapath:d1\|background_rom:m3 " "Elaborating entity \"background_rom\" for hierarchy \"assignments:a1\|datapath:d1\|background_rom:m3\"" {  } { { "datapath.v" "m3" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061016951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\"" {  } { { "background_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/background_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061017248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\"" {  } { { "background_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/background_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061017310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../background.mif " "Parameter \"init_file\" = \"../background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061017310 ""}  } { { "background_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/background_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061017310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_crg1.tdf 1 1 " "Using design file db/altsyncram_crg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crg1 " "Found entity 1: altsyncram_crg1" {  } { { "altsyncram_crg1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_crg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061017654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061017654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_crg1 assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\|altsyncram_crg1:auto_generated " "Elaborating entity \"altsyncram_crg1\" for hierarchy \"assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\|altsyncram_crg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061017794 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_11a.tdf 1 1 " "Using design file db/decode_11a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "decode_11a.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/decode_11a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061018388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061018388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\|altsyncram_crg1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\|altsyncram_crg1:auto_generated\|decode_11a:rden_decode\"" {  } { { "altsyncram_crg1.tdf" "rden_decode" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_crg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061018529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_pfb.tdf 1 1 " "Using design file db/mux_pfb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pfb " "Found entity 1: mux_pfb" {  } { { "mux_pfb.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/mux_pfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061018935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061018935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pfb assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\|altsyncram_crg1:auto_generated\|mux_pfb:mux2 " "Elaborating entity \"mux_pfb\" for hierarchy \"assignments:a1\|datapath:d1\|background_rom:m3\|altsyncram:altsyncram_component\|altsyncram_crg1:auto_generated\|mux_pfb:mux2\"" {  } { { "altsyncram_crg1.tdf" "mux2" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_crg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061019076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startscreen_rom assignments:a1\|datapath:d1\|startscreen_rom:m1 " "Elaborating entity \"startscreen_rom\" for hierarchy \"assignments:a1\|datapath:d1\|startscreen_rom:m1\"" {  } { { "datapath.v" "m1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061023451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|startscreen_rom:m1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|startscreen_rom:m1\|altsyncram:altsyncram_component\"" {  } { { "startscreen_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/startscreen_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061023717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|startscreen_rom:m1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|startscreen_rom:m1\|altsyncram:altsyncram_component\"" {  } { { "startscreen_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/startscreen_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061023779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|startscreen_rom:m1\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|startscreen_rom:m1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../start_screen.mif " "Parameter \"init_file\" = \"../start_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061023779 ""}  } { { "startscreen_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/startscreen_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061023779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_p2h1.tdf 1 1 " "Using design file db/altsyncram_p2h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2h1 " "Found entity 1: altsyncram_p2h1" {  } { { "altsyncram_p2h1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_p2h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061024092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061024092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2h1 assignments:a1\|datapath:d1\|startscreen_rom:m1\|altsyncram:altsyncram_component\|altsyncram_p2h1:auto_generated " "Elaborating entity \"altsyncram_p2h1\" for hierarchy \"assignments:a1\|datapath:d1\|startscreen_rom:m1\|altsyncram:altsyncram_component\|altsyncram_p2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061024232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p1_win_rom assignments:a1\|datapath:d1\|p1_win_rom:wm1 " "Elaborating entity \"p1_win_rom\" for hierarchy \"assignments:a1\|datapath:d1\|p1_win_rom:wm1\"" {  } { { "datapath.v" "wm1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061029201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|p1_win_rom:wm1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|p1_win_rom:wm1\|altsyncram:altsyncram_component\"" {  } { { "p1_win_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/p1_win_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061029436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|p1_win_rom:wm1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|p1_win_rom:wm1\|altsyncram:altsyncram_component\"" {  } { { "p1_win_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/p1_win_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061029498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|p1_win_rom:wm1\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|p1_win_rom:wm1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../p1_win.mif " "Parameter \"init_file\" = \"../p1_win.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061029498 ""}  } { { "p1_win_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/p1_win_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061029498 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_qcg1.tdf 1 1 " "Using design file db/altsyncram_qcg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qcg1 " "Found entity 1: altsyncram_qcg1" {  } { { "altsyncram_qcg1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_qcg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061029826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061029826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qcg1 assignments:a1\|datapath:d1\|p1_win_rom:wm1\|altsyncram:altsyncram_component\|altsyncram_qcg1:auto_generated " "Elaborating entity \"altsyncram_qcg1\" for hierarchy \"assignments:a1\|datapath:d1\|p1_win_rom:wm1\|altsyncram:altsyncram_component\|altsyncram_qcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061029967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2_win_rom assignments:a1\|datapath:d1\|p2_win_rom:wm2 " "Elaborating entity \"p2_win_rom\" for hierarchy \"assignments:a1\|datapath:d1\|p2_win_rom:wm2\"" {  } { { "datapath.v" "wm2" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061034139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram assignments:a1\|datapath:d1\|p2_win_rom:wm2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"assignments:a1\|datapath:d1\|p2_win_rom:wm2\|altsyncram:altsyncram_component\"" {  } { { "p2_win_rom.v" "altsyncram_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/p2_win_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061034389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|p2_win_rom:wm2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|p2_win_rom:wm2\|altsyncram:altsyncram_component\"" {  } { { "p2_win_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/p2_win_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061034451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|p2_win_rom:wm2\|altsyncram:altsyncram_component " "Instantiated megafunction \"assignments:a1\|datapath:d1\|p2_win_rom:wm2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../p2_win.mif " "Parameter \"init_file\" = \"../p2_win.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061034467 ""}  } { { "p2_win_rom.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/p2_win_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061034467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_rcg1.tdf 1 1 " "Using design file db/altsyncram_rcg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rcg1 " "Found entity 1: altsyncram_rcg1" {  } { { "altsyncram_rcg1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_rcg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061034779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061034779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rcg1 assignments:a1\|datapath:d1\|p2_win_rom:wm2\|altsyncram:altsyncram_component\|altsyncram_rcg1:auto_generated " "Elaborating entity \"altsyncram_rcg1\" for hierarchy \"assignments:a1\|datapath:d1\|p2_win_rom:wm2\|altsyncram:altsyncram_component\|altsyncram_rcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061034920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "top.v" "VGA" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061039842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061039952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061040092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061040155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE start_screen.mif " "Parameter \"INIT_FILE\" = \"start_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061040155 ""}  } { { "vga_adapter.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061040155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_ivm1.tdf 1 1 " "Using design file db/altsyncram_ivm1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivm1 " "Found entity 1: altsyncram_ivm1" {  } { { "altsyncram_ivm1.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061040483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061040483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ivm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ivm1:auto_generated " "Elaborating entity \"altsyncram_ivm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ivm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061040623 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_7la.tdf 1 1 " "Using design file db/decode_7la.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "decode_7la.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061041186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061041186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ivm1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ivm1:auto_generated\|decode_7la:decode2\"" {  } { { "altsyncram_ivm1.tdf" "decode2" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061041327 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_01a.tdf 1 1 " "Using design file db/decode_01a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "decode_01a.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061041748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061041748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ivm1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ivm1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "altsyncram_ivm1.tdf" "rden_decode_b" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061041905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_ofb.tdf 1 1 " "Using design file db/mux_ofb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "mux_ofb.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061042452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061042452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ivm1:auto_generated\|mux_ofb:mux3 " "Elaborating entity \"mux_ofb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ivm1:auto_generated\|mux_ofb:mux3\"" {  } { { "altsyncram_ivm1.tdf" "mux3" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altsyncram_ivm1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061042592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061045374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061045733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061045780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061045780 ""}  } { { "vga_pll.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061045780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altpll_80u.tdf 1 1 " "Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "altpll_80u.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061046108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575061046108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061046264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061046436 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 h4 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"h4\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "moves_top.v" "h4" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1575061046936 "|top|assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 h5 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"h5\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "moves_top.v" "h5" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 39 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1575061046936 "|top|assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 h6 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"h6\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "moves_top.v" "h6" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1575061046936 "|top|assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 h7 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"h7\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "moves_top.v" "h7" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1575061046936 "|top|assignments:a1|datapath:d1|moves_top:m_t1|Hexadecimal_To_Seven_Segment:h7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 moves_datapath1 4 3 " "Port \"ordered port 3\" on the entity instantiation of \"moves_datapath1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "moves_top.v" "moves_datapath1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1575061046936 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 moves_datapath1 4 3 " "Port \"ordered port 4\" on the entity instantiation of \"moves_datapath1\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "moves_top.v" "moves_datapath1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1575061046936 "|top|assignments:a1|datapath:d1|moves_top:m_t1|moves_datapath:moves_datapath1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|moves_top:m_t2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|moves_top:m_t2\|Mod1\"" {  } { { "moves_top.v" "Mod1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|moves_top:m_t2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|moves_top:m_t2\|Div1\"" {  } { { "moves_top.v" "Div1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|moves_top:m_t2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|moves_top:m_t2\|Mod0\"" {  } { { "moves_top.v" "Mod0" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|moves_top:m_t2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|moves_top:m_t2\|Div0\"" {  } { { "moves_top.v" "Div0" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Mod0\"" {  } { { "datapath.v" "Mod0" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Mod1\"" {  } { { "datapath.v" "Mod1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Mod4\"" {  } { { "datapath.v" "Mod4" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Div0\"" {  } { { "datapath.v" "Div0" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Div2\"" {  } { { "datapath.v" "Div2" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Div1\"" {  } { { "datapath.v" "Div1" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Div4\"" {  } { { "datapath.v" "Div4" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Div3\"" {  } { { "datapath.v" "Div3" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Mod3\"" {  } { { "datapath.v" "Mod3" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Mod2\"" {  } { { "datapath.v" "Mod2" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Div5\"" {  } { { "datapath.v" "Div5" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "assignments:a1\|datapath:d1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"assignments:a1\|datapath:d1\|Mod5\"" {  } { { "datapath.v" "Mod5" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061049249 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575061049249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|moves_top:m_t2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|moves_top:m_t2\|lpm_divide:Mod1\"" {  } { { "moves_top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061050108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|moves_top:m_t2\|lpm_divide:Mod1 " "Instantiated megafunction \"assignments:a1\|datapath:d1\|moves_top:m_t2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061050108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061050108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061050108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061050108 ""}  } { { "moves_top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061050108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "lpm_divide_62m.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061050624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061050624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "sign_div_unsign_9kh.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061051249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061051249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "alt_u_div_ose.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061051874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061051874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|moves_top:m_t2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|moves_top:m_t2\|lpm_divide:Div1\"" {  } { { "moves_top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061052280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|moves_top:m_t2\|lpm_divide:Div1 " "Instantiated megafunction \"assignments:a1\|datapath:d1\|moves_top:m_t2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061052280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061052280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061052280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061052280 ""}  } { { "moves_top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/moves_top.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061052280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "lpm_divide_3am.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061052624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061052624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|lpm_divide:Mod0\"" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061054546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|lpm_divide:Mod0 " "Instantiated megafunction \"assignments:a1\|datapath:d1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061054546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061054546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061054546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061054546 ""}  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061054546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p3m " "Found entity 1: lpm_divide_p3m" {  } { { "lpm_divide_p3m.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/lpm_divide_p3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061054874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061054874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "sign_div_unsign_slh.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061055483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061055483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "alt_u_div_uve.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061056124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061056124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|lpm_divide:Div0\"" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061057624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|lpm_divide:Div0 " "Instantiated megafunction \"assignments:a1\|datapath:d1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061057624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061057624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061057624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061057624 ""}  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061057624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "lpm_divide_mbm.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/lpm_divide_mbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061057968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061057968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|lpm_divide:Div2\"" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061058609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|lpm_divide:Div2 " "Instantiated megafunction \"assignments:a1\|datapath:d1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061058609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061058609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061058609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061058609 ""}  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061058609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "lpm_divide_kbm.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061058968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061058968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "sign_div_unsign_qlh.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061059546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061059546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "alt_u_div_qve.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061060171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061060171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|lpm_divide:Div3\"" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061061702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|lpm_divide:Div3 " "Instantiated megafunction \"assignments:a1\|datapath:d1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061061702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061061702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061061702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061061702 ""}  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061061702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "assignments:a1\|datapath:d1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"assignments:a1\|datapath:d1\|lpm_divide:Mod3\"" {  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061062328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "assignments:a1\|datapath:d1\|lpm_divide:Mod3 " "Instantiated megafunction \"assignments:a1\|datapath:d1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061062328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061062328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061062328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575061062328 ""}  } { { "datapath.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/datapath.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575061062328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "lpm_divide_n3m.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/lpm_divide_n3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575061062671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061062671 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575061067453 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575061069984 "|top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575061069984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575061070234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575061072375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/output_files/top.map.smsg " "Generated suppressed messages file //SRVD/Homes\$/wangbox2/Desktop/M1_Demo/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061074000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575061082922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575061082922 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575061083594 ""}  } { { "altpll_80u.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1575061083594 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "42 " "Design contains 42 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[0\] " "No output dependent on input pin \"GPIO_0\[0\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[1\] " "No output dependent on input pin \"GPIO_0\[1\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[2\] " "No output dependent on input pin \"GPIO_0\[2\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[3\] " "No output dependent on input pin \"GPIO_0\[3\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[4\] " "No output dependent on input pin \"GPIO_0\[4\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[5\] " "No output dependent on input pin \"GPIO_0\[5\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[6\] " "No output dependent on input pin \"GPIO_0\[6\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[7\] " "No output dependent on input pin \"GPIO_0\[7\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[8\] " "No output dependent on input pin \"GPIO_0\[8\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[9\] " "No output dependent on input pin \"GPIO_0\[9\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[17\] " "No output dependent on input pin \"GPIO_0\[17\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[19\] " "No output dependent on input pin \"GPIO_0\[19\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[21\] " "No output dependent on input pin \"GPIO_0\[21\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[22\] " "No output dependent on input pin \"GPIO_0\[22\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[23\] " "No output dependent on input pin \"GPIO_0\[23\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[24\] " "No output dependent on input pin \"GPIO_0\[24\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[25\] " "No output dependent on input pin \"GPIO_0\[25\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[26\] " "No output dependent on input pin \"GPIO_0\[26\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[27\] " "No output dependent on input pin \"GPIO_0\[27\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[28\] " "No output dependent on input pin \"GPIO_0\[28\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[29\] " "No output dependent on input pin \"GPIO_0\[29\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[30\] " "No output dependent on input pin \"GPIO_0\[30\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[31\] " "No output dependent on input pin \"GPIO_0\[31\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[32\] " "No output dependent on input pin \"GPIO_0\[32\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[33\] " "No output dependent on input pin \"GPIO_0\[33\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[34\] " "No output dependent on input pin \"GPIO_0\[34\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[35\] " "No output dependent on input pin \"GPIO_0\[35\]\"" {  } { { "top.v" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575061085016 "|top|GPIO_0[35]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575061085016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4911 " "Implemented 4911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575061085032 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575061085032 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575061085032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4453 " "Implemented 4453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575061085032 ""} { "Info" "ICUT_CUT_TM_RAMS" "333 " "Implemented 333 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575061085032 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575061085032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575061085032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575061085516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 15:58:05 2019 " "Processing ended: Fri Nov 29 15:58:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575061085516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575061085516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575061085516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575061085516 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575061094454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575061094469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:58:12 2019 " "Processing started: Fri Nov 29 15:58:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575061094469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575061094469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M1_Demo -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off M1_Demo -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575061094469 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575061094657 ""}
{ "Info" "0" "" "Project  = M1_Demo" {  } {  } 0 0 "Project  = M1_Demo" 0 0 "Fitter" 0 0 1575061094657 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1575061094657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575061096141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575061096157 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575061096329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575061096391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575061096391 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575061096501 ""}  } { { "altpll_80u.tdf" "" { Text "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1575061096501 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1575061096532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575061097001 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575061097641 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575061098110 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1575061108204 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1575061108360 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1575061108360 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 58 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 58 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575061108470 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1575061108470 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 591 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 591 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575061108470 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1575061108470 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575061108470 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575061109767 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575061109767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575061109767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575061109845 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061109845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061109845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061109845 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1575061109845 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575061109876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575061109876 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575061109876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575061109986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575061109986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575061109986 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575061109986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575061109986 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575061109986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575061110298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575061110298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575061110298 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/desl/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575061110501 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1575061110501 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575061110517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575061115798 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1575061116564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575061124877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575061133440 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575061140799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575061140799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575061143049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575061151050 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575061151050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575061160566 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575061160566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575061160566 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.11 " "Total time spent on timing analysis during the Fitter is 6.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575061167159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575061167253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575061170097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575061170113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575061172972 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575061179988 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575061180519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVD/Homes\$/wangbox2/Desktop/M1_Demo/output_files/top.fit.smsg " "Generated suppressed messages file //SRVD/Homes\$/wangbox2/Desktop/M1_Demo/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575061181004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 143 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2695 " "Peak virtual memory: 2695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575061192692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 15:59:52 2019 " "Processing ended: Fri Nov 29 15:59:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575061192692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575061192692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575061192692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575061192692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575061198161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575061198192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:59:57 2019 " "Processing started: Fri Nov 29 15:59:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575061198192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575061198192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M1_Demo -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off M1_Demo -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575061198192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575061201551 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575061210161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575061213755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:00:13 2019 " "Processing ended: Fri Nov 29 16:00:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575061213755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575061213755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575061213755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575061213755 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575061215411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575061218380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575061218396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:00:16 2019 " "Processing started: Fri Nov 29 16:00:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575061218396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575061218396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M1_Demo -c top " "Command: quartus_sta M1_Demo -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575061218396 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1575061218615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575061232396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575061232396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061232459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061232459 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575061233459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575061234271 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061234271 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575061234303 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575061234303 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575061234303 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575061234303 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061234303 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name assignments:a1\|datapath:d1\|out\[0\] assignments:a1\|datapath:d1\|out\[0\] " "create_clock -period 1.000 -name assignments:a1\|datapath:d1\|out\[0\] assignments:a1\|datapath:d1\|out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575061234303 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575061234303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061234318 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061234318 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061234318 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575061234318 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575061234334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575061234334 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575061234334 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575061234521 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575061235146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575061235146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.282 " "Worst-case setup slack is -15.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.282           -7031.321 CLOCK_50  " "  -15.282           -7031.321 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.709             -78.847 assignments:a1\|datapath:d1\|out\[0\]  " "   -5.709             -78.847 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.411               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.411               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061235193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 CLOCK_50  " "    0.362               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.423               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 assignments:a1\|datapath:d1\|out\[0\]  " "    0.442               0.000 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061235271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575061235318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575061235365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.302 assignments:a1\|datapath:d1\|out\[0\]  " "   -0.394             -12.302 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.858               0.000 CLOCK_50  " "    8.858               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.764               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.764               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061235412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061235412 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575061235506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575061235553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575061238990 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061239975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061239975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061239975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575061239975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575061239990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575061240162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575061240162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.569 " "Worst-case setup slack is -16.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.569           -7666.099 CLOCK_50  " "  -16.569           -7666.099 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.593             -80.074 assignments:a1\|datapath:d1\|out\[0\]  " "   -5.593             -80.074 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.716               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.716               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061240209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 CLOCK_50  " "    0.243               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.392               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 assignments:a1\|datapath:d1\|out\[0\]  " "    0.455               0.000 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061240287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575061240318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575061240397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.842 assignments:a1\|datapath:d1\|out\[0\]  " "   -0.394             -11.842 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.807               0.000 CLOCK_50  " "    8.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.752               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.752               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061240428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061240428 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575061240522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575061240928 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575061244506 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061245491 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061245491 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061245491 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575061245491 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575061245491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575061245522 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575061245522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.135 " "Worst-case setup slack is -3.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.135             -39.212 assignments:a1\|datapath:d1\|out\[0\]  " "   -3.135             -39.212 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052             -99.325 CLOCK_50  " "   -3.052             -99.325 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.214               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.214               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061245584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 assignments:a1\|datapath:d1\|out\[0\]  " "    0.165               0.000 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLOCK_50  " "    0.179               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.237               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061245662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575061245694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575061245741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.067 " "Worst-case minimum pulse width slack is -0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.554 assignments:a1\|datapath:d1\|out\[0\]  " "   -0.067              -0.554 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.806               0.000 CLOCK_50  " "    8.806               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061245881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061245881 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575061245959 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061246662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061246662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575061246662 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575061246662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575061246662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575061246694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575061246694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.759 " "Worst-case setup slack is -2.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.759             -36.528 assignments:a1\|datapath:d1\|out\[0\]  " "   -2.759             -36.528 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505             -78.809 CLOCK_50  " "   -2.505             -78.809 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.833               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.833               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061246741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 assignments:a1\|datapath:d1\|out\[0\]  " "    0.149               0.000 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK_50  " "    0.168               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.213               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061246834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575061246881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575061246912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.020 " "Worst-case minimum pulse width slack is -0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.040 assignments:a1\|datapath:d1\|out\[0\]  " "   -0.020              -0.040 assignments:a1\|datapath:d1\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.800               0.000 CLOCK_50  " "    8.800               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.886               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.886               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575061246975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575061246975 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575061250772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575061250772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575061251444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:00:51 2019 " "Processing ended: Fri Nov 29 16:00:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575061251444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575061251444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575061251444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575061251444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 307 s " "Quartus Prime Full Compilation was successful. 0 errors, 307 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575061266554 ""}
