{
  "run_00000": "250531_1756_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00001": "250531_1803_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00002": "250531_1805_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00003": "250531_1808_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00004": "250531_1810_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00005": "250531_1812_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00006": "250531_1815_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00007": "250531_1816_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00008": "250531_1818_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00009": "250531_1820_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00010": "250531_1822_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00011": "250531_1824_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00012": "250531_1826_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00013": "250531_1828_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00014": "250531_1831_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00015": "250531_1833_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00016": "250601_1229_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00017": "250601_1232_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00018": "250601_1234_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00019": "250601_1237_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00020": "250601_1240_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00021": "250601_1243_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00022": "250601_1245_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00023": "250601_1247_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00024": "250601_1249_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00025": "250601_1251_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00026": "250601_1254_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00027": "250601_1256_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00028": "250601_1258_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00029": "250601_1301_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00030": "250601_1304_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00031": "250601_1306_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00032": "250601_1308_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00033": "250601_1311_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00034": "250601_1314_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00035": "250601_1316_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00036": "250601_1319_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00037": "250601_1322_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00038": "250601_1324_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00039": "250601_1327_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00040": "250601_1330_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00041": "250601_1333_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00042": "250601_1335_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00043": "250601_1338_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00044": "250601_1340_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00045": "250601_1342_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00046": "250601_1344_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00047": "250601_1346_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00048": "250601_1348_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00049": "250601_1349_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00050": "250601_1352_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00051": "250601_1354_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00052": "250601_1356_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00053": "250601_1358_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00054": "250601_1401_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00055": "250601_1403_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00056": "250601_1405_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00057": "250601_1407_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00058": "250601_1409_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00059": "250601_1411_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00060": "250601_1413_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00061": "250601_1415_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00062": "250601_1417_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00063": "250601_1420_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00064": "250601_1422_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00065": "250601_1424_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00066": "250601_1426_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00067": "250601_1428_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00068": "250601_1430_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00069": "250601_1433_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00070": "250601_1435_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00071": "250601_1437_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00072": "250601_1439_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00073": "250601_1442_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00074": "250601_1444_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00075": "250601_1447_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00076": "250601_1450_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00077": "250601_1452_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00078": "250601_1455_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00079": "250601_1457_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00080": "250601_1459_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00081": "250601_1502_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00082": "250601_1504_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00083": "250601_1508_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00084": "250601_1510_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00085": "250601_1513_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00086": "250601_1515_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00087": "250601_1518_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00088": "250601_1520_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00089": "250601_1522_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00090": "250601_1524_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00091": "250601_1526_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00092": "250601_1528_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00093": "250601_1530_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00094": "250601_1533_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00095": "250601_1536_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00096": "250601_1538_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00097": "250601_1540_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00098": "250601_1543_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00099": "250601_1545_DDQN_OOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00100": "250602_1110_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00101": "250602_1114_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00102": "250602_1117_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00103": "250602_1123_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00104": "250602_1128_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00105": "250602_1135_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00106": "250602_1141_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00107": "250602_1144_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00108": "250602_1152_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00109": "250602_1157_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00110": "250602_1202_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00111": "250602_1206_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00112": "250602_1211_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00113": "250602_1214_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00114": "250602_1219_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00115": "250602_1226_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00116": "250602_1231_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00117": "250602_1236_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00118": "250602_1241_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00119": "250602_1249_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00120": "250602_1252_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00121": "250602_1300_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00122": "250602_1305_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00123": "250602_1308_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00124": "250602_1318_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00125": "250602_1323_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00126": "250602_1329_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00127": "250602_1335_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00128": "250602_1339_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00129": "250602_1345_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00130": "250602_1352_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00131": "250602_1358_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00132": "250602_1404_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00133": "250602_1408_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00134": "250602_1412_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00135": "250602_1415_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00136": "250602_1420_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00137": "250602_1427_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00138": "250602_1434_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00139": "250602_1442_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00140": "250602_1445_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00141": "250602_1450_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00142": "250602_1455_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00143": "250602_1501_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00144": "250602_1509_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00145": "250602_1514_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00146": "250602_1520_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00147": "250602_1525_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00148": "250602_1530_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00149": "250602_1538_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00150": "250602_1541_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00151": "250602_1547_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00152": "250602_1549_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00153": "250602_1553_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00154": "250602_1557_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00155": "250602_1603_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00156": "250602_1607_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00157": "250602_1610_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00158": "250602_1618_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00159": "250602_1621_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00160": "250602_1624_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00161": "250602_1629_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00162": "250602_1634_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00163": "250602_1638_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00164": "250602_1642_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00165": "250602_1650_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00166": "250602_1657_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00167": "250602_1701_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00168": "250602_1707_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00169": "250602_1713_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00170": "250602_1719_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00171": "250602_1725_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00172": "250602_1728_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00173": "250602_1737_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00174": "250602_1742_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00175": "250602_1745_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00176": "250602_1753_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00177": "250602_1759_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00178": "250602_1804_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00179": "250602_1809_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00180": "250602_1816_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00181": "250602_1822_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00182": "250602_1829_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00183": "250602_1833_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00184": "250602_1836_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00185": "250602_1840_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00186": "250602_1849_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00187": "250602_1855_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00188": "250602_1900_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00189": "250602_1906_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00190": "250602_1914_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00191": "250602_1920_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00192": "250602_1925_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00193": "250602_1929_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00194": "250602_1933_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00195": "250602_1939_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00196": "250602_1943_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00197": "250602_1948_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00198": "250602_1954_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32",
  "run_00199": "250602_2001_DDQN_nOOP_nCUDA_v0_0.0005_5000_1000_0.95_5000_32"
}