// Seed: 2672796331
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  logic id_3;
  assign id_1 = id_1;
  logic id_4;
  type_8(
      id_3, id_1
  );
  assign id_2 = id_3;
  logic id_5;
endmodule
