# testlist generated on 2023-03-19 17:10 GMT
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/add-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - add
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/addi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - addi
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/and-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - and
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/andi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - andi
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/auipc-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - auipc
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/beq-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - beq
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/bge-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bge
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/bgeu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bgeu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/blt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - blt
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/bltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bltu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/bne-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bne
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/fence-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - fence
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/jal-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - jal
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - jalr
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lb-align
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lbu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lbu-align
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lh-align
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lhu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lhu-align
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lui-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lui
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/lw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lw-align
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/misalign1-jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - misalign1-jalr
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/or-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - or
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/ori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - ori
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sb-align
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sh-align
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sll-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sll
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/slli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slli
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/slt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slt
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/slti-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slti
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sltiu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sltiu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sltu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sra-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sra
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/srai-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srai
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/srl-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srl
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/srli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srli
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sub-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sub
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/sw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sw-align
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/xor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - xor
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/I/src/xori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - xori
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/div-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - div
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/divu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - divu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mul-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mul
  - mul
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulh-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulh
  - mulh
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulhsu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulhsu
  - mulhsu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/mulhu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulhu
  - mulhu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/rem-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - rem
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/M/src/remu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - remu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/ebreak.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - ebreak
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/ecall.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - ecall
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-beq-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-beq
  - misalign-beq
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-bge-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-bge
  - misalign-bge
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-bgeu-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-bgeu
  - misalign-bgeu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-blt-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-blt
  - misalign-blt
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-bltu-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-bltu
  - misalign-bltu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-bne-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-bne
  - misalign-bne
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-jal-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-jal
  - misalign-jal
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-lh-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-lh
  - misalign-lh
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-lhu-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-lhu
  - misalign-lhu
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-lw-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-lw
  - misalign-lw
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-sh-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-sh
  - misalign-sh
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign-sw-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-sw
  - misalign-sw
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S
/home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S:
  commit_id: '-'
  work_dir: /home/lovis/Desktop/RiVer_core/riscof/riscof_work/rv32i_m/privilege/src/misalign2-jalr-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign2-jalr
  - misalign2-jalr
  test_path: /home/lovis/Desktop/RiVer_core/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S
