Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a7d084e23c1140baa17fbae6defab0da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot read_buffer_tb_behav xil_defaultlib.read_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/read_buffer.sv" Line 1. Module read_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/preamble_detector.sv" Line 2. Module preamble_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/read_buffer.sv" Line 1. Module read_buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Taimoor/Desktop/Ethernet_Project/fp_det/preamble_detector.sv" Line 2. Module preamble_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.preamble_detector
Compiling module xil_defaultlib.read_buffer
Compiling module xil_defaultlib.read_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot read_buffer_tb_behav
