// Seed: 4028059723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  assign module_1.id_1 = 0;
  inout tri id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_5 && -1;
  tri0 id_7 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_4 = 32'd40
) (
    output wor id_0,
    input wor _id_1,
    output tri0 id_2,
    output wire id_3,
    input supply0 _id_4
);
  logic [-1 'b0 : id_4] id_6;
  ;
  wire [-1 : id_1] id_7;
  wire id_8;
  wire [-1 : 1  &  -1] id_9;
  logic id_10;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10,
      id_8,
      id_6
  );
endmodule
