{"vcs1":{"timestamp_begin":1681764257.673398203, "rt":0.44, "ut":0.22, "st":0.10}}
{"vcselab":{"timestamp_begin":1681764258.196231084, "rt":0.42, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1681764258.683397504, "rt":0.25, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681764257.234379220}
{"VCS_COMP_START_TIME": 1681764257.234379220}
{"VCS_COMP_END_TIME": 1681764259.005575228}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337048}}
{"stitch_vcselab": {"peak_mem": 238980}}
