<profile>

<section name = "Vivado HLS Report for 'bgsub'" level="0">
<item name = "Date">Sat Jan 13 16:53:20 2018
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">backsub_gmm_new_180110</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.58, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1905122, 5361126, 1905123, 5361127, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_bgsub_Block_proc_fu_84">bgsub_Block_proc, 1905122, 5361126, 1905122, 5361126, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">68, 40, 17593, 27304</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 2, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">24, 18, 16, 51</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="bgsub_AXILiteS_s_axi_U">bgsub_AXILiteS_s_axi, 0, 0, 144, 232</column>
<column name="bgsub_Block_proc_U0">bgsub_Block_proc, 68, 40, 16310, 25630</column>
<column name="bgsub_CRTL_BUS_s_axi_U">bgsub_CRTL_BUS_s_axi, 0, 0, 43, 42</column>
<column name="bgsub_gmem_m_axi_U">bgsub_gmem_m_axi, 0, 0, 548, 700</column>
<column name="bgsub_gmem_offset_m_axi_U">bgsub_gmem_offset_m_axi, 0, 0, 548, 700</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS">1, 0, 1, 0</column>
<column name="ap_reg_procdone_bgsub_Block_proc_U0">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, bgsub, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, bgsub, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, bgsub, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_offset_AWVALID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWREADY">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWADDR">out, 32, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWLEN">out, 8, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWSIZE">out, 3, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWBURST">out, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWLOCK">out, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWCACHE">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWPROT">out, 3, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWQOS">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWREGION">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_AWUSER">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WVALID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WREADY">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WDATA">out, 32, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WSTRB">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WLAST">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_WUSER">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARVALID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARREADY">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARADDR">out, 32, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARID">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARLEN">out, 8, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARSIZE">out, 3, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARBURST">out, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARLOCK">out, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARCACHE">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARPROT">out, 3, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARQOS">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARREGION">out, 4, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_ARUSER">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RVALID">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RREADY">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RDATA">in, 32, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RLAST">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RID">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RUSER">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_RRESP">in, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BVALID">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BREADY">out, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BRESP">in, 2, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BID">in, 1, m_axi, gmem_offset, pointer</column>
<column name="m_axi_gmem_offset_BUSER">in, 1, m_axi, gmem_offset, pointer</column>
</table>
</item>
</section>
</profile>
