INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab3/lab3.srcs/sources_1/imports/SR/load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab3/lab3.srcs/sources_1/imports/SR/maszyna_stanow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maszyna_stanow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab3/lab3.srcs/sources_1/imports/SR/save_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab3/lab3.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab3/lab3.srcs/sources_1/new/save_received.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_received
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab3/lab3.srcs/sim_1/new/tb_maszyna_stanow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maszyna_stanow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab3/lab3.srcs/sim_1/new/tb_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_receivermodule
