<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/**</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct">  ******************************************************************************</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct">  * @file    stm32f4xx_dma.c</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct">  * @author  MCD Application Team</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct">  * @version V1.0.0</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct">  * @date    30-September-2011</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct">  * @brief   This file provides firmware functions to manage the following </span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct">  *          functionalities of the Direct Memory Access controller (DMA):           </span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct">  *           - Initialization and Configuration</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct">  *           - Data Counter</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct">  *           - Double Buffer mode configuration and command  </span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct">  *           - Interrupts and flags management</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct">  *           </span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct">  *  @verbatim</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct">  *      </span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct">  *          ===================================================================      </span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct">  *                                 How to use this driver</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct">  *          =================================================================== </span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct">  *          1. Enable The DMA controller clock using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA1, ENABLE)</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct">  *             function for DMA1 or using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2, ENABLE)</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="ct">  *             function for DMA2.</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct">  *</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct">  *          2. Enable and configure the peripheral to be connected to the DMA Stream</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct">  *             (except for internal SRAM / FLASH memories: no initialization is </span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct">  *             necessary). </span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="ct">  *        </span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="ct">  *          3. For a given Stream, program the required configuration through following parameters:   </span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="ct">  *             Source and Destination addresses, Transfer Direction, Transfer size, Source and Destination </span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct">  *             data formats, Circular or Normal mode, Stream Priority level, Source and Destination </span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct">  *             Incrementation mode, FIFO mode and its Threshold (if needed), Burst mode for Source and/or </span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct">  *             Destination (if needed) using the DMA_Init() function.</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="ct">  *             To avoid filling un-nesecessary fields, you can call DMA_StructInit() function</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct">  *             to initialize a given structure with default values (reset values), the modify</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="ct">  *             only necessary fields (ie. Source and Destination addresses, Transfer size and Data Formats).</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct">  *</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="ct">  *          4. Enable the NVIC and the corresponding interrupt(s) using the function </span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct">  *             DMA_ITConfig() if you need to use DMA interrupts. </span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="ct">  *</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="ct">  *          5. Optionally, if the Circular mode is enabled, you can use the Double buffer mode by configuring </span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="ct">  *             the second Memory address and the first Memory to be used through the function </span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct">  *             DMA_DoubleBufferModeConfig(). Then enable the Double buffer mode through the function</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="ct">  *             DMA_DoubleBufferModeCmd(). These operations must be done before step 6.</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="ct">  *          6. Enable the DMA stream using the DMA_Cmd() function. </span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct">  *                </span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct">  *          7. Activate the needed Stream Request using PPP_DMACmd() function for</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="ct">  *             any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="ct">  *             The function allowing this operation is provided in each PPP peripheral</span></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct">  *             driver (ie. SPI_DMACmd for SPI peripheral).</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="ct">  *             Once the Stream is enabled, it is not possible to modify its configuration</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="ct">  *             unless the stream is stopped and disabled.</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="ct">  *             After enabling the Stream, it is advised to monitor the EN bit status using</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="ct">  *             the function DMA_GetCmdStatus(). In case of configuration errors or bus errors</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="ct">  *             this bit will remain reset and all transfers on this Stream will remain on hold.      </span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td><span class="ct">  *</span></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="ct">  *          8. Optionally, you can configure the number of data to be transferred</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="ct">  *             when the Stream is disabled (ie. after each Transfer Complete event</span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="ct">  *             or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="ct">  *             And you can get the number of remaining data to be transferred using </span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="ct">  *             the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="ct">  *             enabled and running).  </span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="ct">  *                   </span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td><span class="ct">  *          9. To control DMA events you can use one of the following </span></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="ct">  *              two methods:</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="ct">  *               a- Check on DMA Stream flags using the function DMA_GetFlagStatus().  </span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="ct">  *               b- Use DMA interrupts through the function DMA_ITConfig() at initialization</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="ct">  *                  phase and DMA_GetITStatus() function into interrupt routines in</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="ct">  *                  communication phase.  </span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="ct">  *              After checking on a flag you should clear it using DMA_ClearFlag()</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="ct">  *              function. And after checking on an interrupt event you should </span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="ct">  *              clear it using DMA_ClearITPendingBit() function.    </span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="ct">  *              </span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="ct">  *          10. Optionally, if Circular mode and Double Buffer mode are enabled, you can modify</span></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td><span class="ct">  *              the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="ct">  *              the Memory Address to be modified is not the one currently in use by DMA Stream.</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><span class="ct">  *              This condition can be monitored using the function DMA_GetCurrentMemoryTarget().</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct">  *              </span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><span class="ct">  *          11. Optionally, Pause-Resume operations may be performed:</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="ct">  *              The DMA_Cmd() function may be used to perform Pause-Resume operation. When a </span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><span class="ct">  *              transfer is ongoing, calling this function to disable the Stream will cause the </span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><span class="ct">  *              transfer to be paused. All configuration registers and the number of remaining </span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="ct">  *              data will be preserved. When calling again this function to re-enable the Stream, </span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><span class="ct">  *              the transfer will be resumed from the point where it was paused.          </span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><span class="ct">  *                 </span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="ct">  * @note   Memory-to-Memory transfer is possible by setting the address of the memory into</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="ct">  *         the Peripheral registers. In this mode, Circular mode and Double Buffer mode</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct">  *         are not allowed.</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="ct">  * @note   The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="ct">  *         possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="ct">  *         Half-Word data size for the peripheral to access its data register and set Word data size</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="ct">  *         for the Memory to gain in access time. Each two Half-words will be packed and written in</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><span class="ct">  *         a single access to a Word in the Memory).</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td><span class="ct">  * @note  When FIFO is disabled, it is not allowed to configure different Data Sizes for Source</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><span class="ct">  *        and Destination. In this case the Peripheral Data Size will be applied to both Source</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="ct">  *        and Destination.               </span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><span class="ct">  *</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td><span class="ct">  *  @endverbatim</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="ct">  *                                  </span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><span class="ct">  ******************************************************************************</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="ct">  * @attention</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td><span class="ct">  *</span></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><span class="ct">  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td><span class="ct">  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><span class="ct">  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><span class="ct">  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="ct">  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td><span class="ct">  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="ct">  *</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="ct">  * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2011 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td><span class="ct">  ******************************************************************************  </span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="ct">  */</span> </td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="ct">/* Includes ------------------------------------------------------------------*/</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="pp">#include "stm32f4xx_dma.h"</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="pp">#include "stm32f4xx_rcc.h"</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="ct">/** @addtogroup STM32F4xx_StdPeriph_Driver</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="ct">  */</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><span class="ct">/** @defgroup DMA </span></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct">  * @brief DMA driver modules</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct">  */</span> </td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct">/* Private typedef -----------------------------------------------------------*/</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="ct">/* Private define ------------------------------------------------------------*/</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="ct">/* Masks Definition */</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="pp">#define</span> <a id="132c9" class="tk">TRANSFER_IT_ENABLE_MASK</a> (<a id="132c34" class="tk">uint32_t</a>)(<a id="132c44" class="tk">DMA_SxCR_TCIE</a> <a id="132c58" class="tk">|</a> <a id="132c60" class="tk">DMA_SxCR_HTIE</a> <a id="132c74" class="tk">|</a> \</td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td>                                           <a id="133c119" class="tk">DMA_SxCR_TEIE</a> <a id="133c133" class="tk">|</a> <a id="133c135" class="tk">DMA_SxCR_DMEIE</a>)</td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td><span class="pp">#define</span> <a id="135c9" class="tk">DMA_Stream0_IT_MASK</a>     (<a id="135c34" class="tk">uint32_t</a>)(<a id="135c44" class="tk">DMA_LISR_FEIF0</a> <a id="135c59" class="tk">|</a> <a id="135c61" class="tk">DMA_LISR_DMEIF0</a> <a id="135c77" class="tk">|</a> \</td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td>                                           <a id="136c122" class="tk">DMA_LISR_TEIF0</a> <a id="136c137" class="tk">|</a> <a id="136c139" class="tk">DMA_LISR_HTIF0</a> <a id="136c154" class="tk">|</a> \</td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td>                                           <a id="137c199" class="tk">DMA_LISR_TCIF0</a>)</td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="pp">#define</span> <a id="139c9" class="tk">DMA_Stream1_IT_MASK</a>     (<a id="139c34" class="tk">uint32_t</a>)(<a id="139c44" class="tk">DMA_Stream0_IT_MASK</a> <a id="139c64" class="tk">&lt;&lt;</a> 6)</td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><span class="pp">#define</span> <a id="140c9" class="tk">DMA_Stream2_IT_MASK</a>     (<a id="140c34" class="tk">uint32_t</a>)(<a id="140c44" class="tk">DMA_Stream0_IT_MASK</a> <a id="140c64" class="tk">&lt;&lt;</a> 16)</td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="pp">#define</span> <a id="141c9" class="tk">DMA_Stream3_IT_MASK</a>     (<a id="141c34" class="tk">uint32_t</a>)(<a id="141c44" class="tk">DMA_Stream0_IT_MASK</a> <a id="141c64" class="tk">&lt;&lt;</a> 22)</td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="pp">#define</span> <a id="142c9" class="tk">DMA_Stream4_IT_MASK</a>     (<a id="142c34" class="tk">uint32_t</a>)(<a id="142c44" class="tk">DMA_Stream0_IT_MASK</a> <a id="142c64" class="tk">|</a> (<a id="142c67" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><span class="pp">#define</span> <a id="143c9" class="tk">DMA_Stream5_IT_MASK</a>     (<a id="143c34" class="tk">uint32_t</a>)(<a id="143c44" class="tk">DMA_Stream1_IT_MASK</a> <a id="143c64" class="tk">|</a> (<a id="143c67" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="pp">#define</span> <a id="144c9" class="tk">DMA_Stream6_IT_MASK</a>     (<a id="144c34" class="tk">uint32_t</a>)(<a id="144c44" class="tk">DMA_Stream2_IT_MASK</a> <a id="144c64" class="tk">|</a> (<a id="144c67" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="pp">#define</span> <a id="145c9" class="tk">DMA_Stream7_IT_MASK</a>     (<a id="145c34" class="tk">uint32_t</a>)(<a id="145c44" class="tk">DMA_Stream3_IT_MASK</a> <a id="145c64" class="tk">|</a> (<a id="145c67" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="pp">#define</span> <a id="146c9" class="tk">TRANSFER_IT_MASK</a>        (<a id="146c34" class="tk">uint32_t</a>)0x0F3C0F3C</td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="pp">#define</span> <a id="147c9" class="tk">HIGH_ISR_MASK</a>           (<a id="147c34" class="tk">uint32_t</a>)0x20000000</td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="pp">#define</span> <a id="148c9" class="tk">RESERVED_MASK</a>           (<a id="148c34" class="tk">uint32_t</a>)0x0F7D0F7D  </td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><span class="ct">/* Private macro -------------------------------------------------------------*/</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="ct">/* Private variables ---------------------------------------------------------*/</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><span class="ct">/* Private function prototypes -----------------------------------------------*/</span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><span class="ct">/* Private functions ---------------------------------------------------------*/</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><span class="ct">/** @defgroup DMA_Private_Functions</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="ct">  */</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><span class="ct">/** @defgroup DMA_Group1 Initialization and Configuration functions</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td><span class="ct"> *  @brief   Initialization and Configuration functions</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><span class="ct"> *</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><span class="ct">                 Initialization and Configuration functions</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="ct"></span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td><span class="ct">  This subsection provides functions allowing to initialize the DMA Stream source</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="ct">  and destination addresses, incrementation and data sizes, transfer direction, </span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct">  buffer size, circular/normal mode selection, memory-to-memory mode selection </span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="ct">  and Stream priority value.</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="ct">  </span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><span class="ct">  The DMA_Init() function follows the DMA configuration procedures as described in</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct">  reference manual (RM0090) except the first point: waiting on EN bit to be reset.</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="ct">  This condition should be checked by user application using the function DMA_GetCmdStatus()</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><span class="ct">  before calling the DMA_Init() function.</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="ct"></span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><span class="ct">  */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><span class="ct">/**</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td><span class="ct">  * @brief  Deinitialize the DMAy Streamx registers to their default reset values.</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td><span class="ct">  *         to 7 to select the DMA Stream.</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td><span class="ct">  */</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td><span class="kw">void</span> <a id="188c6" class="tk">DMA_DeInit</a>(<a id="188c17" class="tk">DMA_Stream_TypeDef</a><a id="188c35" class="tk">*</a> <a id="188c37" class="tk">DMAy_Streamx</a>)</td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td><span class="br">{</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>  <a id="191c3" class="tk">assert_param</a>(<a id="191c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="191c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td>  <span class="ct">/* Disable the selected DMAy Streamx */</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>  <a id="194c3" class="tk">DMAy_Streamx</a>-&gt;<a id="194c17" class="tk">CR</a> <a id="194c20" class="tk">&amp;=</a> <a id="194c23" class="tk">~</a>((<a id="194c26" class="tk">uint32_t</a>)<a id="194c35" class="tk">DMA_SxCR_EN</a>);</td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>  <span class="ct">/* Reset DMAy Streamx control register */</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>  <a id="197c3" class="tk">DMAy_Streamx</a>-&gt;<a id="197c17" class="tk">CR</a>  = 0;</td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>  </td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>  <span class="ct">/* Reset DMAy Streamx Number of Data to Transfer register */</span></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>  <a id="200c3" class="tk">DMAy_Streamx</a>-&gt;<a id="200c17" class="tk">NDTR</a> = 0;</td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>  </td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>  <span class="ct">/* Reset DMAy Streamx peripheral address register */</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>  <a id="203c3" class="tk">DMAy_Streamx</a>-&gt;<a id="203c17" class="tk">PAR</a>  = 0;</td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>  </td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>  <span class="ct">/* Reset DMAy Streamx memory 0 address register */</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td>  <a id="206c3" class="tk">DMAy_Streamx</a>-&gt;<a id="206c17" class="tk">M0AR</a> = 0;</td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td>  <span class="ct">/* Reset DMAy Streamx memory 1 address register */</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>  <a id="209c3" class="tk">DMAy_Streamx</a>-&gt;<a id="209c17" class="tk">M1AR</a> = 0;</td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>  <span class="ct">/* Reset DMAy Streamx FIFO control register */</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td>  <a id="212c3" class="tk">DMAy_Streamx</a>-&gt;<a id="212c17" class="tk">FCR</a> = (<a id="212c24" class="tk">uint32_t</a>)0x00000021; </td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>  <span class="ct">/* Reset interrupt pending bits for the selected stream */</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>  <span class="kw">if</span> (<a id="215c7" class="tk">DMAy_Streamx</a> <a id="215c20" class="tk">==</a> <a id="215c23" class="tk">DMA1_Stream0</a>)</td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td>  <span class="br">{</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA1 Stream0 */</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>    <a id="218c5" class="tk">DMA1</a>-&gt;<a id="218c11" class="tk">LIFCR</a> = <a id="218c19" class="tk">DMA_Stream0_IT_MASK</a>;</td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td>  <span class="br">}</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="220c12" class="tk">DMAy_Streamx</a> <a id="220c25" class="tk">==</a> <a id="220c28" class="tk">DMA1_Stream1</a>)</td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>  <span class="br">{</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA1 Stream1 */</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>    <a id="223c5" class="tk">DMA1</a>-&gt;<a id="223c11" class="tk">LIFCR</a> = <a id="223c19" class="tk">DMA_Stream1_IT_MASK</a>;</td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>  <span class="br">}</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="225c12" class="tk">DMAy_Streamx</a> <a id="225c25" class="tk">==</a> <a id="225c28" class="tk">DMA1_Stream2</a>)</td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>  <span class="br">{</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA1 Stream2 */</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>    <a id="228c5" class="tk">DMA1</a>-&gt;<a id="228c11" class="tk">LIFCR</a> = <a id="228c19" class="tk">DMA_Stream2_IT_MASK</a>;</td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>  <span class="br">}</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="230c12" class="tk">DMAy_Streamx</a> <a id="230c25" class="tk">==</a> <a id="230c28" class="tk">DMA1_Stream3</a>)</td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>  <span class="br">{</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA1 Stream3 */</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>    <a id="233c5" class="tk">DMA1</a>-&gt;<a id="233c11" class="tk">LIFCR</a> = <a id="233c19" class="tk">DMA_Stream3_IT_MASK</a>;</td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>  <span class="br">}</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="235c12" class="tk">DMAy_Streamx</a> <a id="235c25" class="tk">==</a> <a id="235c28" class="tk">DMA1_Stream4</a>)</td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>  <span class="br">{</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA1 Stream4 */</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>    <a id="238c5" class="tk">DMA1</a>-&gt;<a id="238c11" class="tk">HIFCR</a> = <a id="238c19" class="tk">DMA_Stream4_IT_MASK</a>;</td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>  <span class="br">}</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="240c12" class="tk">DMAy_Streamx</a> <a id="240c25" class="tk">==</a> <a id="240c28" class="tk">DMA1_Stream5</a>)</td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td>  <span class="br">{</span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA1 Stream5 */</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td>    <a id="243c5" class="tk">DMA1</a>-&gt;<a id="243c11" class="tk">HIFCR</a> = <a id="243c19" class="tk">DMA_Stream5_IT_MASK</a>;</td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td>  <span class="br">}</span></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="245c12" class="tk">DMAy_Streamx</a> <a id="245c25" class="tk">==</a> <a id="245c28" class="tk">DMA1_Stream6</a>)</td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td>  <span class="br">{</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA1 Stream6 */</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td>    <a id="248c5" class="tk">DMA1</a>-&gt;<a id="248c11" class="tk">HIFCR</a> = (<a id="248c20" class="tk">uint32_t</a>)<a id="248c29" class="tk">DMA_Stream6_IT_MASK</a>;</td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td>  <span class="br">}</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="250c12" class="tk">DMAy_Streamx</a> <a id="250c25" class="tk">==</a> <a id="250c28" class="tk">DMA1_Stream7</a>)</td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>  <span class="br">{</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA1 Stream7 */</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td>    <a id="253c5" class="tk">DMA1</a>-&gt;<a id="253c11" class="tk">HIFCR</a> = <a id="253c19" class="tk">DMA_Stream7_IT_MASK</a>;</td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td>  <span class="br">}</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="255c12" class="tk">DMAy_Streamx</a> <a id="255c25" class="tk">==</a> <a id="255c28" class="tk">DMA2_Stream0</a>)</td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td>  <span class="br">{</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA2 Stream0 */</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td>    <a id="258c5" class="tk">DMA2</a>-&gt;<a id="258c11" class="tk">LIFCR</a> = <a id="258c19" class="tk">DMA_Stream0_IT_MASK</a>;</td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td>  <span class="br">}</span></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="260c12" class="tk">DMAy_Streamx</a> <a id="260c25" class="tk">==</a> <a id="260c28" class="tk">DMA2_Stream1</a>)</td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>  <span class="br">{</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA2 Stream1 */</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>    <a id="263c5" class="tk">DMA2</a>-&gt;<a id="263c11" class="tk">LIFCR</a> = <a id="263c19" class="tk">DMA_Stream1_IT_MASK</a>;</td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>  <span class="br">}</span></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="265c12" class="tk">DMAy_Streamx</a> <a id="265c25" class="tk">==</a> <a id="265c28" class="tk">DMA2_Stream2</a>)</td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>  <span class="br">{</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA2 Stream2 */</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td>    <a id="268c5" class="tk">DMA2</a>-&gt;<a id="268c11" class="tk">LIFCR</a> = <a id="268c19" class="tk">DMA_Stream2_IT_MASK</a>;</td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td>  <span class="br">}</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="270c12" class="tk">DMAy_Streamx</a> <a id="270c25" class="tk">==</a> <a id="270c28" class="tk">DMA2_Stream3</a>)</td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td>  <span class="br">{</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA2 Stream3 */</span></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>    <a id="273c5" class="tk">DMA2</a>-&gt;<a id="273c11" class="tk">LIFCR</a> = <a id="273c19" class="tk">DMA_Stream3_IT_MASK</a>;</td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td>  <span class="br">}</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="275c12" class="tk">DMAy_Streamx</a> <a id="275c25" class="tk">==</a> <a id="275c28" class="tk">DMA2_Stream4</a>)</td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td>  <span class="br">{</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA2 Stream4 */</span></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td>    <a id="278c5" class="tk">DMA2</a>-&gt;<a id="278c11" class="tk">HIFCR</a> = <a id="278c19" class="tk">DMA_Stream4_IT_MASK</a>;</td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td>  <span class="br">}</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="280c12" class="tk">DMAy_Streamx</a> <a id="280c25" class="tk">==</a> <a id="280c28" class="tk">DMA2_Stream5</a>)</td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td>  <span class="br">{</span></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA2 Stream5 */</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td>    <a id="283c5" class="tk">DMA2</a>-&gt;<a id="283c11" class="tk">HIFCR</a> = <a id="283c19" class="tk">DMA_Stream5_IT_MASK</a>;</td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td>  <span class="br">}</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td>  <span class="kw">else</span> <span class="kw">if</span> (<a id="285c12" class="tk">DMAy_Streamx</a> <a id="285c25" class="tk">==</a> <a id="285c28" class="tk">DMA2_Stream6</a>)</td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td>  <span class="br">{</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td>    <span class="ct">/* Reset interrupt pending bits for DMA2 Stream6 */</span></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td>    <a id="288c5" class="tk">DMA2</a>-&gt;<a id="288c11" class="tk">HIFCR</a> = <a id="288c19" class="tk">DMA_Stream6_IT_MASK</a>;</td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td>  <span class="br">}</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td>  <span class="kw">else</span> </td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td>  <span class="br">{</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td>    <span class="kw">if</span> (<a id="292c9" class="tk">DMAy_Streamx</a> <a id="292c22" class="tk">==</a> <a id="292c25" class="tk">DMA2_Stream7</a>)</td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td>    <span class="br">{</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td>      <span class="ct">/* Reset interrupt pending bits for DMA2 Stream7 */</span></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td>      <a id="295c7" class="tk">DMA2</a>-&gt;<a id="295c13" class="tk">HIFCR</a> = <a id="295c21" class="tk">DMA_Stream7_IT_MASK</a>;</td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>    <span class="br">}</span></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td>  <span class="br">}</span></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><span class="br">}</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td><span class="ct">/**</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td><span class="ct">  * @brief  Initializes the DMAy Streamx according to the specified parameters in </span></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td><span class="ct">  *         the DMA_InitStruct structure.</span></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td><span class="ct">  * @note   Before calling this function, it is recommended to check that the Stream </span></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td><span class="ct">  *         is actually disabled using the function DMA_GetCmdStatus().  </span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td><span class="ct">  *         to 7 to select the DMA Stream.</span></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td><span class="ct">  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains</span></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="ct">  *         the configuration information for the specified DMA Stream.  </span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td><span class="ct">  */</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="kw">void</span> <a id="311c6" class="tk">DMA_Init</a>(<a id="311c15" class="tk">DMA_Stream_TypeDef</a><a id="311c33" class="tk">*</a> <a id="311c35" class="tk">DMAy_Streamx</a>, <a id="311c49" class="tk">DMA_InitTypeDef</a><a id="311c64" class="tk">*</a> <a id="311c66" class="tk">DMA_InitStruct</a>)</td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td><span class="br">{</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td>  <a id="313c3" class="tk">uint32_t</a> <a id="313c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td>  <a id="316c3" class="tk">assert_param</a>(<a id="316c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="316c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td>  <a id="317c3" class="tk">assert_param</a>(<a id="317c16" class="tk">IS_DMA_CHANNEL</a>(<a id="317c31" class="tk">DMA_InitStruct</a>-&gt;<a id="317c47" class="tk">DMA_Channel</a>));</td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td>  <a id="318c3" class="tk">assert_param</a>(<a id="318c16" class="tk">IS_DMA_DIRECTION</a>(<a id="318c33" class="tk">DMA_InitStruct</a>-&gt;<a id="318c49" class="tk">DMA_DIR</a>));</td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>  <a id="319c3" class="tk">assert_param</a>(<a id="319c16" class="tk">IS_DMA_BUFFER_SIZE</a>(<a id="319c35" class="tk">DMA_InitStruct</a>-&gt;<a id="319c51" class="tk">DMA_BufferSize</a>));</td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td>  <a id="320c3" class="tk">assert_param</a>(<a id="320c16" class="tk">IS_DMA_PERIPHERAL_INC_STATE</a>(<a id="320c44" class="tk">DMA_InitStruct</a>-&gt;<a id="320c60" class="tk">DMA_PeripheralInc</a>));</td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>  <a id="321c3" class="tk">assert_param</a>(<a id="321c16" class="tk">IS_DMA_MEMORY_INC_STATE</a>(<a id="321c40" class="tk">DMA_InitStruct</a>-&gt;<a id="321c56" class="tk">DMA_MemoryInc</a>));</td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td>  <a id="322c3" class="tk">assert_param</a>(<a id="322c16" class="tk">IS_DMA_PERIPHERAL_DATA_SIZE</a>(<a id="322c44" class="tk">DMA_InitStruct</a>-&gt;<a id="322c60" class="tk">DMA_PeripheralDataSize</a>));</td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td>  <a id="323c3" class="tk">assert_param</a>(<a id="323c16" class="tk">IS_DMA_MEMORY_DATA_SIZE</a>(<a id="323c40" class="tk">DMA_InitStruct</a>-&gt;<a id="323c56" class="tk">DMA_MemoryDataSize</a>));</td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td>  <a id="324c3" class="tk">assert_param</a>(<a id="324c16" class="tk">IS_DMA_MODE</a>(<a id="324c28" class="tk">DMA_InitStruct</a>-&gt;<a id="324c44" class="tk">DMA_Mode</a>));</td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td>  <a id="325c3" class="tk">assert_param</a>(<a id="325c16" class="tk">IS_DMA_PRIORITY</a>(<a id="325c32" class="tk">DMA_InitStruct</a>-&gt;<a id="325c48" class="tk">DMA_Priority</a>));</td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td>  <a id="326c3" class="tk">assert_param</a>(<a id="326c16" class="tk">IS_DMA_FIFO_MODE_STATE</a>(<a id="326c39" class="tk">DMA_InitStruct</a>-&gt;<a id="326c55" class="tk">DMA_FIFOMode</a>));</td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td>  <a id="327c3" class="tk">assert_param</a>(<a id="327c16" class="tk">IS_DMA_FIFO_THRESHOLD</a>(<a id="327c38" class="tk">DMA_InitStruct</a>-&gt;<a id="327c54" class="tk">DMA_FIFOThreshold</a>));</td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td>  <a id="328c3" class="tk">assert_param</a>(<a id="328c16" class="tk">IS_DMA_MEMORY_BURST</a>(<a id="328c36" class="tk">DMA_InitStruct</a>-&gt;<a id="328c52" class="tk">DMA_MemoryBurst</a>));</td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td>  <a id="329c3" class="tk">assert_param</a>(<a id="329c16" class="tk">IS_DMA_PERIPHERAL_BURST</a>(<a id="329c40" class="tk">DMA_InitStruct</a>-&gt;<a id="329c56" class="tk">DMA_PeripheralBurst</a>));</td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>  <span class="ct">/*------------------------- DMAy Streamx CR Configuration ------------------*/</span></td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td>  <span class="ct">/* Get the DMAy_Streamx CR value */</span></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td>  <a id="333c3" class="tk">tmpreg</a> = <a id="333c12" class="tk">DMAy_Streamx</a>-&gt;<a id="333c26" class="tk">CR</a>;</td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td>  <span class="ct">/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */</span></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td>  <a id="336c3" class="tk">tmpreg</a> <a id="336c10" class="tk">&amp;=</a> ((<a id="336c15" class="tk">uint32_t</a>)<a id="336c24" class="tk">~</a>(<a id="336c26" class="tk">DMA_SxCR_CHSEL</a> <a id="336c41" class="tk">|</a> <a id="336c43" class="tk">DMA_SxCR_MBURST</a> <a id="336c59" class="tk">|</a> <a id="336c61" class="tk">DMA_SxCR_PBURST</a> <a id="336c77" class="tk">|</a> \</td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td>                         <a id="337c104" class="tk">DMA_SxCR_PL</a> <a id="337c116" class="tk">|</a> <a id="337c118" class="tk">DMA_SxCR_MSIZE</a> <a id="337c133" class="tk">|</a> <a id="337c135" class="tk">DMA_SxCR_PSIZE</a> <a id="337c150" class="tk">|</a> \</td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td>                         <a id="338c177" class="tk">DMA_SxCR_MINC</a> <a id="338c191" class="tk">|</a> <a id="338c193" class="tk">DMA_SxCR_PINC</a> <a id="338c207" class="tk">|</a> <a id="338c209" class="tk">DMA_SxCR_CIRC</a> <a id="338c223" class="tk">|</a> \</td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td>                         <a id="339c250" class="tk">DMA_SxCR_DIR</a>));</td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td>  <span class="ct">/* Configure DMAy Streamx: */</span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td>  <span class="ct">/* Set CHSEL bits according to DMA_CHSEL value */</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td>  <span class="ct">/* Set DIR bits according to DMA_DIR value */</span></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td>  <span class="ct">/* Set PINC bit according to DMA_PeripheralInc value */</span></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td>  <span class="ct">/* Set MINC bit according to DMA_MemoryInc value */</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td>  <span class="ct">/* Set PSIZE bits according to DMA_PeripheralDataSize value */</span></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td>  <span class="ct">/* Set MSIZE bits according to DMA_MemoryDataSize value */</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td>  <span class="ct">/* Set CIRC bit according to DMA_Mode value */</span></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td>  <span class="ct">/* Set PL bits according to DMA_Priority value */</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td>  <span class="ct">/* Set MBURST bits according to DMA_MemoryBurst value */</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td>  <span class="ct">/* Set PBURST bits according to DMA_PeripheralBurst value */</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td>  <a id="352c3" class="tk">tmpreg</a> <a id="352c10" class="tk">|=</a> <a id="352c13" class="tk">DMA_InitStruct</a>-&gt;<a id="352c29" class="tk">DMA_Channel</a> <a id="352c41" class="tk">|</a> <a id="352c43" class="tk">DMA_InitStruct</a>-&gt;<a id="352c59" class="tk">DMA_DIR</a> <a id="352c67" class="tk">|</a></td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td>            <a id="353c13" class="tk">DMA_InitStruct</a>-&gt;<a id="353c29" class="tk">DMA_PeripheralInc</a> <a id="353c47" class="tk">|</a> <a id="353c49" class="tk">DMA_InitStruct</a>-&gt;<a id="353c65" class="tk">DMA_MemoryInc</a> <a id="353c79" class="tk">|</a></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td>            <a id="354c13" class="tk">DMA_InitStruct</a>-&gt;<a id="354c29" class="tk">DMA_PeripheralDataSize</a> <a id="354c52" class="tk">|</a> <a id="354c54" class="tk">DMA_InitStruct</a>-&gt;<a id="354c70" class="tk">DMA_MemoryDataSize</a> <a id="354c89" class="tk">|</a></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>            <a id="355c13" class="tk">DMA_InitStruct</a>-&gt;<a id="355c29" class="tk">DMA_Mode</a> <a id="355c38" class="tk">|</a> <a id="355c40" class="tk">DMA_InitStruct</a>-&gt;<a id="355c56" class="tk">DMA_Priority</a> <a id="355c69" class="tk">|</a></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td>            <a id="356c13" class="tk">DMA_InitStruct</a>-&gt;<a id="356c29" class="tk">DMA_MemoryBurst</a> <a id="356c45" class="tk">|</a> <a id="356c47" class="tk">DMA_InitStruct</a>-&gt;<a id="356c63" class="tk">DMA_PeripheralBurst</a>;</td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>  <span class="ct">/* Write to DMAy Streamx CR register */</span></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>  <a id="359c3" class="tk">DMAy_Streamx</a>-&gt;<a id="359c17" class="tk">CR</a> = <a id="359c22" class="tk">tmpreg</a>;</td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td></td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td>  <span class="ct">/*------------------------- DMAy Streamx FCR Configuration -----------------*/</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td>  <span class="ct">/* Get the DMAy_Streamx FCR value */</span></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td>  <a id="363c3" class="tk">tmpreg</a> = <a id="363c12" class="tk">DMAy_Streamx</a>-&gt;<a id="363c26" class="tk">FCR</a>;</td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td></td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td>  <span class="ct">/* Clear DMDIS and FTH bits */</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>  <a id="366c3" class="tk">tmpreg</a> <a id="366c10" class="tk">&amp;=</a> (<a id="366c14" class="tk">uint32_t</a>)<a id="366c23" class="tk">~</a>(<a id="366c25" class="tk">DMA_SxFCR_DMDIS</a> <a id="366c41" class="tk">|</a> <a id="366c43" class="tk">DMA_SxFCR_FTH</a>);</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td>  <span class="ct">/* Configure DMAy Streamx FIFO: </span></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td><span class="ct">    Set DMDIS bits according to DMA_FIFOMode value </span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td><span class="ct">    Set FTH bits according to DMA_FIFOThreshold value */</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td>  <a id="371c3" class="tk">tmpreg</a> <a id="371c10" class="tk">|=</a> <a id="371c13" class="tk">DMA_InitStruct</a>-&gt;<a id="371c29" class="tk">DMA_FIFOMode</a> <a id="371c42" class="tk">|</a> <a id="371c44" class="tk">DMA_InitStruct</a>-&gt;<a id="371c60" class="tk">DMA_FIFOThreshold</a>;</td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td>  <span class="ct">/* Write to DMAy Streamx CR */</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>  <a id="374c3" class="tk">DMAy_Streamx</a>-&gt;<a id="374c17" class="tk">FCR</a> = <a id="374c23" class="tk">tmpreg</a>;</td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td>  <span class="ct">/*------------------------- DMAy Streamx NDTR Configuration ----------------*/</span></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td>  <span class="ct">/* Write to DMAy Streamx NDTR register */</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td>  <a id="378c3" class="tk">DMAy_Streamx</a>-&gt;<a id="378c17" class="tk">NDTR</a> = <a id="378c24" class="tk">DMA_InitStruct</a>-&gt;<a id="378c40" class="tk">DMA_BufferSize</a>;</td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td>  <span class="ct">/*------------------------- DMAy Streamx PAR Configuration -----------------*/</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td>  <span class="ct">/* Write to DMAy Streamx PAR */</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td>  <a id="382c3" class="tk">DMAy_Streamx</a>-&gt;<a id="382c17" class="tk">PAR</a> = <a id="382c23" class="tk">DMA_InitStruct</a>-&gt;<a id="382c39" class="tk">DMA_PeripheralBaseAddr</a>;</td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td>  <span class="ct">/*------------------------- DMAy Streamx M0AR Configuration ----------------*/</span></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td>  <span class="ct">/* Write to DMAy Streamx M0AR */</span></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td>  <a id="386c3" class="tk">DMAy_Streamx</a>-&gt;<a id="386c17" class="tk">M0AR</a> = <a id="386c24" class="tk">DMA_InitStruct</a>-&gt;<a id="386c40" class="tk">DMA_Memory0BaseAddr</a>;</td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td><span class="br">}</span></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td><span class="ct">/**</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td><span class="ct">  * @brief  Fills each DMA_InitStruct member with its default value.</span></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td><span class="ct">  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will </span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td><span class="ct">  *         be initialized.</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td><span class="ct">  */</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td><span class="kw">void</span> <a id="395c6" class="tk">DMA_StructInit</a>(<a id="395c21" class="tk">DMA_InitTypeDef</a><a id="395c36" class="tk">*</a> <a id="395c38" class="tk">DMA_InitStruct</a>)</td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td><span class="br">{</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td>  <span class="ct">/*-------------- Reset DMA init structure parameters values ----------------*/</span></td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td>  <span class="ct">/* Initialize the DMA_Channel member */</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td>  <a id="399c3" class="tk">DMA_InitStruct</a>-&gt;<a id="399c19" class="tk">DMA_Channel</a> = 0;</td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td>  <span class="ct">/* Initialize the DMA_PeripheralBaseAddr member */</span></td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td>  <a id="402c3" class="tk">DMA_InitStruct</a>-&gt;<a id="402c19" class="tk">DMA_PeripheralBaseAddr</a> = 0;</td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td>  <span class="ct">/* Initialize the DMA_Memory0BaseAddr member */</span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td>  <a id="405c3" class="tk">DMA_InitStruct</a>-&gt;<a id="405c19" class="tk">DMA_Memory0BaseAddr</a> = 0;</td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>  <span class="ct">/* Initialize the DMA_DIR member */</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td>  <a id="408c3" class="tk">DMA_InitStruct</a>-&gt;<a id="408c19" class="tk">DMA_DIR</a> = <a id="408c29" class="tk">DMA_DIR_PeripheralToMemory</a>;</td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td>  <span class="ct">/* Initialize the DMA_BufferSize member */</span></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>  <a id="411c3" class="tk">DMA_InitStruct</a>-&gt;<a id="411c19" class="tk">DMA_BufferSize</a> = 0;</td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td>  <span class="ct">/* Initialize the DMA_PeripheralInc member */</span></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td>  <a id="414c3" class="tk">DMA_InitStruct</a>-&gt;<a id="414c19" class="tk">DMA_PeripheralInc</a> = <a id="414c39" class="tk">DMA_PeripheralInc_Disable</a>;</td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td>  <span class="ct">/* Initialize the DMA_MemoryInc member */</span></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td>  <a id="417c3" class="tk">DMA_InitStruct</a>-&gt;<a id="417c19" class="tk">DMA_MemoryInc</a> = <a id="417c35" class="tk">DMA_MemoryInc_Disable</a>;</td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td>  <span class="ct">/* Initialize the DMA_PeripheralDataSize member */</span></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td>  <a id="420c3" class="tk">DMA_InitStruct</a>-&gt;<a id="420c19" class="tk">DMA_PeripheralDataSize</a> = <a id="420c44" class="tk">DMA_PeripheralDataSize_Byte</a>;</td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td>  <span class="ct">/* Initialize the DMA_MemoryDataSize member */</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td>  <a id="423c3" class="tk">DMA_InitStruct</a>-&gt;<a id="423c19" class="tk">DMA_MemoryDataSize</a> = <a id="423c40" class="tk">DMA_MemoryDataSize_Byte</a>;</td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td>  <span class="ct">/* Initialize the DMA_Mode member */</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td>  <a id="426c3" class="tk">DMA_InitStruct</a>-&gt;<a id="426c19" class="tk">DMA_Mode</a> = <a id="426c30" class="tk">DMA_Mode_Normal</a>;</td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td>  <span class="ct">/* Initialize the DMA_Priority member */</span></td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td>  <a id="429c3" class="tk">DMA_InitStruct</a>-&gt;<a id="429c19" class="tk">DMA_Priority</a> = <a id="429c34" class="tk">DMA_Priority_Low</a>;</td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td>  <span class="ct">/* Initialize the DMA_FIFOMode member */</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td>  <a id="432c3" class="tk">DMA_InitStruct</a>-&gt;<a id="432c19" class="tk">DMA_FIFOMode</a> = <a id="432c34" class="tk">DMA_FIFOMode_Disable</a>;</td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td>  <span class="ct">/* Initialize the DMA_FIFOThreshold member */</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td>  <a id="435c3" class="tk">DMA_InitStruct</a>-&gt;<a id="435c19" class="tk">DMA_FIFOThreshold</a> = <a id="435c39" class="tk">DMA_FIFOThreshold_1QuarterFull</a>;</td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td>  <span class="ct">/* Initialize the DMA_MemoryBurst member */</span></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td>  <a id="438c3" class="tk">DMA_InitStruct</a>-&gt;<a id="438c19" class="tk">DMA_MemoryBurst</a> = <a id="438c37" class="tk">DMA_MemoryBurst_Single</a>;</td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td>  <span class="ct">/* Initialize the DMA_PeripheralBurst member */</span></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td>  <a id="441c3" class="tk">DMA_InitStruct</a>-&gt;<a id="441c19" class="tk">DMA_PeripheralBurst</a> = <a id="441c41" class="tk">DMA_PeripheralBurst_Single</a>;</td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td><span class="br">}</span></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td><span class="ct">/**</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td><span class="ct">  * @brief  Enables or disables the specified DMAy Streamx.</span></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="ct">  *         to 7 to select the DMA Stream.</span></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td><span class="ct">  * @param  NewState: new state of the DMAy Streamx. </span></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td><span class="ct">  *</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td><span class="ct">  * @note  This function may be used to perform Pause-Resume operation. When a</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td><span class="ct">  *        transfer is ongoing, calling this function to disable the Stream will</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td><span class="ct">  *        cause the transfer to be paused. All configuration registers and the</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td><span class="ct">  *        number of remaining data will be preserved. When calling again this</span></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td><span class="ct">  *        function to re-enable the Stream, the transfer will be resumed from</span></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td><span class="ct">  *        the point where it was paused.          </span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td><span class="ct">  * @note  After configuring the DMA Stream (DMA_Init() function) and enabling the</span></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td><span class="ct">  *        stream, it is recommended to check (or wait until) the DMA Stream is</span></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td><span class="ct">  *        effectively enabled. A Stream may remain disabled if a configuration </span></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td><span class="ct">  *        parameter is wrong.</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td><span class="ct">  *        After disabling a DMA Stream, it is also recommended to check (or wait</span></td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td><span class="ct">  *        until) the DMA Stream is effectively disabled. If a Stream is disabled </span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td><span class="ct">  *        while a data transfer is ongoing, the current data will be transferred</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td><span class="ct">  *        and the Stream will be effectively disabled only after the transfer of</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td><span class="ct">  *        this single data is finished.            </span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td><span class="ct">  *    </span></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td><span class="ct">  */</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td><span class="kw">void</span> <a id="470c6" class="tk">DMA_Cmd</a>(<a id="470c14" class="tk">DMA_Stream_TypeDef</a><a id="470c32" class="tk">*</a> <a id="470c34" class="tk">DMAy_Streamx</a>, <a id="470c48" class="tk">FunctionalState</a> <a id="470c64" class="tk">NewState</a>)</td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td><span class="br">{</span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>  <a id="473c3" class="tk">assert_param</a>(<a id="473c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="473c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td>  <a id="474c3" class="tk">assert_param</a>(<a id="474c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="474c36" class="tk">NewState</a>));</td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td>  <span class="kw">if</span> (<a id="476c7" class="tk">NewState</a> <a id="476c16" class="tk">!=</a> <a id="476c19" class="tk">DISABLE</a>)</td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td>  <span class="br">{</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td>    <span class="ct">/* Enable the selected DMAy Streamx by setting EN bit */</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td>    <a id="479c5" class="tk">DMAy_Streamx</a>-&gt;<a id="479c19" class="tk">CR</a> <a id="479c22" class="tk">|=</a> (<a id="479c26" class="tk">uint32_t</a>)<a id="479c35" class="tk">DMA_SxCR_EN</a>;</td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td>  <span class="br">}</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td>  <span class="br">{</span></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>    <span class="ct">/* Disable the selected DMAy Streamx by clearing EN bit */</span></td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td>    <a id="484c5" class="tk">DMAy_Streamx</a>-&gt;<a id="484c19" class="tk">CR</a> <a id="484c22" class="tk">&amp;=</a> <a id="484c25" class="tk">~</a>(<a id="484c27" class="tk">uint32_t</a>)<a id="484c36" class="tk">DMA_SxCR_EN</a>;</td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td>  <span class="br">}</span></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td><span class="br">}</span></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td><span class="ct">/**</span></td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td><span class="ct">  * @brief  Configures, when the PINC (Peripheral Increment address mode) bit is</span></td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td><span class="ct">  *         set, if the peripheral address should be incremented with the data </span></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td><span class="ct">  *         size (configured with PSIZE bits) or by a fixed offset equal to 4</span></td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td><span class="ct">  *         (32-bit aligned addresses).</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td><span class="ct">  *   </span></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td><span class="ct">  * @note   This function has no effect if the Peripheral Increment mode is disabled.</span></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td><span class="ct">  *     </span></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td><span class="ct">  * @param  DMA_Pincos: specifies the Peripheral increment offset size.</span></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td><span class="ct">  *            @arg DMA_PINCOS_Psize: Peripheral address increment is done  </span></td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td><span class="ct">  *                                   accordingly to PSIZE parameter.</span></td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td><span class="ct">  *            @arg DMA_PINCOS_WordAligned: Peripheral address increment offset is </span></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td><span class="ct">  *                                         fixed to 4 (32-bit aligned addresses). </span></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td><span class="ct">  */</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td><span class="kw">void</span> <a id="506c6" class="tk">DMA_PeriphIncOffsetSizeConfig</a>(<a id="506c36" class="tk">DMA_Stream_TypeDef</a><a id="506c54" class="tk">*</a> <a id="506c56" class="tk">DMAy_Streamx</a>, <a id="506c70" class="tk">uint32_t</a> <a id="506c79" class="tk">DMA_Pincos</a>)</td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td><span class="br">{</span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td>  <a id="509c3" class="tk">assert_param</a>(<a id="509c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="509c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td>  <a id="510c3" class="tk">assert_param</a>(<a id="510c16" class="tk">IS_DMA_PINCOS_SIZE</a>(<a id="510c35" class="tk">DMA_Pincos</a>));</td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td>  <span class="ct">/* Check the needed Peripheral increment offset */</span></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td>  <span class="kw">if</span>(<a id="513c6" class="tk">DMA_Pincos</a> <a id="513c17" class="tk">!=</a> <a id="513c20" class="tk">DMA_PINCOS_Psize</a>)</td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td>  <span class="br">{</span></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td>    <span class="ct">/* Configure DMA_SxCR_PINCOS bit with the input parameter */</span></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td>    <a id="516c5" class="tk">DMAy_Streamx</a>-&gt;<a id="516c19" class="tk">CR</a> <a id="516c22" class="tk">|=</a> (<a id="516c26" class="tk">uint32_t</a>)<a id="516c35" class="tk">DMA_SxCR_PINCOS</a>;     </td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td>  <span class="br">}</span></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td>  <span class="br">{</span></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td>    <span class="ct">/* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */</span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td>    <a id="521c5" class="tk">DMAy_Streamx</a>-&gt;<a id="521c19" class="tk">CR</a> <a id="521c22" class="tk">&amp;=</a> <a id="521c25" class="tk">~</a>(<a id="521c27" class="tk">uint32_t</a>)<a id="521c36" class="tk">DMA_SxCR_PINCOS</a>;    </td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td>  <span class="br">}</span></td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td><span class="br">}</span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td><span class="ct">/**</span></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td><span class="ct">  * @brief  Configures, when the DMAy Streamx is disabled, the flow controller for</span></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td><span class="ct">  *         the next transactions (Peripheral or Memory).</span></td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td><span class="ct">  *       </span></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td><span class="ct">  * @note   Before enabling this feature, check if the used peripheral supports </span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td><span class="ct">  *         the Flow Controller mode or not.    </span></td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td><span class="ct">  * @param  DMA_FlowCtrl: specifies the DMA flow controller.</span></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td><span class="ct">  *            @arg DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is </span></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="ct">  *                                      the DMA controller.</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="ct">  *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller </span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td><span class="ct">  *                                          is the peripheral.    </span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td><span class="ct">  */</span></td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td><span class="kw">void</span> <a id="542c6" class="tk">DMA_FlowControllerConfig</a>(<a id="542c31" class="tk">DMA_Stream_TypeDef</a><a id="542c49" class="tk">*</a> <a id="542c51" class="tk">DMAy_Streamx</a>, <a id="542c65" class="tk">uint32_t</a> <a id="542c74" class="tk">DMA_FlowCtrl</a>)</td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td><span class="br">{</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td>  <a id="545c3" class="tk">assert_param</a>(<a id="545c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="545c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td>  <a id="546c3" class="tk">assert_param</a>(<a id="546c16" class="tk">IS_DMA_FLOW_CTRL</a>(<a id="546c33" class="tk">DMA_FlowCtrl</a>));</td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td>  <span class="ct">/* Check the needed flow controller  */</span></td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td>  <span class="kw">if</span>(<a id="549c6" class="tk">DMA_FlowCtrl</a> <a id="549c19" class="tk">!=</a> <a id="549c22" class="tk">DMA_FlowCtrl_Memory</a>)</td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td>  <span class="br">{</span></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td>    <span class="ct">/* Configure DMA_SxCR_PFCTRL bit with the input parameter */</span></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td>    <a id="552c5" class="tk">DMAy_Streamx</a>-&gt;<a id="552c19" class="tk">CR</a> <a id="552c22" class="tk">|=</a> (<a id="552c26" class="tk">uint32_t</a>)<a id="552c35" class="tk">DMA_SxCR_PFCTRL</a>;   </td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td>  <span class="br">}</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td>  <span class="br">{</span></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td>    <span class="ct">/* Clear the PFCTRL bit: Memory is the flow controller */</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td>    <a id="557c5" class="tk">DMAy_Streamx</a>-&gt;<a id="557c19" class="tk">CR</a> <a id="557c22" class="tk">&amp;=</a> <a id="557c25" class="tk">~</a>(<a id="557c27" class="tk">uint32_t</a>)<a id="557c36" class="tk">DMA_SxCR_PFCTRL</a>;    </td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td>  <span class="br">}</span></td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td><span class="br">}</span></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td><span class="ct">/**</span></td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td><span class="ct">  */</span></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td><span class="ct">/** @defgroup DMA_Group2 Data Counter functions</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td><span class="ct"> *  @brief   Data Counter functions </span></td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td><span class="ct"> *</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td><span class="ct">                           Data Counter functions</span></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td><span class="ct"></span></td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td><span class="ct">  This subsection provides function allowing to configure and read the buffer size</span></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td><span class="ct">  (number of data to be transferred). </span></td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td><span class="ct"></span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td><span class="ct">  The DMA data counter can be written only when the DMA Stream is disabled </span></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td><span class="ct">  (ie. after transfer complete event).</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td><span class="ct"></span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td><span class="ct">  The following function can be used to write the Stream data counter value:</span></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td><span class="ct">    - void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter);</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td><span class="ct"></span></td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td><span class="ct">@note It is advised to use this function rather than DMA_Init() in situations where</span></td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td><span class="ct">      only the Data buffer needs to be reloaded.</span></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td><span class="ct"></span></td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td><span class="ct">@note If the Source and Destination Data Sizes are different, then the value written in</span></td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td><span class="ct">      data counter, expressing the number of transfers, is relative to the number of </span></td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td><span class="ct">      transfers from the Peripheral point of view.</span></td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td><span class="ct">      ie. If Memory data size is Word, Peripheral data size is Half-Words, then the value</span></td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td><span class="ct">      to be configured in the data counter is the number of Half-Words to be transferred</span></td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td><span class="ct">      from/to the peripheral.</span></td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td><span class="ct"></span></td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td><span class="ct">  The DMA data counter can be read to indicate the number of remaining transfers for</span></td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td><span class="ct">  the relative DMA Stream. This counter is decremented at the end of each data </span></td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td><span class="ct">  transfer and when the transfer is complete: </span></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td><span class="ct">   - If Normal mode is selected: the counter is set to 0.</span></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td><span class="ct">   - If Circular mode is selected: the counter is reloaded with the initial value</span></td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td><span class="ct">     (configured before enabling the DMA Stream)</span></td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td><span class="ct">   </span></td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td><span class="ct">  The following function can be used to read the Stream data counter value:</span></td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td><span class="ct">     - uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx);</span></td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td><span class="ct"></span></td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td><span class="ct">  */</span></td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td></td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td><span class="ct">/**</span></td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td><span class="ct">  * @brief  Writes the number of data units to be transferred on the DMAy Streamx.</span></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td><span class="ct">  * @param  Counter: Number of data units to be transferred (from 0 to 65535) </span></td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td><span class="ct">  *          Number of data items depends only on the Peripheral data format.</span></td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td><span class="ct">  *            </span></td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td><span class="ct">  * @note   If Peripheral data format is Bytes: number of data units is equal </span></td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td><span class="ct">  *         to total number of bytes to be transferred.</span></td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td><span class="ct">  *           </span></td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td><span class="ct">  * @note   If Peripheral data format is Half-Word: number of data units is  </span></td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td><span class="ct">  *         equal to total number of bytes to be transferred / 2.</span></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td><span class="ct">  *           </span></td></tr>
<tr name="618" id="618">
<td><a id="l618" class='ln'>618</a></td><td><span class="ct">  * @note   If Peripheral data format is Word: number of data units is equal </span></td></tr>
<tr name="619" id="619">
<td><a id="l619" class='ln'>619</a></td><td><span class="ct">  *         to total  number of bytes to be transferred / 4.</span></td></tr>
<tr name="620" id="620">
<td><a id="l620" class='ln'>620</a></td><td><span class="ct">  *      </span></td></tr>
<tr name="621" id="621">
<td><a id="l621" class='ln'>621</a></td><td><span class="ct">  * @note   In Memory-to-Memory transfer mode, the memory buffer pointed by </span></td></tr>
<tr name="622" id="622">
<td><a id="l622" class='ln'>622</a></td><td><span class="ct">  *         DMAy_SxPAR register is considered as Peripheral.</span></td></tr>
<tr name="623" id="623">
<td><a id="l623" class='ln'>623</a></td><td><span class="ct">  *      </span></td></tr>
<tr name="624" id="624">
<td><a id="l624" class='ln'>624</a></td><td><span class="ct">  * @retval The number of remaining data units in the current DMAy Streamx transfer.</span></td></tr>
<tr name="625" id="625">
<td><a id="l625" class='ln'>625</a></td><td><span class="ct">  */</span></td></tr>
<tr name="626" id="626">
<td><a id="l626" class='ln'>626</a></td><td><span class="kw">void</span> <a id="626c6" class="tk">DMA_SetCurrDataCounter</a>(<a id="626c29" class="tk">DMA_Stream_TypeDef</a><a id="626c47" class="tk">*</a> <a id="626c49" class="tk">DMAy_Streamx</a>, <a id="626c63" class="tk">uint16_t</a> <a id="626c72" class="tk">Counter</a>)</td></tr>
<tr name="627" id="627">
<td><a id="l627" class='ln'>627</a></td><td><span class="br">{</span></td></tr>
<tr name="628" id="628">
<td><a id="l628" class='ln'>628</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="629" id="629">
<td><a id="l629" class='ln'>629</a></td><td>  <a id="629c3" class="tk">assert_param</a>(<a id="629c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="629c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="630" id="630">
<td><a id="l630" class='ln'>630</a></td><td></td></tr>
<tr name="631" id="631">
<td><a id="l631" class='ln'>631</a></td><td>  <span class="ct">/* Write the number of data units to be transferred */</span></td></tr>
<tr name="632" id="632">
<td><a id="l632" class='ln'>632</a></td><td>  <a id="632c3" class="tk">DMAy_Streamx</a>-&gt;<a id="632c17" class="tk">NDTR</a> = (<a id="632c25" class="tk">uint16_t</a>)<a id="632c34" class="tk">Counter</a>;</td></tr>
<tr name="633" id="633">
<td><a id="l633" class='ln'>633</a></td><td><span class="br">}</span></td></tr>
<tr name="634" id="634">
<td><a id="l634" class='ln'>634</a></td><td></td></tr>
<tr name="635" id="635">
<td><a id="l635" class='ln'>635</a></td><td><span class="ct">/**</span></td></tr>
<tr name="636" id="636">
<td><a id="l636" class='ln'>636</a></td><td><span class="ct">  * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.</span></td></tr>
<tr name="637" id="637">
<td><a id="l637" class='ln'>637</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="638" id="638">
<td><a id="l638" class='ln'>638</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="639" id="639">
<td><a id="l639" class='ln'>639</a></td><td><span class="ct">  * @retval The number of remaining data units in the current DMAy Streamx transfer.</span></td></tr>
<tr name="640" id="640">
<td><a id="l640" class='ln'>640</a></td><td><span class="ct">  */</span></td></tr>
<tr name="641" id="641">
<td><a id="l641" class='ln'>641</a></td><td><a id="641c1" class="tk">uint16_t</a> <a id="641c10" class="tk">DMA_GetCurrDataCounter</a>(<a id="641c33" class="tk">DMA_Stream_TypeDef</a><a id="641c51" class="tk">*</a> <a id="641c53" class="tk">DMAy_Streamx</a>)</td></tr>
<tr name="642" id="642">
<td><a id="l642" class='ln'>642</a></td><td><span class="br">{</span></td></tr>
<tr name="643" id="643">
<td><a id="l643" class='ln'>643</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="644" id="644">
<td><a id="l644" class='ln'>644</a></td><td>  <a id="644c3" class="tk">assert_param</a>(<a id="644c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="644c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="645" id="645">
<td><a id="l645" class='ln'>645</a></td><td></td></tr>
<tr name="646" id="646">
<td><a id="l646" class='ln'>646</a></td><td>  <span class="ct">/* Return the number of remaining data units for DMAy Streamx */</span></td></tr>
<tr name="647" id="647">
<td><a id="l647" class='ln'>647</a></td><td>  <span class="kw">return</span> ((<a id="647c12" class="tk">uint16_t</a>)(<a id="647c22" class="tk">DMAy_Streamx</a>-&gt;<a id="647c36" class="tk">NDTR</a>));</td></tr>
<tr name="648" id="648">
<td><a id="l648" class='ln'>648</a></td><td><span class="br">}</span></td></tr>
<tr name="649" id="649">
<td><a id="l649" class='ln'>649</a></td><td><span class="ct">/**</span></td></tr>
<tr name="650" id="650">
<td><a id="l650" class='ln'>650</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="651" id="651">
<td><a id="l651" class='ln'>651</a></td><td><span class="ct">  */</span></td></tr>
<tr name="652" id="652">
<td><a id="l652" class='ln'>652</a></td><td></td></tr>
<tr name="653" id="653">
<td><a id="l653" class='ln'>653</a></td><td><span class="ct">/** @defgroup DMA_Group3 Double Buffer mode functions</span></td></tr>
<tr name="654" id="654">
<td><a id="l654" class='ln'>654</a></td><td><span class="ct"> *  @brief   Double Buffer mode functions </span></td></tr>
<tr name="655" id="655">
<td><a id="l655" class='ln'>655</a></td><td><span class="ct"> *</span></td></tr>
<tr name="656" id="656">
<td><a id="l656" class='ln'>656</a></td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="657" id="657">
<td><a id="l657" class='ln'>657</a></td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="658" id="658">
<td><a id="l658" class='ln'>658</a></td><td><span class="ct">                         Double Buffer mode functions</span></td></tr>
<tr name="659" id="659">
<td><a id="l659" class='ln'>659</a></td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="660" id="660">
<td><a id="l660" class='ln'>660</a></td><td><span class="ct"></span></td></tr>
<tr name="661" id="661">
<td><a id="l661" class='ln'>661</a></td><td><span class="ct">  This subsection provides function allowing to configure and control the double </span></td></tr>
<tr name="662" id="662">
<td><a id="l662" class='ln'>662</a></td><td><span class="ct">  buffer mode parameters.</span></td></tr>
<tr name="663" id="663">
<td><a id="l663" class='ln'>663</a></td><td><span class="ct">  </span></td></tr>
<tr name="664" id="664">
<td><a id="l664" class='ln'>664</a></td><td><span class="ct">  The Double Buffer mode can be used only when Circular mode is enabled.</span></td></tr>
<tr name="665" id="665">
<td><a id="l665" class='ln'>665</a></td><td><span class="ct">  The Double Buffer mode cannot be used when transferring data from Memory to Memory.</span></td></tr>
<tr name="666" id="666">
<td><a id="l666" class='ln'>666</a></td><td><span class="ct">  </span></td></tr>
<tr name="667" id="667">
<td><a id="l667" class='ln'>667</a></td><td><span class="ct">  The Double Buffer mode allows to set two different Memory addresses from/to which</span></td></tr>
<tr name="668" id="668">
<td><a id="l668" class='ln'>668</a></td><td><span class="ct">  the DMA controller will access alternatively (after completing transfer to/from target</span></td></tr>
<tr name="669" id="669">
<td><a id="l669" class='ln'>669</a></td><td><span class="ct">  memory 0, it will start transfer to/from target memory 1).</span></td></tr>
<tr name="670" id="670">
<td><a id="l670" class='ln'>670</a></td><td><span class="ct">  This allows to reduce software overhead for double buffering and reduce the CPU</span></td></tr>
<tr name="671" id="671">
<td><a id="l671" class='ln'>671</a></td><td><span class="ct">  access time.</span></td></tr>
<tr name="672" id="672">
<td><a id="l672" class='ln'>672</a></td><td><span class="ct"></span></td></tr>
<tr name="673" id="673">
<td><a id="l673" class='ln'>673</a></td><td><span class="ct">  Two functions must be called before calling the DMA_Init() function:</span></td></tr>
<tr name="674" id="674">
<td><a id="l674" class='ln'>674</a></td><td><span class="ct">   - void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,</span></td></tr>
<tr name="675" id="675">
<td><a id="l675" class='ln'>675</a></td><td><span class="ct">                                uint32_t DMA_CurrentMemory);</span></td></tr>
<tr name="676" id="676">
<td><a id="l676" class='ln'>676</a></td><td><span class="ct">   - void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);</span></td></tr>
<tr name="677" id="677">
<td><a id="l677" class='ln'>677</a></td><td><span class="ct">   </span></td></tr>
<tr name="678" id="678">
<td><a id="l678" class='ln'>678</a></td><td><span class="ct">  DMA_DoubleBufferModeConfig() is called to configure the Memory 1 base address and the first</span></td></tr>
<tr name="679" id="679">
<td><a id="l679" class='ln'>679</a></td><td><span class="ct">  Memory target from/to which the transfer will start after enabling the DMA Stream.</span></td></tr>
<tr name="680" id="680">
<td><a id="l680" class='ln'>680</a></td><td><span class="ct">  Then DMA_DoubleBufferModeCmd() must be called to enable the Double Buffer mode (or disable </span></td></tr>
<tr name="681" id="681">
<td><a id="l681" class='ln'>681</a></td><td><span class="ct">  it when it should not be used).</span></td></tr>
<tr name="682" id="682">
<td><a id="l682" class='ln'>682</a></td><td><span class="ct">  </span></td></tr>
<tr name="683" id="683">
<td><a id="l683" class='ln'>683</a></td><td><span class="ct">   </span></td></tr>
<tr name="684" id="684">
<td><a id="l684" class='ln'>684</a></td><td><span class="ct">  Two functions can be called dynamically when the transfer is ongoing (or when the DMA Stream is </span></td></tr>
<tr name="685" id="685">
<td><a id="l685" class='ln'>685</a></td><td><span class="ct">  stopped) to modify on of the target Memories addresses or to check wich Memory target is currently</span></td></tr>
<tr name="686" id="686">
<td><a id="l686" class='ln'>686</a></td><td><span class="ct">   used:</span></td></tr>
<tr name="687" id="687">
<td><a id="l687" class='ln'>687</a></td><td><span class="ct">    - void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,</span></td></tr>
<tr name="688" id="688">
<td><a id="l688" class='ln'>688</a></td><td><span class="ct">                            uint32_t DMA_MemoryTarget);</span></td></tr>
<tr name="689" id="689">
<td><a id="l689" class='ln'>689</a></td><td><span class="ct">    - uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx);</span></td></tr>
<tr name="690" id="690">
<td><a id="l690" class='ln'>690</a></td><td><span class="ct"></span></td></tr>
<tr name="691" id="691">
<td><a id="l691" class='ln'>691</a></td><td><span class="ct">  DMA_MemoryTargetConfig() can be called to modify the base address of one of the two target Memories.</span></td></tr>
<tr name="692" id="692">
<td><a id="l692" class='ln'>692</a></td><td><span class="ct">  The Memory of which the base address will be modified must not be currently be used by the DMA Stream</span></td></tr>
<tr name="693" id="693">
<td><a id="l693" class='ln'>693</a></td><td><span class="ct">  (ie. if the DMA Stream is currently transferring from Memory 1 then you can only modify base address</span></td></tr>
<tr name="694" id="694">
<td><a id="l694" class='ln'>694</a></td><td><span class="ct">  of target Memory 0 and vice versa).</span></td></tr>
<tr name="695" id="695">
<td><a id="l695" class='ln'>695</a></td><td><span class="ct">  To check this condition, it is recommended to use the function DMA_GetCurrentMemoryTarget() which</span></td></tr>
<tr name="696" id="696">
<td><a id="l696" class='ln'>696</a></td><td><span class="ct">  returns the index of the Memory target currently in use by the DMA Stream.</span></td></tr>
<tr name="697" id="697">
<td><a id="l697" class='ln'>697</a></td><td><span class="ct"></span></td></tr>
<tr name="698" id="698">
<td><a id="l698" class='ln'>698</a></td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="699" id="699">
<td><a id="l699" class='ln'>699</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="700" id="700">
<td><a id="l700" class='ln'>700</a></td><td><span class="ct">  */</span></td></tr>
<tr name="701" id="701">
<td><a id="l701" class='ln'>701</a></td><td>  </td></tr>
<tr name="702" id="702">
<td><a id="l702" class='ln'>702</a></td><td><span class="ct">/**</span></td></tr>
<tr name="703" id="703">
<td><a id="l703" class='ln'>703</a></td><td><span class="ct">  * @brief  Configures, when the DMAy Streamx is disabled, the double buffer mode </span></td></tr>
<tr name="704" id="704">
<td><a id="l704" class='ln'>704</a></td><td><span class="ct">  *         and the current memory target.</span></td></tr>
<tr name="705" id="705">
<td><a id="l705" class='ln'>705</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="706" id="706">
<td><a id="l706" class='ln'>706</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="707" id="707">
<td><a id="l707" class='ln'>707</a></td><td><span class="ct">  * @param  Memory1BaseAddr: the base address of the second buffer (Memory 1)  </span></td></tr>
<tr name="708" id="708">
<td><a id="l708" class='ln'>708</a></td><td><span class="ct">  * @param  DMA_CurrentMemory: specifies which memory will be first buffer for</span></td></tr>
<tr name="709" id="709">
<td><a id="l709" class='ln'>709</a></td><td><span class="ct">  *         the transactions when the Stream will be enabled. </span></td></tr>
<tr name="710" id="710">
<td><a id="l710" class='ln'>710</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="711" id="711">
<td><a id="l711" class='ln'>711</a></td><td><span class="ct">  *            @arg DMA_Memory_0: Memory 0 is the current buffer.</span></td></tr>
<tr name="712" id="712">
<td><a id="l712" class='ln'>712</a></td><td><span class="ct">  *            @arg DMA_Memory_1: Memory 1 is the current buffer.  </span></td></tr>
<tr name="713" id="713">
<td><a id="l713" class='ln'>713</a></td><td><span class="ct">  *       </span></td></tr>
<tr name="714" id="714">
<td><a id="l714" class='ln'>714</a></td><td><span class="ct">  * @note   Memory0BaseAddr is set by the DMA structure configuration in DMA_Init().</span></td></tr>
<tr name="715" id="715">
<td><a id="l715" class='ln'>715</a></td><td><span class="ct">  *   </span></td></tr>
<tr name="716" id="716">
<td><a id="l716" class='ln'>716</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="717" id="717">
<td><a id="l717" class='ln'>717</a></td><td><span class="ct">  */</span></td></tr>
<tr name="718" id="718">
<td><a id="l718" class='ln'>718</a></td><td><span class="kw">void</span> <a id="718c6" class="tk">DMA_DoubleBufferModeConfig</a>(<a id="718c33" class="tk">DMA_Stream_TypeDef</a><a id="718c51" class="tk">*</a> <a id="718c53" class="tk">DMAy_Streamx</a>, <a id="718c67" class="tk">uint32_t</a> <a id="718c76" class="tk">Memory1BaseAddr</a>,</td></tr>
<tr name="719" id="719">
<td><a id="l719" class='ln'>719</a></td><td>                                <a id="719c33" class="tk">uint32_t</a> <a id="719c42" class="tk">DMA_CurrentMemory</a>)</td></tr>
<tr name="720" id="720">
<td><a id="l720" class='ln'>720</a></td><td><span class="br">{</span>  </td></tr>
<tr name="721" id="721">
<td><a id="l721" class='ln'>721</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="722" id="722">
<td><a id="l722" class='ln'>722</a></td><td>  <a id="722c3" class="tk">assert_param</a>(<a id="722c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="722c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="723" id="723">
<td><a id="l723" class='ln'>723</a></td><td>  <a id="723c3" class="tk">assert_param</a>(<a id="723c16" class="tk">IS_DMA_CURRENT_MEM</a>(<a id="723c35" class="tk">DMA_CurrentMemory</a>));</td></tr>
<tr name="724" id="724">
<td><a id="l724" class='ln'>724</a></td><td></td></tr>
<tr name="725" id="725">
<td><a id="l725" class='ln'>725</a></td><td>  <span class="kw">if</span> (<a id="725c7" class="tk">DMA_CurrentMemory</a> <a id="725c25" class="tk">!=</a> <a id="725c28" class="tk">DMA_Memory_0</a>)</td></tr>
<tr name="726" id="726">
<td><a id="l726" class='ln'>726</a></td><td>  <span class="br">{</span></td></tr>
<tr name="727" id="727">
<td><a id="l727" class='ln'>727</a></td><td>    <span class="ct">/* Set Memory 1 as current memory address */</span></td></tr>
<tr name="728" id="728">
<td><a id="l728" class='ln'>728</a></td><td>    <a id="728c5" class="tk">DMAy_Streamx</a>-&gt;<a id="728c19" class="tk">CR</a> <a id="728c22" class="tk">|=</a> (<a id="728c26" class="tk">uint32_t</a>)(<a id="728c36" class="tk">DMA_SxCR_CT</a>);    </td></tr>
<tr name="729" id="729">
<td><a id="l729" class='ln'>729</a></td><td>  <span class="br">}</span></td></tr>
<tr name="730" id="730">
<td><a id="l730" class='ln'>730</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="731" id="731">
<td><a id="l731" class='ln'>731</a></td><td>  <span class="br">{</span></td></tr>
<tr name="732" id="732">
<td><a id="l732" class='ln'>732</a></td><td>    <span class="ct">/* Set Memory 0 as current memory address */</span></td></tr>
<tr name="733" id="733">
<td><a id="l733" class='ln'>733</a></td><td>    <a id="733c5" class="tk">DMAy_Streamx</a>-&gt;<a id="733c19" class="tk">CR</a> <a id="733c22" class="tk">&amp;=</a> <a id="733c25" class="tk">~</a>(<a id="733c27" class="tk">uint32_t</a>)(<a id="733c37" class="tk">DMA_SxCR_CT</a>);    </td></tr>
<tr name="734" id="734">
<td><a id="l734" class='ln'>734</a></td><td>  <span class="br">}</span></td></tr>
<tr name="735" id="735">
<td><a id="l735" class='ln'>735</a></td><td></td></tr>
<tr name="736" id="736">
<td><a id="l736" class='ln'>736</a></td><td>  <span class="ct">/* Write to DMAy Streamx M1AR */</span></td></tr>
<tr name="737" id="737">
<td><a id="l737" class='ln'>737</a></td><td>  <a id="737c3" class="tk">DMAy_Streamx</a>-&gt;<a id="737c17" class="tk">M1AR</a> = <a id="737c24" class="tk">Memory1BaseAddr</a>;</td></tr>
<tr name="738" id="738">
<td><a id="l738" class='ln'>738</a></td><td><span class="br">}</span></td></tr>
<tr name="739" id="739">
<td><a id="l739" class='ln'>739</a></td><td></td></tr>
<tr name="740" id="740">
<td><a id="l740" class='ln'>740</a></td><td><span class="ct">/**</span></td></tr>
<tr name="741" id="741">
<td><a id="l741" class='ln'>741</a></td><td><span class="ct">  * @brief  Enables or disables the double buffer mode for the selected DMA stream.</span></td></tr>
<tr name="742" id="742">
<td><a id="l742" class='ln'>742</a></td><td><span class="ct">  * @note   This function can be called only when the DMA Stream is disabled.  </span></td></tr>
<tr name="743" id="743">
<td><a id="l743" class='ln'>743</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="744" id="744">
<td><a id="l744" class='ln'>744</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="745" id="745">
<td><a id="l745" class='ln'>745</a></td><td><span class="ct">  * @param  NewState: new state of the DMAy Streamx double buffer mode. </span></td></tr>
<tr name="746" id="746">
<td><a id="l746" class='ln'>746</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="747" id="747">
<td><a id="l747" class='ln'>747</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="748" id="748">
<td><a id="l748" class='ln'>748</a></td><td><span class="ct">  */</span></td></tr>
<tr name="749" id="749">
<td><a id="l749" class='ln'>749</a></td><td><span class="kw">void</span> <a id="749c6" class="tk">DMA_DoubleBufferModeCmd</a>(<a id="749c30" class="tk">DMA_Stream_TypeDef</a><a id="749c48" class="tk">*</a> <a id="749c50" class="tk">DMAy_Streamx</a>, <a id="749c64" class="tk">FunctionalState</a> <a id="749c80" class="tk">NewState</a>)</td></tr>
<tr name="750" id="750">
<td><a id="l750" class='ln'>750</a></td><td><span class="br">{</span>  </td></tr>
<tr name="751" id="751">
<td><a id="l751" class='ln'>751</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="752" id="752">
<td><a id="l752" class='ln'>752</a></td><td>  <a id="752c3" class="tk">assert_param</a>(<a id="752c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="752c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="753" id="753">
<td><a id="l753" class='ln'>753</a></td><td>  <a id="753c3" class="tk">assert_param</a>(<a id="753c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="753c36" class="tk">NewState</a>));</td></tr>
<tr name="754" id="754">
<td><a id="l754" class='ln'>754</a></td><td></td></tr>
<tr name="755" id="755">
<td><a id="l755" class='ln'>755</a></td><td>  <span class="ct">/* Configure the Double Buffer mode */</span></td></tr>
<tr name="756" id="756">
<td><a id="l756" class='ln'>756</a></td><td>  <span class="kw">if</span> (<a id="756c7" class="tk">NewState</a> <a id="756c16" class="tk">!=</a> <a id="756c19" class="tk">DISABLE</a>)</td></tr>
<tr name="757" id="757">
<td><a id="l757" class='ln'>757</a></td><td>  <span class="br">{</span></td></tr>
<tr name="758" id="758">
<td><a id="l758" class='ln'>758</a></td><td>    <span class="ct">/* Enable the Double buffer mode */</span></td></tr>
<tr name="759" id="759">
<td><a id="l759" class='ln'>759</a></td><td>    <a id="759c5" class="tk">DMAy_Streamx</a>-&gt;<a id="759c19" class="tk">CR</a> <a id="759c22" class="tk">|=</a> (<a id="759c26" class="tk">uint32_t</a>)<a id="759c35" class="tk">DMA_SxCR_DBM</a>;</td></tr>
<tr name="760" id="760">
<td><a id="l760" class='ln'>760</a></td><td>  <span class="br">}</span></td></tr>
<tr name="761" id="761">
<td><a id="l761" class='ln'>761</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="762" id="762">
<td><a id="l762" class='ln'>762</a></td><td>  <span class="br">{</span></td></tr>
<tr name="763" id="763">
<td><a id="l763" class='ln'>763</a></td><td>    <span class="ct">/* Disable the Double buffer mode */</span></td></tr>
<tr name="764" id="764">
<td><a id="l764" class='ln'>764</a></td><td>    <a id="764c5" class="tk">DMAy_Streamx</a>-&gt;<a id="764c19" class="tk">CR</a> <a id="764c22" class="tk">&amp;=</a> <a id="764c25" class="tk">~</a>(<a id="764c27" class="tk">uint32_t</a>)<a id="764c36" class="tk">DMA_SxCR_DBM</a>;</td></tr>
<tr name="765" id="765">
<td><a id="l765" class='ln'>765</a></td><td>  <span class="br">}</span></td></tr>
<tr name="766" id="766">
<td><a id="l766" class='ln'>766</a></td><td><span class="br">}</span></td></tr>
<tr name="767" id="767">
<td><a id="l767" class='ln'>767</a></td><td></td></tr>
<tr name="768" id="768">
<td><a id="l768" class='ln'>768</a></td><td><span class="ct">/**</span></td></tr>
<tr name="769" id="769">
<td><a id="l769" class='ln'>769</a></td><td><span class="ct">  * @brief  Configures the Memory address for the next buffer transfer in double</span></td></tr>
<tr name="770" id="770">
<td><a id="l770" class='ln'>770</a></td><td><span class="ct">  *         buffer mode (for dynamic use). This function can be called when the</span></td></tr>
<tr name="771" id="771">
<td><a id="l771" class='ln'>771</a></td><td><span class="ct">  *         DMA Stream is enabled and when the transfer is ongoing.  </span></td></tr>
<tr name="772" id="772">
<td><a id="l772" class='ln'>772</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="773" id="773">
<td><a id="l773" class='ln'>773</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="774" id="774">
<td><a id="l774" class='ln'>774</a></td><td><span class="ct">  * @param  MemoryBaseAddr: The base address of the target memory buffer</span></td></tr>
<tr name="775" id="775">
<td><a id="l775" class='ln'>775</a></td><td><span class="ct">  * @param  DMA_MemoryTarget: Next memory target to be used. </span></td></tr>
<tr name="776" id="776">
<td><a id="l776" class='ln'>776</a></td><td><span class="ct">  *         This parameter can be one of the following values:</span></td></tr>
<tr name="777" id="777">
<td><a id="l777" class='ln'>777</a></td><td><span class="ct">  *            @arg DMA_Memory_0: To use the memory address 0</span></td></tr>
<tr name="778" id="778">
<td><a id="l778" class='ln'>778</a></td><td><span class="ct">  *            @arg DMA_Memory_1: To use the memory address 1</span></td></tr>
<tr name="779" id="779">
<td><a id="l779" class='ln'>779</a></td><td><span class="ct">  * </span></td></tr>
<tr name="780" id="780">
<td><a id="l780" class='ln'>780</a></td><td><span class="ct">  * @note    It is not allowed to modify the Base Address of a target Memory when</span></td></tr>
<tr name="781" id="781">
<td><a id="l781" class='ln'>781</a></td><td><span class="ct">  *          this target is involved in the current transfer. ie. If the DMA Stream</span></td></tr>
<tr name="782" id="782">
<td><a id="l782" class='ln'>782</a></td><td><span class="ct">  *          is currently transferring to/from Memory 1, then it not possible to</span></td></tr>
<tr name="783" id="783">
<td><a id="l783" class='ln'>783</a></td><td><span class="ct">  *          modify Base address of Memory 1, but it is possible to modify Base</span></td></tr>
<tr name="784" id="784">
<td><a id="l784" class='ln'>784</a></td><td><span class="ct">  *          address of Memory 0.</span></td></tr>
<tr name="785" id="785">
<td><a id="l785" class='ln'>785</a></td><td><span class="ct">  *          To know which Memory is currently used, you can use the function</span></td></tr>
<tr name="786" id="786">
<td><a id="l786" class='ln'>786</a></td><td><span class="ct">  *          DMA_GetCurrentMemoryTarget().             </span></td></tr>
<tr name="787" id="787">
<td><a id="l787" class='ln'>787</a></td><td><span class="ct">  *  </span></td></tr>
<tr name="788" id="788">
<td><a id="l788" class='ln'>788</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="789" id="789">
<td><a id="l789" class='ln'>789</a></td><td><span class="ct">  */</span></td></tr>
<tr name="790" id="790">
<td><a id="l790" class='ln'>790</a></td><td><span class="kw">void</span> <a id="790c6" class="tk">DMA_MemoryTargetConfig</a>(<a id="790c29" class="tk">DMA_Stream_TypeDef</a><a id="790c47" class="tk">*</a> <a id="790c49" class="tk">DMAy_Streamx</a>, <a id="790c63" class="tk">uint32_t</a> <a id="790c72" class="tk">MemoryBaseAddr</a>,</td></tr>
<tr name="791" id="791">
<td><a id="l791" class='ln'>791</a></td><td>                           <a id="791c28" class="tk">uint32_t</a> <a id="791c37" class="tk">DMA_MemoryTarget</a>)</td></tr>
<tr name="792" id="792">
<td><a id="l792" class='ln'>792</a></td><td><span class="br">{</span></td></tr>
<tr name="793" id="793">
<td><a id="l793" class='ln'>793</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="794" id="794">
<td><a id="l794" class='ln'>794</a></td><td>  <a id="794c3" class="tk">assert_param</a>(<a id="794c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="794c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="795" id="795">
<td><a id="l795" class='ln'>795</a></td><td>  <a id="795c3" class="tk">assert_param</a>(<a id="795c16" class="tk">IS_DMA_CURRENT_MEM</a>(<a id="795c35" class="tk">DMA_MemoryTarget</a>));</td></tr>
<tr name="796" id="796">
<td><a id="l796" class='ln'>796</a></td><td>    </td></tr>
<tr name="797" id="797">
<td><a id="l797" class='ln'>797</a></td><td>  <span class="ct">/* Check the Memory target to be configured */</span></td></tr>
<tr name="798" id="798">
<td><a id="l798" class='ln'>798</a></td><td>  <span class="kw">if</span> (<a id="798c7" class="tk">DMA_MemoryTarget</a> <a id="798c24" class="tk">!=</a> <a id="798c27" class="tk">DMA_Memory_0</a>)</td></tr>
<tr name="799" id="799">
<td><a id="l799" class='ln'>799</a></td><td>  <span class="br">{</span></td></tr>
<tr name="800" id="800">
<td><a id="l800" class='ln'>800</a></td><td>    <span class="ct">/* Write to DMAy Streamx M1AR */</span></td></tr>
<tr name="801" id="801">
<td><a id="l801" class='ln'>801</a></td><td>    <a id="801c5" class="tk">DMAy_Streamx</a>-&gt;<a id="801c19" class="tk">M1AR</a> = <a id="801c26" class="tk">MemoryBaseAddr</a>;    </td></tr>
<tr name="802" id="802">
<td><a id="l802" class='ln'>802</a></td><td>  <span class="br">}</span>  </td></tr>
<tr name="803" id="803">
<td><a id="l803" class='ln'>803</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="804" id="804">
<td><a id="l804" class='ln'>804</a></td><td>  <span class="br">{</span></td></tr>
<tr name="805" id="805">
<td><a id="l805" class='ln'>805</a></td><td>    <span class="ct">/* Write to DMAy Streamx M0AR */</span></td></tr>
<tr name="806" id="806">
<td><a id="l806" class='ln'>806</a></td><td>    <a id="806c5" class="tk">DMAy_Streamx</a>-&gt;<a id="806c19" class="tk">M0AR</a> = <a id="806c26" class="tk">MemoryBaseAddr</a>;  </td></tr>
<tr name="807" id="807">
<td><a id="l807" class='ln'>807</a></td><td>  <span class="br">}</span></td></tr>
<tr name="808" id="808">
<td><a id="l808" class='ln'>808</a></td><td><span class="br">}</span></td></tr>
<tr name="809" id="809">
<td><a id="l809" class='ln'>809</a></td><td></td></tr>
<tr name="810" id="810">
<td><a id="l810" class='ln'>810</a></td><td><span class="ct">/**</span></td></tr>
<tr name="811" id="811">
<td><a id="l811" class='ln'>811</a></td><td><span class="ct">  * @brief  Returns the current memory target used by double buffer transfer.</span></td></tr>
<tr name="812" id="812">
<td><a id="l812" class='ln'>812</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="813" id="813">
<td><a id="l813" class='ln'>813</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="814" id="814">
<td><a id="l814" class='ln'>814</a></td><td><span class="ct">  * @retval The memory target number: 0 for Memory0 or 1 for Memory1. </span></td></tr>
<tr name="815" id="815">
<td><a id="l815" class='ln'>815</a></td><td><span class="ct">  */</span></td></tr>
<tr name="816" id="816">
<td><a id="l816" class='ln'>816</a></td><td><a id="816c1" class="tk">uint32_t</a> <a id="816c10" class="tk">DMA_GetCurrentMemoryTarget</a>(<a id="816c37" class="tk">DMA_Stream_TypeDef</a><a id="816c55" class="tk">*</a> <a id="816c57" class="tk">DMAy_Streamx</a>)</td></tr>
<tr name="817" id="817">
<td><a id="l817" class='ln'>817</a></td><td><span class="br">{</span></td></tr>
<tr name="818" id="818">
<td><a id="l818" class='ln'>818</a></td><td>  <a id="818c3" class="tk">uint32_t</a> <a id="818c12" class="tk">tmp</a> = 0;</td></tr>
<tr name="819" id="819">
<td><a id="l819" class='ln'>819</a></td><td>  </td></tr>
<tr name="820" id="820">
<td><a id="l820" class='ln'>820</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="821" id="821">
<td><a id="l821" class='ln'>821</a></td><td>  <a id="821c3" class="tk">assert_param</a>(<a id="821c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="821c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="822" id="822">
<td><a id="l822" class='ln'>822</a></td><td></td></tr>
<tr name="823" id="823">
<td><a id="l823" class='ln'>823</a></td><td>  <span class="ct">/* Get the current memory target */</span></td></tr>
<tr name="824" id="824">
<td><a id="l824" class='ln'>824</a></td><td>  <span class="kw">if</span> ((<a id="824c8" class="tk">DMAy_Streamx</a>-&gt;<a id="824c22" class="tk">CR</a> <a id="824c25" class="tk">&amp;</a> <a id="824c27" class="tk">DMA_SxCR_CT</a>) <a id="824c40" class="tk">!=</a> 0)</td></tr>
<tr name="825" id="825">
<td><a id="l825" class='ln'>825</a></td><td>  <span class="br">{</span></td></tr>
<tr name="826" id="826">
<td><a id="l826" class='ln'>826</a></td><td>    <span class="ct">/* Current memory buffer used is Memory 1 */</span></td></tr>
<tr name="827" id="827">
<td><a id="l827" class='ln'>827</a></td><td>    <a id="827c5" class="tk">tmp</a> = 1;</td></tr>
<tr name="828" id="828">
<td><a id="l828" class='ln'>828</a></td><td>  <span class="br">}</span>  </td></tr>
<tr name="829" id="829">
<td><a id="l829" class='ln'>829</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="830" id="830">
<td><a id="l830" class='ln'>830</a></td><td>  <span class="br">{</span></td></tr>
<tr name="831" id="831">
<td><a id="l831" class='ln'>831</a></td><td>    <span class="ct">/* Current memory buffer used is Memory 0 */</span></td></tr>
<tr name="832" id="832">
<td><a id="l832" class='ln'>832</a></td><td>    <a id="832c5" class="tk">tmp</a> = 0;    </td></tr>
<tr name="833" id="833">
<td><a id="l833" class='ln'>833</a></td><td>  <span class="br">}</span></td></tr>
<tr name="834" id="834">
<td><a id="l834" class='ln'>834</a></td><td>  <span class="kw">return</span> <a id="834c10" class="tk">tmp</a>;</td></tr>
<tr name="835" id="835">
<td><a id="l835" class='ln'>835</a></td><td><span class="br">}</span></td></tr>
<tr name="836" id="836">
<td><a id="l836" class='ln'>836</a></td><td><span class="ct">/**</span></td></tr>
<tr name="837" id="837">
<td><a id="l837" class='ln'>837</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="838" id="838">
<td><a id="l838" class='ln'>838</a></td><td><span class="ct">  */</span></td></tr>
<tr name="839" id="839">
<td><a id="l839" class='ln'>839</a></td><td></td></tr>
<tr name="840" id="840">
<td><a id="l840" class='ln'>840</a></td><td><span class="ct">/** @defgroup DMA_Group4 Interrupts and flags management functions</span></td></tr>
<tr name="841" id="841">
<td><a id="l841" class='ln'>841</a></td><td><span class="ct"> *  @brief   Interrupts and flags management functions </span></td></tr>
<tr name="842" id="842">
<td><a id="l842" class='ln'>842</a></td><td><span class="ct"> *</span></td></tr>
<tr name="843" id="843">
<td><a id="l843" class='ln'>843</a></td><td><span class="ct">@verbatim   </span></td></tr>
<tr name="844" id="844">
<td><a id="l844" class='ln'>844</a></td><td><span class="ct"> ===============================================================================</span></td></tr>
<tr name="845" id="845">
<td><a id="l845" class='ln'>845</a></td><td><span class="ct">                  Interrupts and flags management functions</span></td></tr>
<tr name="846" id="846">
<td><a id="l846" class='ln'>846</a></td><td><span class="ct"> ===============================================================================  </span></td></tr>
<tr name="847" id="847">
<td><a id="l847" class='ln'>847</a></td><td><span class="ct"></span></td></tr>
<tr name="848" id="848">
<td><a id="l848" class='ln'>848</a></td><td><span class="ct">  This subsection provides functions allowing to</span></td></tr>
<tr name="849" id="849">
<td><a id="l849" class='ln'>849</a></td><td><span class="ct">   - Check the DMA enable status</span></td></tr>
<tr name="850" id="850">
<td><a id="l850" class='ln'>850</a></td><td><span class="ct">   - Check the FIFO status </span></td></tr>
<tr name="851" id="851">
<td><a id="l851" class='ln'>851</a></td><td><span class="ct">   - Configure the DMA Interrupts sources and check or clear the flags or pending bits status.   </span></td></tr>
<tr name="852" id="852">
<td><a id="l852" class='ln'>852</a></td><td><span class="ct">   </span></td></tr>
<tr name="853" id="853">
<td><a id="l853" class='ln'>853</a></td><td><span class="ct"> 1. DMA Enable status:</span></td></tr>
<tr name="854" id="854">
<td><a id="l854" class='ln'>854</a></td><td><span class="ct">   After configuring the DMA Stream (DMA_Init() function) and enabling the stream,</span></td></tr>
<tr name="855" id="855">
<td><a id="l855" class='ln'>855</a></td><td><span class="ct">   it is recommended to check (or wait until) the DMA Stream is effectively enabled.</span></td></tr>
<tr name="856" id="856">
<td><a id="l856" class='ln'>856</a></td><td><span class="ct">   A Stream may remain disabled if a configuration parameter is wrong.</span></td></tr>
<tr name="857" id="857">
<td><a id="l857" class='ln'>857</a></td><td><span class="ct">   After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA</span></td></tr>
<tr name="858" id="858">
<td><a id="l858" class='ln'>858</a></td><td><span class="ct">   Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, </span></td></tr>
<tr name="859" id="859">
<td><a id="l859" class='ln'>859</a></td><td><span class="ct">   the current data will be transferred and the Stream will be effectively disabled only after</span></td></tr>
<tr name="860" id="860">
<td><a id="l860" class='ln'>860</a></td><td><span class="ct">   this data transfer completion.</span></td></tr>
<tr name="861" id="861">
<td><a id="l861" class='ln'>861</a></td><td><span class="ct">   To monitor this state it is possible to use the following function:</span></td></tr>
<tr name="862" id="862">
<td><a id="l862" class='ln'>862</a></td><td><span class="ct">     - FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); </span></td></tr>
<tr name="863" id="863">
<td><a id="l863" class='ln'>863</a></td><td><span class="ct"> </span></td></tr>
<tr name="864" id="864">
<td><a id="l864" class='ln'>864</a></td><td><span class="ct"> 2. FIFO Status:</span></td></tr>
<tr name="865" id="865">
<td><a id="l865" class='ln'>865</a></td><td><span class="ct">   It is possible to monitor the FIFO status when a transfer is ongoing using the following </span></td></tr>
<tr name="866" id="866">
<td><a id="l866" class='ln'>866</a></td><td><span class="ct">   function:</span></td></tr>
<tr name="867" id="867">
<td><a id="l867" class='ln'>867</a></td><td><span class="ct">     - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); </span></td></tr>
<tr name="868" id="868">
<td><a id="l868" class='ln'>868</a></td><td><span class="ct"> </span></td></tr>
<tr name="869" id="869">
<td><a id="l869" class='ln'>869</a></td><td><span class="ct"> 3. DMA Interrupts and Flags:</span></td></tr>
<tr name="870" id="870">
<td><a id="l870" class='ln'>870</a></td><td><span class="ct">  The user should identify which mode will be used in his application to manage the</span></td></tr>
<tr name="871" id="871">
<td><a id="l871" class='ln'>871</a></td><td><span class="ct">  DMA controller events: Polling mode or Interrupt mode. </span></td></tr>
<tr name="872" id="872">
<td><a id="l872" class='ln'>872</a></td><td><span class="ct">    </span></td></tr>
<tr name="873" id="873">
<td><a id="l873" class='ln'>873</a></td><td><span class="ct">  Polling Mode</span></td></tr>
<tr name="874" id="874">
<td><a id="l874" class='ln'>874</a></td><td><span class="ct">  =============</span></td></tr>
<tr name="875" id="875">
<td><a id="l875" class='ln'>875</a></td><td><span class="ct">    Each DMA stream can be managed through 4 event Flags:</span></td></tr>
<tr name="876" id="876">
<td><a id="l876" class='ln'>876</a></td><td><span class="ct">    (x : DMA Stream number )</span></td></tr>
<tr name="877" id="877">
<td><a id="l877" class='ln'>877</a></td><td><span class="ct">       1. DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.</span></td></tr>
<tr name="878" id="878">
<td><a id="l878" class='ln'>878</a></td><td><span class="ct">       2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.</span></td></tr>
<tr name="879" id="879">
<td><a id="l879" class='ln'>879</a></td><td><span class="ct">       3. DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.</span></td></tr>
<tr name="880" id="880">
<td><a id="l880" class='ln'>880</a></td><td><span class="ct">       4. DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.</span></td></tr>
<tr name="881" id="881">
<td><a id="l881" class='ln'>881</a></td><td><span class="ct">       5. DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       </span></td></tr>
<tr name="882" id="882">
<td><a id="l882" class='ln'>882</a></td><td><span class="ct"></span></td></tr>
<tr name="883" id="883">
<td><a id="l883" class='ln'>883</a></td><td><span class="ct">   In this Mode it is advised to use the following functions:</span></td></tr>
<tr name="884" id="884">
<td><a id="l884" class='ln'>884</a></td><td><span class="ct">      - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);</span></td></tr>
<tr name="885" id="885">
<td><a id="l885" class='ln'>885</a></td><td><span class="ct">      - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);</span></td></tr>
<tr name="886" id="886">
<td><a id="l886" class='ln'>886</a></td><td><span class="ct"></span></td></tr>
<tr name="887" id="887">
<td><a id="l887" class='ln'>887</a></td><td><span class="ct">  Interrupt Mode</span></td></tr>
<tr name="888" id="888">
<td><a id="l888" class='ln'>888</a></td><td><span class="ct">  ===============</span></td></tr>
<tr name="889" id="889">
<td><a id="l889" class='ln'>889</a></td><td><span class="ct">    Each DMA Stream can be managed through 4 Interrupts:</span></td></tr>
<tr name="890" id="890">
<td><a id="l890" class='ln'>890</a></td><td><span class="ct"></span></td></tr>
<tr name="891" id="891">
<td><a id="l891" class='ln'>891</a></td><td><span class="ct">    Interrupt Source</span></td></tr>
<tr name="892" id="892">
<td><a id="l892" class='ln'>892</a></td><td><span class="ct">    ----------------</span></td></tr>
<tr name="893" id="893">
<td><a id="l893" class='ln'>893</a></td><td><span class="ct">       1. DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.</span></td></tr>
<tr name="894" id="894">
<td><a id="l894" class='ln'>894</a></td><td><span class="ct">       2. DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.</span></td></tr>
<tr name="895" id="895">
<td><a id="l895" class='ln'>895</a></td><td><span class="ct">       3. DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.</span></td></tr>
<tr name="896" id="896">
<td><a id="l896" class='ln'>896</a></td><td><span class="ct">       4. DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.</span></td></tr>
<tr name="897" id="897">
<td><a id="l897" class='ln'>897</a></td><td><span class="ct">       5. DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. </span></td></tr>
<tr name="898" id="898">
<td><a id="l898" class='ln'>898</a></td><td><span class="ct">     </span></td></tr>
<tr name="899" id="899">
<td><a id="l899" class='ln'>899</a></td><td><span class="ct">  In this Mode it is advised to use the following functions:</span></td></tr>
<tr name="900" id="900">
<td><a id="l900" class='ln'>900</a></td><td><span class="ct">     - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState);</span></td></tr>
<tr name="901" id="901">
<td><a id="l901" class='ln'>901</a></td><td><span class="ct">     - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);</span></td></tr>
<tr name="902" id="902">
<td><a id="l902" class='ln'>902</a></td><td><span class="ct">     - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);</span></td></tr>
<tr name="903" id="903">
<td><a id="l903" class='ln'>903</a></td><td><span class="ct"></span></td></tr>
<tr name="904" id="904">
<td><a id="l904" class='ln'>904</a></td><td><span class="ct">@endverbatim</span></td></tr>
<tr name="905" id="905">
<td><a id="l905" class='ln'>905</a></td><td><span class="ct">  * @{</span></td></tr>
<tr name="906" id="906">
<td><a id="l906" class='ln'>906</a></td><td><span class="ct">  */</span></td></tr>
<tr name="907" id="907">
<td><a id="l907" class='ln'>907</a></td><td></td></tr>
<tr name="908" id="908">
<td><a id="l908" class='ln'>908</a></td><td><span class="ct">/**</span></td></tr>
<tr name="909" id="909">
<td><a id="l909" class='ln'>909</a></td><td><span class="ct">  * @brief  Returns the status of EN bit for the specified DMAy Streamx.</span></td></tr>
<tr name="910" id="910">
<td><a id="l910" class='ln'>910</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="911" id="911">
<td><a id="l911" class='ln'>911</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="912" id="912">
<td><a id="l912" class='ln'>912</a></td><td><span class="ct">  *   </span></td></tr>
<tr name="913" id="913">
<td><a id="l913" class='ln'>913</a></td><td><span class="ct">  * @note    After configuring the DMA Stream (DMA_Init() function) and enabling</span></td></tr>
<tr name="914" id="914">
<td><a id="l914" class='ln'>914</a></td><td><span class="ct">  *          the stream, it is recommended to check (or wait until) the DMA Stream</span></td></tr>
<tr name="915" id="915">
<td><a id="l915" class='ln'>915</a></td><td><span class="ct">  *          is effectively enabled. A Stream may remain disabled if a configuration</span></td></tr>
<tr name="916" id="916">
<td><a id="l916" class='ln'>916</a></td><td><span class="ct">  *          parameter is wrong.</span></td></tr>
<tr name="917" id="917">
<td><a id="l917" class='ln'>917</a></td><td><span class="ct">  *          After disabling a DMA Stream, it is also recommended to check (or wait </span></td></tr>
<tr name="918" id="918">
<td><a id="l918" class='ln'>918</a></td><td><span class="ct">  *          until) the DMA Stream is effectively disabled. If a Stream is disabled</span></td></tr>
<tr name="919" id="919">
<td><a id="l919" class='ln'>919</a></td><td><span class="ct">  *          while a data transfer is ongoing, the current data will be transferred</span></td></tr>
<tr name="920" id="920">
<td><a id="l920" class='ln'>920</a></td><td><span class="ct">  *          and the Stream will be effectively disabled only after the transfer</span></td></tr>
<tr name="921" id="921">
<td><a id="l921" class='ln'>921</a></td><td><span class="ct">  *          of this single data is finished.  </span></td></tr>
<tr name="922" id="922">
<td><a id="l922" class='ln'>922</a></td><td><span class="ct">  *      </span></td></tr>
<tr name="923" id="923">
<td><a id="l923" class='ln'>923</a></td><td><span class="ct">  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).</span></td></tr>
<tr name="924" id="924">
<td><a id="l924" class='ln'>924</a></td><td><span class="ct">  */</span></td></tr>
<tr name="925" id="925">
<td><a id="l925" class='ln'>925</a></td><td><a id="925c1" class="tk">FunctionalState</a> <a id="925c17" class="tk">DMA_GetCmdStatus</a>(<a id="925c34" class="tk">DMA_Stream_TypeDef</a><a id="925c52" class="tk">*</a> <a id="925c54" class="tk">DMAy_Streamx</a>)</td></tr>
<tr name="926" id="926">
<td><a id="l926" class='ln'>926</a></td><td><span class="br">{</span></td></tr>
<tr name="927" id="927">
<td><a id="l927" class='ln'>927</a></td><td>  <a id="927c3" class="tk">FunctionalState</a> <a id="927c19" class="tk">state</a> = <a id="927c27" class="tk">DISABLE</a>;</td></tr>
<tr name="928" id="928">
<td><a id="l928" class='ln'>928</a></td><td></td></tr>
<tr name="929" id="929">
<td><a id="l929" class='ln'>929</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="930" id="930">
<td><a id="l930" class='ln'>930</a></td><td>  <a id="930c3" class="tk">assert_param</a>(<a id="930c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="930c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="931" id="931">
<td><a id="l931" class='ln'>931</a></td><td></td></tr>
<tr name="932" id="932">
<td><a id="l932" class='ln'>932</a></td><td>  <span class="kw">if</span> ((<a id="932c8" class="tk">DMAy_Streamx</a>-&gt;<a id="932c22" class="tk">CR</a> <a id="932c25" class="tk">&amp;</a> (<a id="932c28" class="tk">uint32_t</a>)<a id="932c37" class="tk">DMA_SxCR_EN</a>) <a id="932c50" class="tk">!=</a> 0)</td></tr>
<tr name="933" id="933">
<td><a id="l933" class='ln'>933</a></td><td>  <span class="br">{</span></td></tr>
<tr name="934" id="934">
<td><a id="l934" class='ln'>934</a></td><td>    <span class="ct">/* The selected DMAy Streamx EN bit is set (DMA is still transferring) */</span></td></tr>
<tr name="935" id="935">
<td><a id="l935" class='ln'>935</a></td><td>    <a id="935c5" class="tk">state</a> = <a id="935c13" class="tk">ENABLE</a>;</td></tr>
<tr name="936" id="936">
<td><a id="l936" class='ln'>936</a></td><td>  <span class="br">}</span></td></tr>
<tr name="937" id="937">
<td><a id="l937" class='ln'>937</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="938" id="938">
<td><a id="l938" class='ln'>938</a></td><td>  <span class="br">{</span></td></tr>
<tr name="939" id="939">
<td><a id="l939" class='ln'>939</a></td><td>    <span class="ct">/* The selected DMAy Streamx EN bit is cleared (DMA is disabled and </span></td></tr>
<tr name="940" id="940">
<td><a id="l940" class='ln'>940</a></td><td><span class="ct">        all transfers are complete) */</span></td></tr>
<tr name="941" id="941">
<td><a id="l941" class='ln'>941</a></td><td>    <a id="941c5" class="tk">state</a> = <a id="941c13" class="tk">DISABLE</a>;</td></tr>
<tr name="942" id="942">
<td><a id="l942" class='ln'>942</a></td><td>  <span class="br">}</span></td></tr>
<tr name="943" id="943">
<td><a id="l943" class='ln'>943</a></td><td>  <span class="kw">return</span> <a id="943c10" class="tk">state</a>;</td></tr>
<tr name="944" id="944">
<td><a id="l944" class='ln'>944</a></td><td><span class="br">}</span></td></tr>
<tr name="945" id="945">
<td><a id="l945" class='ln'>945</a></td><td></td></tr>
<tr name="946" id="946">
<td><a id="l946" class='ln'>946</a></td><td><span class="ct">/**</span></td></tr>
<tr name="947" id="947">
<td><a id="l947" class='ln'>947</a></td><td><span class="ct">  * @brief  Returns the current DMAy Streamx FIFO filled level.</span></td></tr>
<tr name="948" id="948">
<td><a id="l948" class='ln'>948</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0 </span></td></tr>
<tr name="949" id="949">
<td><a id="l949" class='ln'>949</a></td><td><span class="ct">  *         to 7 to select the DMA Stream.</span></td></tr>
<tr name="950" id="950">
<td><a id="l950" class='ln'>950</a></td><td><span class="ct">  * @retval The FIFO filling state.</span></td></tr>
<tr name="951" id="951">
<td><a id="l951" class='ln'>951</a></td><td><span class="ct">  *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full </span></td></tr>
<tr name="952" id="952">
<td><a id="l952" class='ln'>952</a></td><td><span class="ct">  *                                               and not empty.</span></td></tr>
<tr name="953" id="953">
<td><a id="l953" class='ln'>953</a></td><td><span class="ct">  *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.</span></td></tr>
<tr name="954" id="954">
<td><a id="l954" class='ln'>954</a></td><td><span class="ct">  *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.</span></td></tr>
<tr name="955" id="955">
<td><a id="l955" class='ln'>955</a></td><td><span class="ct">  *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.</span></td></tr>
<tr name="956" id="956">
<td><a id="l956" class='ln'>956</a></td><td><span class="ct">  *           - DMA_FIFOStatus_Empty: when FIFO is empty</span></td></tr>
<tr name="957" id="957">
<td><a id="l957" class='ln'>957</a></td><td><span class="ct">  *           - DMA_FIFOStatus_Full: when FIFO is full</span></td></tr>
<tr name="958" id="958">
<td><a id="l958" class='ln'>958</a></td><td><span class="ct">  */</span></td></tr>
<tr name="959" id="959">
<td><a id="l959" class='ln'>959</a></td><td><a id="959c1" class="tk">uint32_t</a> <a id="959c10" class="tk">DMA_GetFIFOStatus</a>(<a id="959c28" class="tk">DMA_Stream_TypeDef</a><a id="959c46" class="tk">*</a> <a id="959c48" class="tk">DMAy_Streamx</a>)</td></tr>
<tr name="960" id="960">
<td><a id="l960" class='ln'>960</a></td><td><span class="br">{</span></td></tr>
<tr name="961" id="961">
<td><a id="l961" class='ln'>961</a></td><td>  <a id="961c3" class="tk">uint32_t</a> <a id="961c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="962" id="962">
<td><a id="l962" class='ln'>962</a></td><td> </td></tr>
<tr name="963" id="963">
<td><a id="l963" class='ln'>963</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="964" id="964">
<td><a id="l964" class='ln'>964</a></td><td>  <a id="964c3" class="tk">assert_param</a>(<a id="964c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="964c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="965" id="965">
<td><a id="l965" class='ln'>965</a></td><td>  </td></tr>
<tr name="966" id="966">
<td><a id="l966" class='ln'>966</a></td><td>  <span class="ct">/* Get the FIFO level bits */</span></td></tr>
<tr name="967" id="967">
<td><a id="l967" class='ln'>967</a></td><td>  <a id="967c3" class="tk">tmpreg</a> = (<a id="967c13" class="tk">uint32_t</a>)((<a id="967c24" class="tk">DMAy_Streamx</a>-&gt;<a id="967c38" class="tk">FCR</a> <a id="967c42" class="tk">&amp;</a> <a id="967c44" class="tk">DMA_SxFCR_FS</a>));</td></tr>
<tr name="968" id="968">
<td><a id="l968" class='ln'>968</a></td><td>  </td></tr>
<tr name="969" id="969">
<td><a id="l969" class='ln'>969</a></td><td>  <span class="kw">return</span> <a id="969c10" class="tk">tmpreg</a>;</td></tr>
<tr name="970" id="970">
<td><a id="l970" class='ln'>970</a></td><td><span class="br">}</span></td></tr>
<tr name="971" id="971">
<td><a id="l971" class='ln'>971</a></td><td></td></tr>
<tr name="972" id="972">
<td><a id="l972" class='ln'>972</a></td><td><span class="ct">/**</span></td></tr>
<tr name="973" id="973">
<td><a id="l973" class='ln'>973</a></td><td><span class="ct">  * @brief  Checks whether the specified DMAy Streamx flag is set or not.</span></td></tr>
<tr name="974" id="974">
<td><a id="l974" class='ln'>974</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="975" id="975">
<td><a id="l975" class='ln'>975</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="976" id="976">
<td><a id="l976" class='ln'>976</a></td><td><span class="ct">  * @param  DMA_FLAG: specifies the flag to check.</span></td></tr>
<tr name="977" id="977">
<td><a id="l977" class='ln'>977</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="978" id="978">
<td><a id="l978" class='ln'>978</a></td><td><span class="ct">  *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag</span></td></tr>
<tr name="979" id="979">
<td><a id="l979" class='ln'>979</a></td><td><span class="ct">  *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag</span></td></tr>
<tr name="980" id="980">
<td><a id="l980" class='ln'>980</a></td><td><span class="ct">  *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag</span></td></tr>
<tr name="981" id="981">
<td><a id="l981" class='ln'>981</a></td><td><span class="ct">  *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag</span></td></tr>
<tr name="982" id="982">
<td><a id="l982" class='ln'>982</a></td><td><span class="ct">  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag</span></td></tr>
<tr name="983" id="983">
<td><a id="l983" class='ln'>983</a></td><td><span class="ct">  *         Where x can be 0 to 7 to select the DMA Stream.</span></td></tr>
<tr name="984" id="984">
<td><a id="l984" class='ln'>984</a></td><td><span class="ct">  * @retval The new state of DMA_FLAG (SET or RESET).</span></td></tr>
<tr name="985" id="985">
<td><a id="l985" class='ln'>985</a></td><td><span class="ct">  */</span></td></tr>
<tr name="986" id="986">
<td><a id="l986" class='ln'>986</a></td><td><a id="986c1" class="tk">FlagStatus</a> <a id="986c12" class="tk">DMA_GetFlagStatus</a>(<a id="986c30" class="tk">DMA_Stream_TypeDef</a><a id="986c48" class="tk">*</a> <a id="986c50" class="tk">DMAy_Streamx</a>, <a id="986c64" class="tk">uint32_t</a> <a id="986c73" class="tk">DMA_FLAG</a>)</td></tr>
<tr name="987" id="987">
<td><a id="l987" class='ln'>987</a></td><td><span class="br">{</span></td></tr>
<tr name="988" id="988">
<td><a id="l988" class='ln'>988</a></td><td>  <a id="988c3" class="tk">FlagStatus</a> <a id="988c14" class="tk">bitstatus</a> = <a id="988c26" class="tk">RESET</a>;</td></tr>
<tr name="989" id="989">
<td><a id="l989" class='ln'>989</a></td><td>  <a id="989c3" class="tk">DMA_TypeDef</a><a id="989c14" class="tk">*</a> <a id="989c16" class="tk">DMAy</a>;</td></tr>
<tr name="990" id="990">
<td><a id="l990" class='ln'>990</a></td><td>  <a id="990c3" class="tk">uint32_t</a> <a id="990c12" class="tk">tmpreg</a> = 0;</td></tr>
<tr name="991" id="991">
<td><a id="l991" class='ln'>991</a></td><td></td></tr>
<tr name="992" id="992">
<td><a id="l992" class='ln'>992</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="993" id="993">
<td><a id="l993" class='ln'>993</a></td><td>  <a id="993c3" class="tk">assert_param</a>(<a id="993c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="993c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="994" id="994">
<td><a id="l994" class='ln'>994</a></td><td>  <a id="994c3" class="tk">assert_param</a>(<a id="994c16" class="tk">IS_DMA_GET_FLAG</a>(<a id="994c32" class="tk">DMA_FLAG</a>));</td></tr>
<tr name="995" id="995">
<td><a id="l995" class='ln'>995</a></td><td></td></tr>
<tr name="996" id="996">
<td><a id="l996" class='ln'>996</a></td><td>  <span class="ct">/* Determine the DMA to which belongs the stream */</span></td></tr>
<tr name="997" id="997">
<td><a id="l997" class='ln'>997</a></td><td>  <span class="kw">if</span> (<a id="997c7" class="tk">DMAy_Streamx</a> <a id="997c20" class="tk">&lt;</a> <a id="997c22" class="tk">DMA2_Stream0</a>)</td></tr>
<tr name="998" id="998">
<td><a id="l998" class='ln'>998</a></td><td>  <span class="br">{</span></td></tr>
<tr name="999" id="999">
<td><a id="l999" class='ln'>999</a></td><td>    <span class="ct">/* DMAy_Streamx belongs to DMA1 */</span></td></tr>
<tr name="1000" id="1000">
<td><a id="l1000" class='ln'>1000</a></td><td>    <a id="1000c5" class="tk">DMAy</a> = <a id="1000c12" class="tk">DMA1</a>; </td></tr>
<tr name="1001" id="1001">
<td><a id="l1001" class='ln'>1001</a></td><td>  <span class="br">}</span> </td></tr>
<tr name="1002" id="1002">
<td><a id="l1002" class='ln'>1002</a></td><td>  <span class="kw">else</span> </td></tr>
<tr name="1003" id="1003">
<td><a id="l1003" class='ln'>1003</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1004" id="1004">
<td><a id="l1004" class='ln'>1004</a></td><td>    <span class="ct">/* DMAy_Streamx belongs to DMA2 */</span></td></tr>
<tr name="1005" id="1005">
<td><a id="l1005" class='ln'>1005</a></td><td>    <a id="1005c5" class="tk">DMAy</a> = <a id="1005c12" class="tk">DMA2</a>; </td></tr>
<tr name="1006" id="1006">
<td><a id="l1006" class='ln'>1006</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1007" id="1007">
<td><a id="l1007" class='ln'>1007</a></td><td></td></tr>
<tr name="1008" id="1008">
<td><a id="l1008" class='ln'>1008</a></td><td>  <span class="ct">/* Check if the flag is in HISR or LISR */</span></td></tr>
<tr name="1009" id="1009">
<td><a id="l1009" class='ln'>1009</a></td><td>  <span class="kw">if</span> ((<a id="1009c8" class="tk">DMA_FLAG</a> <a id="1009c17" class="tk">&amp;</a> <a id="1009c19" class="tk">HIGH_ISR_MASK</a>) <a id="1009c34" class="tk">!=</a> (<a id="1009c38" class="tk">uint32_t</a>)<a id="1009c47" class="tk">RESET</a>)</td></tr>
<tr name="1010" id="1010">
<td><a id="l1010" class='ln'>1010</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1011" id="1011">
<td><a id="l1011" class='ln'>1011</a></td><td>    <span class="ct">/* Get DMAy HISR register value */</span></td></tr>
<tr name="1012" id="1012">
<td><a id="l1012" class='ln'>1012</a></td><td>    <a id="1012c5" class="tk">tmpreg</a> = <a id="1012c14" class="tk">DMAy</a>-&gt;<a id="1012c20" class="tk">HISR</a>;</td></tr>
<tr name="1013" id="1013">
<td><a id="l1013" class='ln'>1013</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1014" id="1014">
<td><a id="l1014" class='ln'>1014</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1015" id="1015">
<td><a id="l1015" class='ln'>1015</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1016" id="1016">
<td><a id="l1016" class='ln'>1016</a></td><td>    <span class="ct">/* Get DMAy LISR register value */</span></td></tr>
<tr name="1017" id="1017">
<td><a id="l1017" class='ln'>1017</a></td><td>    <a id="1017c5" class="tk">tmpreg</a> = <a id="1017c14" class="tk">DMAy</a>-&gt;<a id="1017c20" class="tk">LISR</a>;</td></tr>
<tr name="1018" id="1018">
<td><a id="l1018" class='ln'>1018</a></td><td>  <span class="br">}</span>   </td></tr>
<tr name="1019" id="1019">
<td><a id="l1019" class='ln'>1019</a></td><td> </td></tr>
<tr name="1020" id="1020">
<td><a id="l1020" class='ln'>1020</a></td><td>  <span class="ct">/* Mask the reserved bits */</span></td></tr>
<tr name="1021" id="1021">
<td><a id="l1021" class='ln'>1021</a></td><td>  <a id="1021c3" class="tk">tmpreg</a> <a id="1021c10" class="tk">&amp;=</a> (<a id="1021c14" class="tk">uint32_t</a>)<a id="1021c23" class="tk">RESERVED_MASK</a>;</td></tr>
<tr name="1022" id="1022">
<td><a id="l1022" class='ln'>1022</a></td><td></td></tr>
<tr name="1023" id="1023">
<td><a id="l1023" class='ln'>1023</a></td><td>  <span class="ct">/* Check the status of the specified DMA flag */</span></td></tr>
<tr name="1024" id="1024">
<td><a id="l1024" class='ln'>1024</a></td><td>  <span class="kw">if</span> ((<a id="1024c8" class="tk">tmpreg</a> <a id="1024c15" class="tk">&amp;</a> <a id="1024c17" class="tk">DMA_FLAG</a>) <a id="1024c27" class="tk">!=</a> (<a id="1024c31" class="tk">uint32_t</a>)<a id="1024c40" class="tk">RESET</a>)</td></tr>
<tr name="1025" id="1025">
<td><a id="l1025" class='ln'>1025</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1026" id="1026">
<td><a id="l1026" class='ln'>1026</a></td><td>    <span class="ct">/* DMA_FLAG is set */</span></td></tr>
<tr name="1027" id="1027">
<td><a id="l1027" class='ln'>1027</a></td><td>    <a id="1027c5" class="tk">bitstatus</a> = <a id="1027c17" class="tk">SET</a>;</td></tr>
<tr name="1028" id="1028">
<td><a id="l1028" class='ln'>1028</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1029" id="1029">
<td><a id="l1029" class='ln'>1029</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1030" id="1030">
<td><a id="l1030" class='ln'>1030</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1031" id="1031">
<td><a id="l1031" class='ln'>1031</a></td><td>    <span class="ct">/* DMA_FLAG is reset */</span></td></tr>
<tr name="1032" id="1032">
<td><a id="l1032" class='ln'>1032</a></td><td>    <a id="1032c5" class="tk">bitstatus</a> = <a id="1032c17" class="tk">RESET</a>;</td></tr>
<tr name="1033" id="1033">
<td><a id="l1033" class='ln'>1033</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1034" id="1034">
<td><a id="l1034" class='ln'>1034</a></td><td></td></tr>
<tr name="1035" id="1035">
<td><a id="l1035" class='ln'>1035</a></td><td>  <span class="ct">/* Return the DMA_FLAG status */</span></td></tr>
<tr name="1036" id="1036">
<td><a id="l1036" class='ln'>1036</a></td><td>  <span class="kw">return</span>  <a id="1036c11" class="tk">bitstatus</a>;</td></tr>
<tr name="1037" id="1037">
<td><a id="l1037" class='ln'>1037</a></td><td><span class="br">}</span></td></tr>
<tr name="1038" id="1038">
<td><a id="l1038" class='ln'>1038</a></td><td></td></tr>
<tr name="1039" id="1039">
<td><a id="l1039" class='ln'>1039</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1040" id="1040">
<td><a id="l1040" class='ln'>1040</a></td><td><span class="ct">  * @brief  Clears the DMAy Streamx's pending flags.</span></td></tr>
<tr name="1041" id="1041">
<td><a id="l1041" class='ln'>1041</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="1042" id="1042">
<td><a id="l1042" class='ln'>1042</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="1043" id="1043">
<td><a id="l1043" class='ln'>1043</a></td><td><span class="ct">  * @param  DMA_FLAG: specifies the flag to clear.</span></td></tr>
<tr name="1044" id="1044">
<td><a id="l1044" class='ln'>1044</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1045" id="1045">
<td><a id="l1045" class='ln'>1045</a></td><td><span class="ct">  *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag</span></td></tr>
<tr name="1046" id="1046">
<td><a id="l1046" class='ln'>1046</a></td><td><span class="ct">  *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag</span></td></tr>
<tr name="1047" id="1047">
<td><a id="l1047" class='ln'>1047</a></td><td><span class="ct">  *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag</span></td></tr>
<tr name="1048" id="1048">
<td><a id="l1048" class='ln'>1048</a></td><td><span class="ct">  *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag</span></td></tr>
<tr name="1049" id="1049">
<td><a id="l1049" class='ln'>1049</a></td><td><span class="ct">  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag</span></td></tr>
<tr name="1050" id="1050">
<td><a id="l1050" class='ln'>1050</a></td><td><span class="ct">  *         Where x can be 0 to 7 to select the DMA Stream.   </span></td></tr>
<tr name="1051" id="1051">
<td><a id="l1051" class='ln'>1051</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1052" id="1052">
<td><a id="l1052" class='ln'>1052</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1053" id="1053">
<td><a id="l1053" class='ln'>1053</a></td><td><span class="kw">void</span> <a id="1053c6" class="tk">DMA_ClearFlag</a>(<a id="1053c20" class="tk">DMA_Stream_TypeDef</a><a id="1053c38" class="tk">*</a> <a id="1053c40" class="tk">DMAy_Streamx</a>, <a id="1053c54" class="tk">uint32_t</a> <a id="1053c63" class="tk">DMA_FLAG</a>)</td></tr>
<tr name="1054" id="1054">
<td><a id="l1054" class='ln'>1054</a></td><td><span class="br">{</span></td></tr>
<tr name="1055" id="1055">
<td><a id="l1055" class='ln'>1055</a></td><td>  <a id="1055c3" class="tk">DMA_TypeDef</a><a id="1055c14" class="tk">*</a> <a id="1055c16" class="tk">DMAy</a>;</td></tr>
<tr name="1056" id="1056">
<td><a id="l1056" class='ln'>1056</a></td><td></td></tr>
<tr name="1057" id="1057">
<td><a id="l1057" class='ln'>1057</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1058" id="1058">
<td><a id="l1058" class='ln'>1058</a></td><td>  <a id="1058c3" class="tk">assert_param</a>(<a id="1058c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="1058c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="1059" id="1059">
<td><a id="l1059" class='ln'>1059</a></td><td>  <a id="1059c3" class="tk">assert_param</a>(<a id="1059c16" class="tk">IS_DMA_CLEAR_FLAG</a>(<a id="1059c34" class="tk">DMA_FLAG</a>));</td></tr>
<tr name="1060" id="1060">
<td><a id="l1060" class='ln'>1060</a></td><td></td></tr>
<tr name="1061" id="1061">
<td><a id="l1061" class='ln'>1061</a></td><td>  <span class="ct">/* Determine the DMA to which belongs the stream */</span></td></tr>
<tr name="1062" id="1062">
<td><a id="l1062" class='ln'>1062</a></td><td>  <span class="kw">if</span> (<a id="1062c7" class="tk">DMAy_Streamx</a> <a id="1062c20" class="tk">&lt;</a> <a id="1062c22" class="tk">DMA2_Stream0</a>)</td></tr>
<tr name="1063" id="1063">
<td><a id="l1063" class='ln'>1063</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1064" id="1064">
<td><a id="l1064" class='ln'>1064</a></td><td>    <span class="ct">/* DMAy_Streamx belongs to DMA1 */</span></td></tr>
<tr name="1065" id="1065">
<td><a id="l1065" class='ln'>1065</a></td><td>    <a id="1065c5" class="tk">DMAy</a> = <a id="1065c12" class="tk">DMA1</a>; </td></tr>
<tr name="1066" id="1066">
<td><a id="l1066" class='ln'>1066</a></td><td>  <span class="br">}</span> </td></tr>
<tr name="1067" id="1067">
<td><a id="l1067" class='ln'>1067</a></td><td>  <span class="kw">else</span> </td></tr>
<tr name="1068" id="1068">
<td><a id="l1068" class='ln'>1068</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1069" id="1069">
<td><a id="l1069" class='ln'>1069</a></td><td>    <span class="ct">/* DMAy_Streamx belongs to DMA2 */</span></td></tr>
<tr name="1070" id="1070">
<td><a id="l1070" class='ln'>1070</a></td><td>    <a id="1070c5" class="tk">DMAy</a> = <a id="1070c12" class="tk">DMA2</a>; </td></tr>
<tr name="1071" id="1071">
<td><a id="l1071" class='ln'>1071</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1072" id="1072">
<td><a id="l1072" class='ln'>1072</a></td><td></td></tr>
<tr name="1073" id="1073">
<td><a id="l1073" class='ln'>1073</a></td><td>  <span class="ct">/* Check if LIFCR or HIFCR register is targeted */</span></td></tr>
<tr name="1074" id="1074">
<td><a id="l1074" class='ln'>1074</a></td><td>  <span class="kw">if</span> ((<a id="1074c8" class="tk">DMA_FLAG</a> <a id="1074c17" class="tk">&amp;</a> <a id="1074c19" class="tk">HIGH_ISR_MASK</a>) <a id="1074c34" class="tk">!=</a> (<a id="1074c38" class="tk">uint32_t</a>)<a id="1074c47" class="tk">RESET</a>)</td></tr>
<tr name="1075" id="1075">
<td><a id="l1075" class='ln'>1075</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1076" id="1076">
<td><a id="l1076" class='ln'>1076</a></td><td>    <span class="ct">/* Set DMAy HIFCR register clear flag bits */</span></td></tr>
<tr name="1077" id="1077">
<td><a id="l1077" class='ln'>1077</a></td><td>    <a id="1077c5" class="tk">DMAy</a>-&gt;<a id="1077c11" class="tk">HIFCR</a> = (<a id="1077c20" class="tk">uint32_t</a>)(<a id="1077c30" class="tk">DMA_FLAG</a> <a id="1077c39" class="tk">&amp;</a> <a id="1077c41" class="tk">RESERVED_MASK</a>);</td></tr>
<tr name="1078" id="1078">
<td><a id="l1078" class='ln'>1078</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1079" id="1079">
<td><a id="l1079" class='ln'>1079</a></td><td>  <span class="kw">else</span> </td></tr>
<tr name="1080" id="1080">
<td><a id="l1080" class='ln'>1080</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1081" id="1081">
<td><a id="l1081" class='ln'>1081</a></td><td>    <span class="ct">/* Set DMAy LIFCR register clear flag bits */</span></td></tr>
<tr name="1082" id="1082">
<td><a id="l1082" class='ln'>1082</a></td><td>    <a id="1082c5" class="tk">DMAy</a>-&gt;<a id="1082c11" class="tk">LIFCR</a> = (<a id="1082c20" class="tk">uint32_t</a>)(<a id="1082c30" class="tk">DMA_FLAG</a> <a id="1082c39" class="tk">&amp;</a> <a id="1082c41" class="tk">RESERVED_MASK</a>);</td></tr>
<tr name="1083" id="1083">
<td><a id="l1083" class='ln'>1083</a></td><td>  <span class="br">}</span>    </td></tr>
<tr name="1084" id="1084">
<td><a id="l1084" class='ln'>1084</a></td><td><span class="br">}</span></td></tr>
<tr name="1085" id="1085">
<td><a id="l1085" class='ln'>1085</a></td><td></td></tr>
<tr name="1086" id="1086">
<td><a id="l1086" class='ln'>1086</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1087" id="1087">
<td><a id="l1087" class='ln'>1087</a></td><td><span class="ct">  * @brief  Enables or disables the specified DMAy Streamx interrupts.</span></td></tr>
<tr name="1088" id="1088">
<td><a id="l1088" class='ln'>1088</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="1089" id="1089">
<td><a id="l1089" class='ln'>1089</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="1090" id="1090">
<td><a id="l1090" class='ln'>1090</a></td><td><span class="ct">  * @param DMA_IT: specifies the DMA interrupt sources to be enabled or disabled. </span></td></tr>
<tr name="1091" id="1091">
<td><a id="l1091" class='ln'>1091</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1092" id="1092">
<td><a id="l1092" class='ln'>1092</a></td><td><span class="ct">  *            @arg DMA_IT_TC:  Transfer complete interrupt mask</span></td></tr>
<tr name="1093" id="1093">
<td><a id="l1093" class='ln'>1093</a></td><td><span class="ct">  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask</span></td></tr>
<tr name="1094" id="1094">
<td><a id="l1094" class='ln'>1094</a></td><td><span class="ct">  *            @arg DMA_IT_TE:  Transfer error interrupt mask</span></td></tr>
<tr name="1095" id="1095">
<td><a id="l1095" class='ln'>1095</a></td><td><span class="ct">  *            @arg DMA_IT_FE:  FIFO error interrupt mask</span></td></tr>
<tr name="1096" id="1096">
<td><a id="l1096" class='ln'>1096</a></td><td><span class="ct">  * @param  NewState: new state of the specified DMA interrupts.</span></td></tr>
<tr name="1097" id="1097">
<td><a id="l1097" class='ln'>1097</a></td><td><span class="ct">  *          This parameter can be: ENABLE or DISABLE.</span></td></tr>
<tr name="1098" id="1098">
<td><a id="l1098" class='ln'>1098</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1099" id="1099">
<td><a id="l1099" class='ln'>1099</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1100" id="1100">
<td><a id="l1100" class='ln'>1100</a></td><td><span class="kw">void</span> <a id="1100c6" class="tk">DMA_ITConfig</a>(<a id="1100c19" class="tk">DMA_Stream_TypeDef</a><a id="1100c37" class="tk">*</a> <a id="1100c39" class="tk">DMAy_Streamx</a>, <a id="1100c53" class="tk">uint32_t</a> <a id="1100c62" class="tk">DMA_IT</a>, <a id="1100c70" class="tk">FunctionalState</a> <a id="1100c86" class="tk">NewState</a>)</td></tr>
<tr name="1101" id="1101">
<td><a id="l1101" class='ln'>1101</a></td><td><span class="br">{</span></td></tr>
<tr name="1102" id="1102">
<td><a id="l1102" class='ln'>1102</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1103" id="1103">
<td><a id="l1103" class='ln'>1103</a></td><td>  <a id="1103c3" class="tk">assert_param</a>(<a id="1103c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="1103c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="1104" id="1104">
<td><a id="l1104" class='ln'>1104</a></td><td>  <a id="1104c3" class="tk">assert_param</a>(<a id="1104c16" class="tk">IS_DMA_CONFIG_IT</a>(<a id="1104c33" class="tk">DMA_IT</a>));</td></tr>
<tr name="1105" id="1105">
<td><a id="l1105" class='ln'>1105</a></td><td>  <a id="1105c3" class="tk">assert_param</a>(<a id="1105c16" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="1105c36" class="tk">NewState</a>));</td></tr>
<tr name="1106" id="1106">
<td><a id="l1106" class='ln'>1106</a></td><td></td></tr>
<tr name="1107" id="1107">
<td><a id="l1107" class='ln'>1107</a></td><td>  <span class="ct">/* Check if the DMA_IT parameter contains a FIFO interrupt */</span></td></tr>
<tr name="1108" id="1108">
<td><a id="l1108" class='ln'>1108</a></td><td>  <span class="kw">if</span> ((<a id="1108c8" class="tk">DMA_IT</a> <a id="1108c15" class="tk">&amp;</a> <a id="1108c17" class="tk">DMA_IT_FE</a>) <a id="1108c28" class="tk">!=</a> 0)</td></tr>
<tr name="1109" id="1109">
<td><a id="l1109" class='ln'>1109</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1110" id="1110">
<td><a id="l1110" class='ln'>1110</a></td><td>    <span class="kw">if</span> (<a id="1110c9" class="tk">NewState</a> <a id="1110c18" class="tk">!=</a> <a id="1110c21" class="tk">DISABLE</a>)</td></tr>
<tr name="1111" id="1111">
<td><a id="l1111" class='ln'>1111</a></td><td>    <span class="br">{</span></td></tr>
<tr name="1112" id="1112">
<td><a id="l1112" class='ln'>1112</a></td><td>      <span class="ct">/* Enable the selected DMA FIFO interrupts */</span></td></tr>
<tr name="1113" id="1113">
<td><a id="l1113" class='ln'>1113</a></td><td>      <a id="1113c7" class="tk">DMAy_Streamx</a>-&gt;<a id="1113c21" class="tk">FCR</a> <a id="1113c25" class="tk">|=</a> (<a id="1113c29" class="tk">uint32_t</a>)<a id="1113c38" class="tk">DMA_IT_FE</a>;</td></tr>
<tr name="1114" id="1114">
<td><a id="l1114" class='ln'>1114</a></td><td>    <span class="br">}</span>    </td></tr>
<tr name="1115" id="1115">
<td><a id="l1115" class='ln'>1115</a></td><td>    <span class="kw">else</span> </td></tr>
<tr name="1116" id="1116">
<td><a id="l1116" class='ln'>1116</a></td><td>    <span class="br">{</span></td></tr>
<tr name="1117" id="1117">
<td><a id="l1117" class='ln'>1117</a></td><td>      <span class="ct">/* Disable the selected DMA FIFO interrupts */</span></td></tr>
<tr name="1118" id="1118">
<td><a id="l1118" class='ln'>1118</a></td><td>      <a id="1118c7" class="tk">DMAy_Streamx</a>-&gt;<a id="1118c21" class="tk">FCR</a> <a id="1118c25" class="tk">&amp;=</a> <a id="1118c28" class="tk">~</a>(<a id="1118c30" class="tk">uint32_t</a>)<a id="1118c39" class="tk">DMA_IT_FE</a>;  </td></tr>
<tr name="1119" id="1119">
<td><a id="l1119" class='ln'>1119</a></td><td>    <span class="br">}</span></td></tr>
<tr name="1120" id="1120">
<td><a id="l1120" class='ln'>1120</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1121" id="1121">
<td><a id="l1121" class='ln'>1121</a></td><td></td></tr>
<tr name="1122" id="1122">
<td><a id="l1122" class='ln'>1122</a></td><td>  <span class="ct">/* Check if the DMA_IT parameter contains a Transfer interrupt */</span></td></tr>
<tr name="1123" id="1123">
<td><a id="l1123" class='ln'>1123</a></td><td>  <span class="kw">if</span> (<a id="1123c7" class="tk">DMA_IT</a> <a id="1123c14" class="tk">!=</a> <a id="1123c17" class="tk">DMA_IT_FE</a>)</td></tr>
<tr name="1124" id="1124">
<td><a id="l1124" class='ln'>1124</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1125" id="1125">
<td><a id="l1125" class='ln'>1125</a></td><td>    <span class="kw">if</span> (<a id="1125c9" class="tk">NewState</a> <a id="1125c18" class="tk">!=</a> <a id="1125c21" class="tk">DISABLE</a>)</td></tr>
<tr name="1126" id="1126">
<td><a id="l1126" class='ln'>1126</a></td><td>    <span class="br">{</span></td></tr>
<tr name="1127" id="1127">
<td><a id="l1127" class='ln'>1127</a></td><td>      <span class="ct">/* Enable the selected DMA transfer interrupts */</span></td></tr>
<tr name="1128" id="1128">
<td><a id="l1128" class='ln'>1128</a></td><td>      <a id="1128c7" class="tk">DMAy_Streamx</a>-&gt;<a id="1128c21" class="tk">CR</a> <a id="1128c24" class="tk">|=</a> (<a id="1128c28" class="tk">uint32_t</a>)(<a id="1128c38" class="tk">DMA_IT</a>  <a id="1128c46" class="tk">&amp;</a> <a id="1128c48" class="tk">TRANSFER_IT_ENABLE_MASK</a>);</td></tr>
<tr name="1129" id="1129">
<td><a id="l1129" class='ln'>1129</a></td><td>    <span class="br">}</span></td></tr>
<tr name="1130" id="1130">
<td><a id="l1130" class='ln'>1130</a></td><td>    <span class="kw">else</span></td></tr>
<tr name="1131" id="1131">
<td><a id="l1131" class='ln'>1131</a></td><td>    <span class="br">{</span></td></tr>
<tr name="1132" id="1132">
<td><a id="l1132" class='ln'>1132</a></td><td>      <span class="ct">/* Disable the selected DMA transfer interrupts */</span></td></tr>
<tr name="1133" id="1133">
<td><a id="l1133" class='ln'>1133</a></td><td>      <a id="1133c7" class="tk">DMAy_Streamx</a>-&gt;<a id="1133c21" class="tk">CR</a> <a id="1133c24" class="tk">&amp;=</a> <a id="1133c27" class="tk">~</a>(<a id="1133c29" class="tk">uint32_t</a>)(<a id="1133c39" class="tk">DMA_IT</a> <a id="1133c46" class="tk">&amp;</a> <a id="1133c48" class="tk">TRANSFER_IT_ENABLE_MASK</a>);</td></tr>
<tr name="1134" id="1134">
<td><a id="l1134" class='ln'>1134</a></td><td>    <span class="br">}</span>    </td></tr>
<tr name="1135" id="1135">
<td><a id="l1135" class='ln'>1135</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1136" id="1136">
<td><a id="l1136" class='ln'>1136</a></td><td><span class="br">}</span></td></tr>
<tr name="1137" id="1137">
<td><a id="l1137" class='ln'>1137</a></td><td></td></tr>
<tr name="1138" id="1138">
<td><a id="l1138" class='ln'>1138</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1139" id="1139">
<td><a id="l1139" class='ln'>1139</a></td><td><span class="ct">  * @brief  Checks whether the specified DMAy Streamx interrupt has occurred or not.</span></td></tr>
<tr name="1140" id="1140">
<td><a id="l1140" class='ln'>1140</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="1141" id="1141">
<td><a id="l1141" class='ln'>1141</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="1142" id="1142">
<td><a id="l1142" class='ln'>1142</a></td><td><span class="ct">  * @param  DMA_IT: specifies the DMA interrupt source to check.</span></td></tr>
<tr name="1143" id="1143">
<td><a id="l1143" class='ln'>1143</a></td><td><span class="ct">  *          This parameter can be one of the following values:</span></td></tr>
<tr name="1144" id="1144">
<td><a id="l1144" class='ln'>1144</a></td><td><span class="ct">  *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt</span></td></tr>
<tr name="1145" id="1145">
<td><a id="l1145" class='ln'>1145</a></td><td><span class="ct">  *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt</span></td></tr>
<tr name="1146" id="1146">
<td><a id="l1146" class='ln'>1146</a></td><td><span class="ct">  *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt</span></td></tr>
<tr name="1147" id="1147">
<td><a id="l1147" class='ln'>1147</a></td><td><span class="ct">  *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt</span></td></tr>
<tr name="1148" id="1148">
<td><a id="l1148" class='ln'>1148</a></td><td><span class="ct">  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt</span></td></tr>
<tr name="1149" id="1149">
<td><a id="l1149" class='ln'>1149</a></td><td><span class="ct">  *         Where x can be 0 to 7 to select the DMA Stream.</span></td></tr>
<tr name="1150" id="1150">
<td><a id="l1150" class='ln'>1150</a></td><td><span class="ct">  * @retval The new state of DMA_IT (SET or RESET).</span></td></tr>
<tr name="1151" id="1151">
<td><a id="l1151" class='ln'>1151</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1152" id="1152">
<td><a id="l1152" class='ln'>1152</a></td><td><a id="1152c1" class="tk">ITStatus</a> <a id="1152c10" class="tk">DMA_GetITStatus</a>(<a id="1152c26" class="tk">DMA_Stream_TypeDef</a><a id="1152c44" class="tk">*</a> <a id="1152c46" class="tk">DMAy_Streamx</a>, <a id="1152c60" class="tk">uint32_t</a> <a id="1152c69" class="tk">DMA_IT</a>)</td></tr>
<tr name="1153" id="1153">
<td><a id="l1153" class='ln'>1153</a></td><td><span class="br">{</span></td></tr>
<tr name="1154" id="1154">
<td><a id="l1154" class='ln'>1154</a></td><td>  <a id="1154c3" class="tk">ITStatus</a> <a id="1154c12" class="tk">bitstatus</a> = <a id="1154c24" class="tk">RESET</a>;</td></tr>
<tr name="1155" id="1155">
<td><a id="l1155" class='ln'>1155</a></td><td>  <a id="1155c3" class="tk">DMA_TypeDef</a><a id="1155c14" class="tk">*</a> <a id="1155c16" class="tk">DMAy</a>;</td></tr>
<tr name="1156" id="1156">
<td><a id="l1156" class='ln'>1156</a></td><td>  <a id="1156c3" class="tk">uint32_t</a> <a id="1156c12" class="tk">tmpreg</a> = 0, <a id="1156c24" class="tk">enablestatus</a> = 0;</td></tr>
<tr name="1157" id="1157">
<td><a id="l1157" class='ln'>1157</a></td><td></td></tr>
<tr name="1158" id="1158">
<td><a id="l1158" class='ln'>1158</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1159" id="1159">
<td><a id="l1159" class='ln'>1159</a></td><td>  <a id="1159c3" class="tk">assert_param</a>(<a id="1159c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="1159c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="1160" id="1160">
<td><a id="l1160" class='ln'>1160</a></td><td>  <a id="1160c3" class="tk">assert_param</a>(<a id="1160c16" class="tk">IS_DMA_GET_IT</a>(<a id="1160c30" class="tk">DMA_IT</a>));</td></tr>
<tr name="1161" id="1161">
<td><a id="l1161" class='ln'>1161</a></td><td> </td></tr>
<tr name="1162" id="1162">
<td><a id="l1162" class='ln'>1162</a></td><td>  <span class="ct">/* Determine the DMA to which belongs the stream */</span></td></tr>
<tr name="1163" id="1163">
<td><a id="l1163" class='ln'>1163</a></td><td>  <span class="kw">if</span> (<a id="1163c7" class="tk">DMAy_Streamx</a> <a id="1163c20" class="tk">&lt;</a> <a id="1163c22" class="tk">DMA2_Stream0</a>)</td></tr>
<tr name="1164" id="1164">
<td><a id="l1164" class='ln'>1164</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1165" id="1165">
<td><a id="l1165" class='ln'>1165</a></td><td>    <span class="ct">/* DMAy_Streamx belongs to DMA1 */</span></td></tr>
<tr name="1166" id="1166">
<td><a id="l1166" class='ln'>1166</a></td><td>    <a id="1166c5" class="tk">DMAy</a> = <a id="1166c12" class="tk">DMA1</a>; </td></tr>
<tr name="1167" id="1167">
<td><a id="l1167" class='ln'>1167</a></td><td>  <span class="br">}</span> </td></tr>
<tr name="1168" id="1168">
<td><a id="l1168" class='ln'>1168</a></td><td>  <span class="kw">else</span> </td></tr>
<tr name="1169" id="1169">
<td><a id="l1169" class='ln'>1169</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1170" id="1170">
<td><a id="l1170" class='ln'>1170</a></td><td>    <span class="ct">/* DMAy_Streamx belongs to DMA2 */</span></td></tr>
<tr name="1171" id="1171">
<td><a id="l1171" class='ln'>1171</a></td><td>    <a id="1171c5" class="tk">DMAy</a> = <a id="1171c12" class="tk">DMA2</a>; </td></tr>
<tr name="1172" id="1172">
<td><a id="l1172" class='ln'>1172</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1173" id="1173">
<td><a id="l1173" class='ln'>1173</a></td><td></td></tr>
<tr name="1174" id="1174">
<td><a id="l1174" class='ln'>1174</a></td><td>  <span class="ct">/* Check if the interrupt enable bit is in the CR or FCR register */</span></td></tr>
<tr name="1175" id="1175">
<td><a id="l1175" class='ln'>1175</a></td><td>  <span class="kw">if</span> ((<a id="1175c8" class="tk">DMA_IT</a> <a id="1175c15" class="tk">&amp;</a> <a id="1175c17" class="tk">TRANSFER_IT_MASK</a>) <a id="1175c35" class="tk">!=</a> (<a id="1175c39" class="tk">uint32_t</a>)<a id="1175c48" class="tk">RESET</a>)</td></tr>
<tr name="1176" id="1176">
<td><a id="l1176" class='ln'>1176</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1177" id="1177">
<td><a id="l1177" class='ln'>1177</a></td><td>    <span class="ct">/* Get the interrupt enable position mask in CR register */</span></td></tr>
<tr name="1178" id="1178">
<td><a id="l1178" class='ln'>1178</a></td><td>    <a id="1178c5" class="tk">tmpreg</a> = (<a id="1178c15" class="tk">uint32_t</a>)((<a id="1178c26" class="tk">DMA_IT</a> <a id="1178c33" class="tk">&gt;&gt;</a> 11) <a id="1178c40" class="tk">&amp;</a> <a id="1178c42" class="tk">TRANSFER_IT_ENABLE_MASK</a>);   </td></tr>
<tr name="1179" id="1179">
<td><a id="l1179" class='ln'>1179</a></td><td>    </td></tr>
<tr name="1180" id="1180">
<td><a id="l1180" class='ln'>1180</a></td><td>    <span class="ct">/* Check the enable bit in CR register */</span></td></tr>
<tr name="1181" id="1181">
<td><a id="l1181" class='ln'>1181</a></td><td>    <a id="1181c5" class="tk">enablestatus</a> = (<a id="1181c21" class="tk">uint32_t</a>)(<a id="1181c31" class="tk">DMAy_Streamx</a>-&gt;<a id="1181c45" class="tk">CR</a> <a id="1181c48" class="tk">&amp;</a> <a id="1181c50" class="tk">tmpreg</a>);</td></tr>
<tr name="1182" id="1182">
<td><a id="l1182" class='ln'>1182</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1183" id="1183">
<td><a id="l1183" class='ln'>1183</a></td><td>  <span class="kw">else</span> </td></tr>
<tr name="1184" id="1184">
<td><a id="l1184" class='ln'>1184</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1185" id="1185">
<td><a id="l1185" class='ln'>1185</a></td><td>    <span class="ct">/* Check the enable bit in FCR register */</span></td></tr>
<tr name="1186" id="1186">
<td><a id="l1186" class='ln'>1186</a></td><td>    <a id="1186c5" class="tk">enablestatus</a> = (<a id="1186c21" class="tk">uint32_t</a>)(<a id="1186c31" class="tk">DMAy_Streamx</a>-&gt;<a id="1186c45" class="tk">FCR</a> <a id="1186c49" class="tk">&amp;</a> <a id="1186c51" class="tk">DMA_IT_FE</a>); </td></tr>
<tr name="1187" id="1187">
<td><a id="l1187" class='ln'>1187</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1188" id="1188">
<td><a id="l1188" class='ln'>1188</a></td><td> </td></tr>
<tr name="1189" id="1189">
<td><a id="l1189" class='ln'>1189</a></td><td>  <span class="ct">/* Check if the interrupt pending flag is in LISR or HISR */</span></td></tr>
<tr name="1190" id="1190">
<td><a id="l1190" class='ln'>1190</a></td><td>  <span class="kw">if</span> ((<a id="1190c8" class="tk">DMA_IT</a> <a id="1190c15" class="tk">&amp;</a> <a id="1190c17" class="tk">HIGH_ISR_MASK</a>) <a id="1190c32" class="tk">!=</a> (<a id="1190c36" class="tk">uint32_t</a>)<a id="1190c45" class="tk">RESET</a>)</td></tr>
<tr name="1191" id="1191">
<td><a id="l1191" class='ln'>1191</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1192" id="1192">
<td><a id="l1192" class='ln'>1192</a></td><td>    <span class="ct">/* Get DMAy HISR register value */</span></td></tr>
<tr name="1193" id="1193">
<td><a id="l1193" class='ln'>1193</a></td><td>    <a id="1193c5" class="tk">tmpreg</a> = <a id="1193c14" class="tk">DMAy</a>-&gt;<a id="1193c20" class="tk">HISR</a> ;</td></tr>
<tr name="1194" id="1194">
<td><a id="l1194" class='ln'>1194</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1195" id="1195">
<td><a id="l1195" class='ln'>1195</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1196" id="1196">
<td><a id="l1196" class='ln'>1196</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1197" id="1197">
<td><a id="l1197" class='ln'>1197</a></td><td>    <span class="ct">/* Get DMAy LISR register value */</span></td></tr>
<tr name="1198" id="1198">
<td><a id="l1198" class='ln'>1198</a></td><td>    <a id="1198c5" class="tk">tmpreg</a> = <a id="1198c14" class="tk">DMAy</a>-&gt;<a id="1198c20" class="tk">LISR</a> ;</td></tr>
<tr name="1199" id="1199">
<td><a id="l1199" class='ln'>1199</a></td><td>  <span class="br">}</span> </td></tr>
<tr name="1200" id="1200">
<td><a id="l1200" class='ln'>1200</a></td><td></td></tr>
<tr name="1201" id="1201">
<td><a id="l1201" class='ln'>1201</a></td><td>  <span class="ct">/* mask all reserved bits */</span></td></tr>
<tr name="1202" id="1202">
<td><a id="l1202" class='ln'>1202</a></td><td>  <a id="1202c3" class="tk">tmpreg</a> <a id="1202c10" class="tk">&amp;=</a> (<a id="1202c14" class="tk">uint32_t</a>)<a id="1202c23" class="tk">RESERVED_MASK</a>;</td></tr>
<tr name="1203" id="1203">
<td><a id="l1203" class='ln'>1203</a></td><td></td></tr>
<tr name="1204" id="1204">
<td><a id="l1204" class='ln'>1204</a></td><td>  <span class="ct">/* Check the status of the specified DMA interrupt */</span></td></tr>
<tr name="1205" id="1205">
<td><a id="l1205" class='ln'>1205</a></td><td>  <span class="kw">if</span> (((<a id="1205c9" class="tk">tmpreg</a> <a id="1205c16" class="tk">&amp;</a> <a id="1205c18" class="tk">DMA_IT</a>) <a id="1205c26" class="tk">!=</a> (<a id="1205c30" class="tk">uint32_t</a>)<a id="1205c39" class="tk">RESET</a>) <a id="1205c46" class="tk">&amp;&amp;</a> (<a id="1205c50" class="tk">enablestatus</a> <a id="1205c63" class="tk">!=</a> (<a id="1205c67" class="tk">uint32_t</a>)<a id="1205c76" class="tk">RESET</a>))</td></tr>
<tr name="1206" id="1206">
<td><a id="l1206" class='ln'>1206</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1207" id="1207">
<td><a id="l1207" class='ln'>1207</a></td><td>    <span class="ct">/* DMA_IT is set */</span></td></tr>
<tr name="1208" id="1208">
<td><a id="l1208" class='ln'>1208</a></td><td>    <a id="1208c5" class="tk">bitstatus</a> = <a id="1208c17" class="tk">SET</a>;</td></tr>
<tr name="1209" id="1209">
<td><a id="l1209" class='ln'>1209</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1210" id="1210">
<td><a id="l1210" class='ln'>1210</a></td><td>  <span class="kw">else</span></td></tr>
<tr name="1211" id="1211">
<td><a id="l1211" class='ln'>1211</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1212" id="1212">
<td><a id="l1212" class='ln'>1212</a></td><td>    <span class="ct">/* DMA_IT is reset */</span></td></tr>
<tr name="1213" id="1213">
<td><a id="l1213" class='ln'>1213</a></td><td>    <a id="1213c5" class="tk">bitstatus</a> = <a id="1213c17" class="tk">RESET</a>;</td></tr>
<tr name="1214" id="1214">
<td><a id="l1214" class='ln'>1214</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1215" id="1215">
<td><a id="l1215" class='ln'>1215</a></td><td></td></tr>
<tr name="1216" id="1216">
<td><a id="l1216" class='ln'>1216</a></td><td>  <span class="ct">/* Return the DMA_IT status */</span></td></tr>
<tr name="1217" id="1217">
<td><a id="l1217" class='ln'>1217</a></td><td>  <span class="kw">return</span>  <a id="1217c11" class="tk">bitstatus</a>;</td></tr>
<tr name="1218" id="1218">
<td><a id="l1218" class='ln'>1218</a></td><td><span class="br">}</span></td></tr>
<tr name="1219" id="1219">
<td><a id="l1219" class='ln'>1219</a></td><td></td></tr>
<tr name="1220" id="1220">
<td><a id="l1220" class='ln'>1220</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1221" id="1221">
<td><a id="l1221" class='ln'>1221</a></td><td><span class="ct">  * @brief  Clears the DMAy Streamx's interrupt pending bits.</span></td></tr>
<tr name="1222" id="1222">
<td><a id="l1222" class='ln'>1222</a></td><td><span class="ct">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></td></tr>
<tr name="1223" id="1223">
<td><a id="l1223" class='ln'>1223</a></td><td><span class="ct">  *          to 7 to select the DMA Stream.</span></td></tr>
<tr name="1224" id="1224">
<td><a id="l1224" class='ln'>1224</a></td><td><span class="ct">  * @param  DMA_IT: specifies the DMA interrupt pending bit to clear.</span></td></tr>
<tr name="1225" id="1225">
<td><a id="l1225" class='ln'>1225</a></td><td><span class="ct">  *          This parameter can be any combination of the following values:</span></td></tr>
<tr name="1226" id="1226">
<td><a id="l1226" class='ln'>1226</a></td><td><span class="ct">  *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt</span></td></tr>
<tr name="1227" id="1227">
<td><a id="l1227" class='ln'>1227</a></td><td><span class="ct">  *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt</span></td></tr>
<tr name="1228" id="1228">
<td><a id="l1228" class='ln'>1228</a></td><td><span class="ct">  *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt</span></td></tr>
<tr name="1229" id="1229">
<td><a id="l1229" class='ln'>1229</a></td><td><span class="ct">  *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt</span></td></tr>
<tr name="1230" id="1230">
<td><a id="l1230" class='ln'>1230</a></td><td><span class="ct">  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt</span></td></tr>
<tr name="1231" id="1231">
<td><a id="l1231" class='ln'>1231</a></td><td><span class="ct">  *         Where x can be 0 to 7 to select the DMA Stream.</span></td></tr>
<tr name="1232" id="1232">
<td><a id="l1232" class='ln'>1232</a></td><td><span class="ct">  * @retval None</span></td></tr>
<tr name="1233" id="1233">
<td><a id="l1233" class='ln'>1233</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1234" id="1234">
<td><a id="l1234" class='ln'>1234</a></td><td><span class="kw">void</span> <a id="1234c6" class="tk">DMA_ClearITPendingBit</a>(<a id="1234c28" class="tk">DMA_Stream_TypeDef</a><a id="1234c46" class="tk">*</a> <a id="1234c48" class="tk">DMAy_Streamx</a>, <a id="1234c62" class="tk">uint32_t</a> <a id="1234c71" class="tk">DMA_IT</a>)</td></tr>
<tr name="1235" id="1235">
<td><a id="l1235" class='ln'>1235</a></td><td><span class="br">{</span></td></tr>
<tr name="1236" id="1236">
<td><a id="l1236" class='ln'>1236</a></td><td>  <a id="1236c3" class="tk">DMA_TypeDef</a><a id="1236c14" class="tk">*</a> <a id="1236c16" class="tk">DMAy</a>;</td></tr>
<tr name="1237" id="1237">
<td><a id="l1237" class='ln'>1237</a></td><td></td></tr>
<tr name="1238" id="1238">
<td><a id="l1238" class='ln'>1238</a></td><td>  <span class="ct">/* Check the parameters */</span></td></tr>
<tr name="1239" id="1239">
<td><a id="l1239" class='ln'>1239</a></td><td>  <a id="1239c3" class="tk">assert_param</a>(<a id="1239c16" class="tk">IS_DMA_ALL_PERIPH</a>(<a id="1239c34" class="tk">DMAy_Streamx</a>));</td></tr>
<tr name="1240" id="1240">
<td><a id="l1240" class='ln'>1240</a></td><td>  <a id="1240c3" class="tk">assert_param</a>(<a id="1240c16" class="tk">IS_DMA_CLEAR_IT</a>(<a id="1240c32" class="tk">DMA_IT</a>));</td></tr>
<tr name="1241" id="1241">
<td><a id="l1241" class='ln'>1241</a></td><td></td></tr>
<tr name="1242" id="1242">
<td><a id="l1242" class='ln'>1242</a></td><td>  <span class="ct">/* Determine the DMA to which belongs the stream */</span></td></tr>
<tr name="1243" id="1243">
<td><a id="l1243" class='ln'>1243</a></td><td>  <span class="kw">if</span> (<a id="1243c7" class="tk">DMAy_Streamx</a> <a id="1243c20" class="tk">&lt;</a> <a id="1243c22" class="tk">DMA2_Stream0</a>)</td></tr>
<tr name="1244" id="1244">
<td><a id="l1244" class='ln'>1244</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1245" id="1245">
<td><a id="l1245" class='ln'>1245</a></td><td>    <span class="ct">/* DMAy_Streamx belongs to DMA1 */</span></td></tr>
<tr name="1246" id="1246">
<td><a id="l1246" class='ln'>1246</a></td><td>    <a id="1246c5" class="tk">DMAy</a> = <a id="1246c12" class="tk">DMA1</a>; </td></tr>
<tr name="1247" id="1247">
<td><a id="l1247" class='ln'>1247</a></td><td>  <span class="br">}</span> </td></tr>
<tr name="1248" id="1248">
<td><a id="l1248" class='ln'>1248</a></td><td>  <span class="kw">else</span> </td></tr>
<tr name="1249" id="1249">
<td><a id="l1249" class='ln'>1249</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1250" id="1250">
<td><a id="l1250" class='ln'>1250</a></td><td>    <span class="ct">/* DMAy_Streamx belongs to DMA2 */</span></td></tr>
<tr name="1251" id="1251">
<td><a id="l1251" class='ln'>1251</a></td><td>    <a id="1251c5" class="tk">DMAy</a> = <a id="1251c12" class="tk">DMA2</a>; </td></tr>
<tr name="1252" id="1252">
<td><a id="l1252" class='ln'>1252</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1253" id="1253">
<td><a id="l1253" class='ln'>1253</a></td><td></td></tr>
<tr name="1254" id="1254">
<td><a id="l1254" class='ln'>1254</a></td><td>  <span class="ct">/* Check if LIFCR or HIFCR register is targeted */</span></td></tr>
<tr name="1255" id="1255">
<td><a id="l1255" class='ln'>1255</a></td><td>  <span class="kw">if</span> ((<a id="1255c8" class="tk">DMA_IT</a> <a id="1255c15" class="tk">&amp;</a> <a id="1255c17" class="tk">HIGH_ISR_MASK</a>) <a id="1255c32" class="tk">!=</a> (<a id="1255c36" class="tk">uint32_t</a>)<a id="1255c45" class="tk">RESET</a>)</td></tr>
<tr name="1256" id="1256">
<td><a id="l1256" class='ln'>1256</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1257" id="1257">
<td><a id="l1257" class='ln'>1257</a></td><td>    <span class="ct">/* Set DMAy HIFCR register clear interrupt bits */</span></td></tr>
<tr name="1258" id="1258">
<td><a id="l1258" class='ln'>1258</a></td><td>    <a id="1258c5" class="tk">DMAy</a>-&gt;<a id="1258c11" class="tk">HIFCR</a> = (<a id="1258c20" class="tk">uint32_t</a>)(<a id="1258c30" class="tk">DMA_IT</a> <a id="1258c37" class="tk">&amp;</a> <a id="1258c39" class="tk">RESERVED_MASK</a>);</td></tr>
<tr name="1259" id="1259">
<td><a id="l1259" class='ln'>1259</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1260" id="1260">
<td><a id="l1260" class='ln'>1260</a></td><td>  <span class="kw">else</span> </td></tr>
<tr name="1261" id="1261">
<td><a id="l1261" class='ln'>1261</a></td><td>  <span class="br">{</span></td></tr>
<tr name="1262" id="1262">
<td><a id="l1262" class='ln'>1262</a></td><td>    <span class="ct">/* Set DMAy LIFCR register clear interrupt bits */</span></td></tr>
<tr name="1263" id="1263">
<td><a id="l1263" class='ln'>1263</a></td><td>    <a id="1263c5" class="tk">DMAy</a>-&gt;<a id="1263c11" class="tk">LIFCR</a> = (<a id="1263c20" class="tk">uint32_t</a>)(<a id="1263c30" class="tk">DMA_IT</a> <a id="1263c37" class="tk">&amp;</a> <a id="1263c39" class="tk">RESERVED_MASK</a>);</td></tr>
<tr name="1264" id="1264">
<td><a id="l1264" class='ln'>1264</a></td><td>  <span class="br">}</span>   </td></tr>
<tr name="1265" id="1265">
<td><a id="l1265" class='ln'>1265</a></td><td><span class="br">}</span></td></tr>
<tr name="1266" id="1266">
<td><a id="l1266" class='ln'>1266</a></td><td></td></tr>
<tr name="1267" id="1267">
<td><a id="l1267" class='ln'>1267</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1268" id="1268">
<td><a id="l1268" class='ln'>1268</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1269" id="1269">
<td><a id="l1269" class='ln'>1269</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1270" id="1270">
<td><a id="l1270" class='ln'>1270</a></td><td></td></tr>
<tr name="1271" id="1271">
<td><a id="l1271" class='ln'>1271</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1272" id="1272">
<td><a id="l1272" class='ln'>1272</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1273" id="1273">
<td><a id="l1273" class='ln'>1273</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1274" id="1274">
<td><a id="l1274" class='ln'>1274</a></td><td></td></tr>
<tr name="1275" id="1275">
<td><a id="l1275" class='ln'>1275</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1276" id="1276">
<td><a id="l1276" class='ln'>1276</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1277" id="1277">
<td><a id="l1277" class='ln'>1277</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1278" id="1278">
<td><a id="l1278" class='ln'>1278</a></td><td></td></tr>
<tr name="1279" id="1279">
<td><a id="l1279" class='ln'>1279</a></td><td><span class="ct">/**</span></td></tr>
<tr name="1280" id="1280">
<td><a id="l1280" class='ln'>1280</a></td><td><span class="ct">  * @}</span></td></tr>
<tr name="1281" id="1281">
<td><a id="l1281" class='ln'>1281</a></td><td><span class="ct">  */</span></td></tr>
<tr name="1282" id="1282">
<td><a id="l1282" class='ln'>1282</a></td><td></td></tr>
<tr name="1283" id="1283">
<td><a id="l1283" class='ln'>1283</a></td><td><span class="ct">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></td></tr>
<tr name="1284" id="1284">
<td><a id="l1284" class='ln'>1284</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
