{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493810890153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493810890153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 19:28:10 2017 " "Processing started: Wed May 03 19:28:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493810890153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493810890153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dp_ram -c dp_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off dp_ram -c dp_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493810890153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493810890324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/dp_ram/design/dp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/dp_ram/design/dp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_ram " "Found entity 1: dp_ram" {  } { { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493810890356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493810890356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dp_ram " "Elaborating entity \"dp_ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493810890387 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dp_ram.v(107) " "Verilog HDL Case Statement information at dp_ram.v(107): all case item expressions in this case statement are onehot" {  } { { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1493810890387 "|dp_ram"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493810890839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493810891198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493810891198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_addr\[3\] " "No output dependent on input pin \"w_addr\[3\]\"" {  } { { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493810891229 "|dp_ram|w_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_addr\[3\] " "No output dependent on input pin \"r_addr\[3\]\"" {  } { { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493810891229 "|dp_ram|r_addr[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493810891229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493810891229 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493810891229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493810891229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493810891229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493810891229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 19:28:11 2017 " "Processing ended: Wed May 03 19:28:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493810891229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493810891229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493810891229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493810891229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493810892758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493810892774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 19:28:12 2017 " "Processing started: Wed May 03 19:28:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493810892774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493810892774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dp_ram -c dp_ram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dp_ram -c dp_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493810892774 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493810892805 ""}
{ "Info" "0" "" "Project  = dp_ram" {  } {  } 0 0 "Project  = dp_ram" 0 0 "Fitter" 0 0 1493810892805 ""}
{ "Info" "0" "" "Revision = dp_ram" {  } {  } 0 0 "Revision = dp_ram" 0 0 "Fitter" 0 0 1493810892805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1493810892852 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dp_ram EP4CE6E22C9L " "Selected device EP4CE6E22C9L for design \"dp_ram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493810892867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Core supply voltage is 1.0V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493810892898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493810892898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493810892898 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493810892961 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C9L " "Device EP4CE10E22C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493810893117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C9L " "Device EP4CE15E22C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493810893117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C9L " "Device EP4CE22E22C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493810893117 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493810893117 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493810893117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493810893117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493810893117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493810893117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493810893117 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493810893117 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493810893117 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data\[0\] " "Pin r_data\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data[0] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 105 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data\[1\] " "Pin r_data\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data[1] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 105 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data\[2\] " "Pin r_data\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data[2] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 105 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data\[3\] " "Pin r_data\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data[3] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 105 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data\[4\] " "Pin r_data\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data[4] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 105 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data\[5\] " "Pin r_data\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data[5] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 105 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data\[6\] " "Pin r_data\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data[6] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 105 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data\[7\] " "Pin r_data\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_data[7] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 105 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_addr\[3\] " "Pin w_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_addr[3] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 7 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_addr\[3\] " "Pin r_addr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_addr[3] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_addr\[2\] " "Pin r_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_addr[2] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_addr\[0\] " "Pin r_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_addr[0] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_addr\[1\] " "Pin r_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_addr[1] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_clk " "Pin r_clk not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { r_clk } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 3 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data\[0\] " "Pin w_data\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_data[0] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_clk " "Pin w_clk not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_clk } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 2 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_addr\[0\] " "Pin w_addr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_addr[0] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 7 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_addr\[1\] " "Pin w_addr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_addr[1] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 7 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_addr\[2\] " "Pin w_addr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_addr[2] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 7 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_en " "Pin w_en not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_en } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 4 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data\[1\] " "Pin w_data\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_data[1] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data\[2\] " "Pin w_data\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_data[2] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data\[3\] " "Pin w_data\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_data[3] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data\[4\] " "Pin w_data\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_data[4] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data\[5\] " "Pin w_data\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_data[5] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data\[6\] " "Pin w_data\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_data[6] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data\[7\] " "Pin w_data\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { w_data[7] } } } { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 5 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1493810893366 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1493810893366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dp_ram.sdc " "Synopsys Design Constraints File file not found: 'dp_ram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493810893538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493810893538 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493810893538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1493810893538 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493810893538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node r_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493810893554 ""}  } { { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 3 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493810893554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_clk~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node w_clk~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493810893554 ""}  } { { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 2 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493810893554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493810893788 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493810893788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493810893788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493810893788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493810893788 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493810893788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493810893788 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493810893788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493810893803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1493810893803 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493810893803 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 2.5V 17 8 0 " "Number of I/O pins in group: 25 (unused VREF, 2.5V VCCIO, 17 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1493810893803 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1493810893803 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1493810893803 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493810893803 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493810893803 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493810893803 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493810893803 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493810893803 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493810893803 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493810893803 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493810893803 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1493810893803 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1493810893803 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493810893819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493810894334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493810894396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493810894396 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493810894802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493810894802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493810895036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/Verilog/Project/DP_RAM/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1493810895410 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493810895410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493810895691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1493810895691 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493810895691 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1493810895691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493810895753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493810895909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493810895956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493810896159 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493810896486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Verilog/Project/DP_RAM/quartus_prj/output_files/dp_ram.fit.smsg " "Generated suppressed messages file E:/Verilog/Project/DP_RAM/quartus_prj/output_files/dp_ram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493810896767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "927 " "Peak virtual memory: 927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493810897032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 19:28:17 2017 " "Processing ended: Wed May 03 19:28:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493810897032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493810897032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493810897032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493810897032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1493810898421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493810898421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 19:28:18 2017 " "Processing started: Wed May 03 19:28:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493810898421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1493810898421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dp_ram -c dp_ram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dp_ram -c dp_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1493810898421 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1493810898920 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1493810898936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493810899123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 19:28:19 2017 " "Processing ended: Wed May 03 19:28:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493810899123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493810899123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493810899123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493810899123 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1493810899747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1493810900636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493810900636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 19:28:20 2017 " "Processing started: Wed May 03 19:28:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493810900636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493810900636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dp_ram -c dp_ram " "Command: quartus_sta dp_ram -c dp_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493810900636 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1493810900683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493810900761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Core supply voltage is 1.0V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493810900761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493810900808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493810900808 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dp_ram.sdc " "Synopsys Design Constraints File file not found: 'dp_ram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1493810900979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1493810900979 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name r_clk r_clk " "create_clock -period 1.000 -name r_clk r_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493810900979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name w_clk w_clk " "create_clock -period 1.000 -name w_clk w_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493810900979 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1493810900979 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1493810900995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493810900995 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1493810900995 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Quartus II" 0 0 1493810900995 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1493810901088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1493810901088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.321 " "Worst-case setup slack is -3.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.321             -81.499 r_clk  " "   -3.321             -81.499 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.675 " "Worst-case hold slack is 0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 r_clk  " "    0.675               0.000 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493810901088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493810901088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -202.368 r_clk  " "   -3.000            -202.368 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -180.216 w_clk  " "   -3.000            -180.216 w_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901088 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Quartus II" 0 0 1493810901120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1493810901151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1493810901385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1493810901463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1493810901463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.302 " "Worst-case setup slack is -3.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302             -82.274 r_clk  " "   -3.302             -82.274 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.686 " "Worst-case hold slack is 0.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 r_clk  " "    0.686               0.000 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493810901463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493810901463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -204.296 r_clk  " "   -3.000            -204.296 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -181.922 w_clk  " "   -3.000            -181.922 w_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901463 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Quartus II" 0 0 1493810901494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1493810901650 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1493810901650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.800 " "Worst-case setup slack is -0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800              -5.285 r_clk  " "   -0.800              -5.285 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.231 " "Worst-case hold slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 r_clk  " "    0.231               0.000 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493810901666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493810901666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -129.936 r_clk  " "   -3.000            -129.936 r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -115.832 w_clk  " "   -3.000            -115.832 w_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493810901666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493810901666 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493810901978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493810901978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493810902024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 19:28:22 2017 " "Processing ended: Wed May 03 19:28:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493810902024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493810902024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493810902024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493810902024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493810903475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493810903475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 19:28:23 2017 " "Processing started: Wed May 03 19:28:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493810903475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493810903475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dp_ram -c dp_ram " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dp_ram -c dp_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493810903475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dp_ram_9l_1000mv_85c_slow.vo E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/ simulation " "Generated file dp_ram_9l_1000mv_85c_slow.vo in folder \"E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493810903772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dp_ram_9l_1000mv_0c_slow.vo E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/ simulation " "Generated file dp_ram_9l_1000mv_0c_slow.vo in folder \"E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493810903803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dp_ram_min_1000mv_0c_fast.vo E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/ simulation " "Generated file dp_ram_min_1000mv_0c_fast.vo in folder \"E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493810903834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dp_ram.vo E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/ simulation " "Generated file dp_ram.vo in folder \"E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493810903865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dp_ram_9l_1000mv_85c_v_slow.sdo E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/ simulation " "Generated file dp_ram_9l_1000mv_85c_v_slow.sdo in folder \"E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493810903881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dp_ram_9l_1000mv_0c_v_slow.sdo E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/ simulation " "Generated file dp_ram_9l_1000mv_0c_v_slow.sdo in folder \"E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493810903912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dp_ram_min_1000mv_0c_v_fast.sdo E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/ simulation " "Generated file dp_ram_min_1000mv_0c_v_fast.sdo in folder \"E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493810903943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dp_ram_v.sdo E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/ simulation " "Generated file dp_ram_v.sdo in folder \"E:/Verilog/Project/DP_RAM/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1493810903974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493810904006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 19:28:24 2017 " "Processing ended: Wed May 03 19:28:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493810904006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493810904006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493810904006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493810904006 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493810904630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493810908157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493810908157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 19:28:28 2017 " "Processing started: Wed May 03 19:28:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493810908157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1493810908157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp dp_ram -c dp_ram --netlist_type=sgate " "Command: quartus_npp dp_ram -c dp_ram --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1493810908157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493810908204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 19:28:28 2017 " "Processing ended: Wed May 03 19:28:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493810908204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493810908204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493810908204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1493810908204 ""}
