#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1326-g98a87b49)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fc564f0ff60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fc564f05770 .scope module, "MisterSdram32MBController_testbench" "MisterSdram32MBController_testbench" 3 2;
 .timescale -9 -12;
v0x7fc564f2f5d0_0 .var "clk", 0 0;
v0x7fc564f09dd0_0 .net "readport_ack", 0 0, v0x7fc564f2e470_0;  1 drivers
v0x7fc564f2f660_0 .var "readport_addr", 31 0;
v0x7fc564f2f710_0 .net "readport_data", 15 0, v0x7fc564f2e5b0_0;  1 drivers
v0x7fc564f2f7c0_0 .var "readport_rd", 0 0;
v0x7fc564f2f890_0 .var "rst", 0 0;
v0x7fc564f2f940_0 .net "sdram_a", 11 0, v0x7fc564f2e960_0;  1 drivers
v0x7fc564f2f9f0_0 .net "sdram_ba", 1 0, v0x7fc564f2ea10_0;  1 drivers
v0x7fc564f2faa0_0 .net "sdram_cas", 0 0, v0x7fc564f2eac0_0;  1 drivers
v0x7fc564f2fbd0_0 .net "sdram_clk", 0 0, v0x7fc564f2eb60_0;  1 drivers
v0x7fc564f2fc60_0 .net "sdram_cs1", 0 0, v0x7fc564f2ec00_0;  1 drivers
v0x7fc564f2fcf0_0 .var "sdram_dq_in", 15 0;
v0x7fc564f2fda0_0 .net "sdram_dq_out", 15 0, v0x7fc564f2ee20_0;  1 drivers
v0x7fc564f2fe50_0 .net "sdram_ras", 0 0, v0x7fc564f2eec0_0;  1 drivers
v0x7fc564f2ff00_0 .net "sdram_we", 0 0, v0x7fc564f2ef60_0;  1 drivers
v0x7fc564f2ffb0_0 .net "writeport_ack", 0 0, v0x7fc564f2f0b0_0;  1 drivers
v0x7fc564f30060_0 .var "writeport_addr", 31 0;
v0x7fc564f30210_0 .var "writeport_data", 15 0;
v0x7fc564f302a0_0 .var "writeport_wr", 0 0;
S_0x7fc564f058e0 .scope module, "MisterSdram32MBController_0" "MisterSdram32MBController" 3 23, 4 1 0, S_0x7fc564f05770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "sdram_dq_in";
    .port_info 3 /OUTPUT 16 "sdram_dq_out";
    .port_info 4 /OUTPUT 12 "sdram_a";
    .port_info 5 /OUTPUT 1 "sdram_we";
    .port_info 6 /OUTPUT 1 "sdram_cas";
    .port_info 7 /OUTPUT 1 "sdram_ras";
    .port_info 8 /OUTPUT 1 "sdram_cs1";
    .port_info 9 /OUTPUT 2 "sdram_ba";
    .port_info 10 /OUTPUT 1 "sdram_clk";
    .port_info 11 /INPUT 1 "writeport_wr";
    .port_info 12 /INPUT 32 "writeport_addr";
    .port_info 13 /INPUT 16 "writeport_data";
    .port_info 14 /OUTPUT 1 "writeport_ack";
    .port_info 15 /INPUT 1 "readport_rd";
    .port_info 16 /INPUT 32 "readport_addr";
    .port_info 17 /OUTPUT 16 "readport_data";
    .port_info 18 /OUTPUT 1 "readport_ack";
P_0x7fc564f12d30 .param/l "NOP_SLOTS" 0 4 2, +C4<00000000000000000000000000000101>;
P_0x7fc564f12d70 .param/l "REFRESH_AT" 0 4 3, +C4<00000000000000000000000100101100>;
v0x7fc564f100d0_0 .net "clk", 0 0, v0x7fc564f2f5d0_0;  1 drivers
v0x7fc564f2e1e0_0 .var "initial_state", 0 0;
v0x7fc564f2e280_0 .var "latched_addr", 15 0;
v0x7fc564f2e310_0 .var "latched_data", 31 0;
v0x7fc564f2e3a0_0 .var "read_state", 3 0;
v0x7fc564f2e470_0 .var "readport_ack", 0 0;
v0x7fc564f2e500_0 .net "readport_addr", 31 0, v0x7fc564f2f660_0;  1 drivers
v0x7fc564f2e5b0_0 .var "readport_data", 15 0;
v0x7fc564f2e660_0 .net "readport_rd", 0 0, v0x7fc564f2f7c0_0;  1 drivers
v0x7fc564f2e770_0 .var "refresh_counter", 31 0;
v0x7fc564f2e810_0 .var "refresh_state", 3 0;
v0x7fc564f2e8c0_0 .net "rst", 0 0, v0x7fc564f2f890_0;  1 drivers
v0x7fc564f2e960_0 .var "sdram_a", 11 0;
v0x7fc564f2ea10_0 .var "sdram_ba", 1 0;
v0x7fc564f2eac0_0 .var "sdram_cas", 0 0;
v0x7fc564f2eb60_0 .var "sdram_clk", 0 0;
v0x7fc564f2ec00_0 .var "sdram_cs1", 0 0;
v0x7fc564f2ed90_0 .net "sdram_dq_in", 15 0, v0x7fc564f2fcf0_0;  1 drivers
v0x7fc564f2ee20_0 .var "sdram_dq_out", 15 0;
v0x7fc564f2eec0_0 .var "sdram_ras", 0 0;
v0x7fc564f2ef60_0 .var "sdram_we", 0 0;
v0x7fc564f2f000_0 .var "write_state", 3 0;
v0x7fc564f2f0b0_0 .var "writeport_ack", 0 0;
v0x7fc564f2f150_0 .net "writeport_addr", 31 0, v0x7fc564f30060_0;  1 drivers
v0x7fc564f2f200_0 .net "writeport_data", 15 0, v0x7fc564f30210_0;  1 drivers
v0x7fc564f2f2b0_0 .net "writeport_wr", 0 0, v0x7fc564f302a0_0;  1 drivers
v0x7fc564f2f350_0 .var "wt_cnt", 31 0;
E_0x7fc564f113e0 .event posedge, v0x7fc564f100d0_0;
    .scope S_0x7fc564f058e0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc564f2ee20_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fc564f2e960_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc564f2ef60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc564f2eac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc564f2eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc564f2ec00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc564f2ea10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc564f2eb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc564f2f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc564f2e5b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc564f2e470_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc564f2e810_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc564f2f000_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc564f2e3a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc564f2e770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc564f2f350_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc564f2e280_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc564f2e310_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc564f2e1e0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7fc564f058e0;
T_1 ;
    %wait E_0x7fc564f113e0;
    %load/vec4 v0x7fc564f2e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc564f2e1e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc564f2e810_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fc564f2e810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc564f2ef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc564f2eac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc564f2eec0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fc564f2e810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc564f2f350_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc564f2ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc564f2eac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc564f2eec0_0, 0;
    %load/vec4 v0x7fc564f2f350_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc564f2e810_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fc564f2f350_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fc564f2f350_0, 0;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fc564f2f000_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fc564f2e3a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x7fc564f2e770_0;
    %cmpi/u 300, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc564f2e810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc564f2e770_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x7fc564f2f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x7fc564f2f150_0;
    %pad/u 16;
    %assign/vec4 v0x7fc564f2e280_0, 0;
    %load/vec4 v0x7fc564f2f200_0;
    %pad/u 32;
    %assign/vec4 v0x7fc564f2e310_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc564f2f000_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7fc564f2e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0x7fc564f2f150_0;
    %pad/u 16;
    %assign/vec4 v0x7fc564f2e280_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc564f2e3a0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x7fc564f2e770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fc564f2e770_0, 0;
T_1.17 ;
T_1.15 ;
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fc564f2eb60_0;
    %inv;
    %assign/vec4 v0x7fc564f2eb60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc564f05770;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc564f2f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc564f2f890_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc564f2fcf0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc564f30060_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc564f30210_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc564f2f7c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc564f2f660_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x7fc564f05770;
T_3 ;
    %vpi_call/w 3 47 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000101 {0 0 0};
    %delay 10000, 0;
    %delay 10000000, 0;
    %vpi_call/w 3 69 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fc564f05770;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v0x7fc564f2f5d0_0;
    %inv;
    %store/vec4 v0x7fc564f2f5d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "MisterSdram32MBController.v";
