// Seed: 1250383853
module module_0 (
    input tri  id_0,
    input wire id_1
);
  assign {id_0} = 1 - id_1;
  assign id_3   = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri id_7,
    output tri1 id_8,
    input wor id_9,
    input uwire id_10,
    output tri0 id_11,
    input tri id_12,
    input tri id_13,
    input tri0 id_14,
    output uwire id_15,
    output wor id_16,
    output tri id_17,
    output uwire id_18,
    output supply0 id_19,
    output supply0 id_20,
    output supply1 id_21,
    output supply1 id_22,
    output wor id_23,
    input tri0 id_24
);
  assign id_18 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_9
  );
  assign modCall_1.type_4 = 0;
endmodule
