{
 "Device" : "GW2A-18C",
 "Files" : [
  {
   "Path" : "C:/Users/lpc/Desktop/sipeed_tang_primer_20k/sipeed_tang_primeri_20k/fpga_project/src/sipeed_tang_primer_20k.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/lpc/Desktop/sipeed_tang_primer_20k/sipeed_tang_primeri_20k/fpga_project/src/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/lpc/Desktop/sipeed_tang_primer_20k/sipeed_tang_primeri_20k/fpga_project/src/Ram_1w_1rs_Intel.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/lpc/Desktop/sipeed_tang_primer_20k/sipeed_tang_primeri_20k/fpga_project/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}