ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_TIM_PWM_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_TIM_PWM_MspInit:
  27              	.LVL0:
  28              	.LFB242:
  29              		.file 1 "./Core/Src/tim.c"
   1:./Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/tim.c **** /**
   3:./Core/Src/tim.c ****   ******************************************************************************
   4:./Core/Src/tim.c ****   * @file    tim.c
   5:./Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:./Core/Src/tim.c ****   *          of the TIM instances.
   7:./Core/Src/tim.c ****   ******************************************************************************
   8:./Core/Src/tim.c ****   * @attention
   9:./Core/Src/tim.c ****   *
  10:./Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:./Core/Src/tim.c ****   * All rights reserved.
  12:./Core/Src/tim.c ****   *
  13:./Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:./Core/Src/tim.c ****   * in the root directory of this software component.
  15:./Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:./Core/Src/tim.c ****   *
  17:./Core/Src/tim.c ****   ******************************************************************************
  18:./Core/Src/tim.c ****   */
  19:./Core/Src/tim.c **** /* USER CODE END Header */
  20:./Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:./Core/Src/tim.c **** #include "tim.h"
  22:./Core/Src/tim.c **** 
  23:./Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:./Core/Src/tim.c **** 
  25:./Core/Src/tim.c **** /* USER CODE END 0 */
  26:./Core/Src/tim.c **** 
  27:./Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:./Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:./Core/Src/tim.c **** TIM_HandleTypeDef htim8;
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 2


  30:./Core/Src/tim.c **** 
  31:./Core/Src/tim.c **** /* TIM1 init function */
  32:./Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:./Core/Src/tim.c **** {
  34:./Core/Src/tim.c **** 
  35:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:./Core/Src/tim.c **** 
  37:./Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:./Core/Src/tim.c **** 
  39:./Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:./Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:./Core/Src/tim.c **** 
  43:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:./Core/Src/tim.c **** 
  45:./Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:./Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:./Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  48:./Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:./Core/Src/tim.c ****   htim1.Init.Period = 65535;
  50:./Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:./Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:./Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  54:./Core/Src/tim.c ****   {
  55:./Core/Src/tim.c ****     Error_Handler();
  56:./Core/Src/tim.c ****   }
  57:./Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  58:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  59:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  60:./Core/Src/tim.c ****   {
  61:./Core/Src/tim.c ****     Error_Handler();
  62:./Core/Src/tim.c ****   }
  63:./Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  64:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  65:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  66:./Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  67:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  68:./Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  69:./Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  70:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  71:./Core/Src/tim.c ****   {
  72:./Core/Src/tim.c ****     Error_Handler();
  73:./Core/Src/tim.c ****   }
  74:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  75:./Core/Src/tim.c ****   {
  76:./Core/Src/tim.c ****     Error_Handler();
  77:./Core/Src/tim.c ****   }
  78:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  79:./Core/Src/tim.c ****   {
  80:./Core/Src/tim.c ****     Error_Handler();
  81:./Core/Src/tim.c ****   }
  82:./Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  83:./Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  84:./Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  85:./Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  86:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 3


  87:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  88:./Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  89:./Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  90:./Core/Src/tim.c ****   {
  91:./Core/Src/tim.c ****     Error_Handler();
  92:./Core/Src/tim.c ****   }
  93:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  94:./Core/Src/tim.c **** 
  95:./Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  96:./Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  97:./Core/Src/tim.c **** 
  98:./Core/Src/tim.c **** }
  99:./Core/Src/tim.c **** /* TIM4 init function */
 100:./Core/Src/tim.c **** void MX_TIM4_Init(void)
 101:./Core/Src/tim.c **** {
 102:./Core/Src/tim.c **** 
 103:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 104:./Core/Src/tim.c **** 
 105:./Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 106:./Core/Src/tim.c **** 
 107:./Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 108:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 109:./Core/Src/tim.c **** 
 110:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 111:./Core/Src/tim.c **** 
 112:./Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 113:./Core/Src/tim.c ****   htim4.Instance = TIM4;
 114:./Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 115:./Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 116:./Core/Src/tim.c ****   htim4.Init.Period = 65535;
 117:./Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 118:./Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 119:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 120:./Core/Src/tim.c ****   {
 121:./Core/Src/tim.c ****     Error_Handler();
 122:./Core/Src/tim.c ****   }
 123:./Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 124:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 125:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 126:./Core/Src/tim.c ****   {
 127:./Core/Src/tim.c ****     Error_Handler();
 128:./Core/Src/tim.c ****   }
 129:./Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 130:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 131:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 132:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 133:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 134:./Core/Src/tim.c ****   {
 135:./Core/Src/tim.c ****     Error_Handler();
 136:./Core/Src/tim.c ****   }
 137:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 138:./Core/Src/tim.c ****   {
 139:./Core/Src/tim.c ****     Error_Handler();
 140:./Core/Src/tim.c ****   }
 141:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 142:./Core/Src/tim.c ****   {
 143:./Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 4


 144:./Core/Src/tim.c ****   }
 145:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 146:./Core/Src/tim.c ****   {
 147:./Core/Src/tim.c ****     Error_Handler();
 148:./Core/Src/tim.c ****   }
 149:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 150:./Core/Src/tim.c **** 
 151:./Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 152:./Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 153:./Core/Src/tim.c **** 
 154:./Core/Src/tim.c **** }
 155:./Core/Src/tim.c **** /* TIM8 init function */
 156:./Core/Src/tim.c **** void MX_TIM8_Init(void)
 157:./Core/Src/tim.c **** {
 158:./Core/Src/tim.c **** 
 159:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 160:./Core/Src/tim.c **** 
 161:./Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 162:./Core/Src/tim.c **** 
 163:./Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 164:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 165:./Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 166:./Core/Src/tim.c **** 
 167:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 168:./Core/Src/tim.c **** 
 169:./Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 170:./Core/Src/tim.c ****   htim8.Instance = TIM8;
 171:./Core/Src/tim.c ****   htim8.Init.Prescaler = 0;
 172:./Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 173:./Core/Src/tim.c ****   htim8.Init.Period = 65535;
 174:./Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 175:./Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 176:./Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 177:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 178:./Core/Src/tim.c ****   {
 179:./Core/Src/tim.c ****     Error_Handler();
 180:./Core/Src/tim.c ****   }
 181:./Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 182:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 183:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 184:./Core/Src/tim.c ****   {
 185:./Core/Src/tim.c ****     Error_Handler();
 186:./Core/Src/tim.c ****   }
 187:./Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 188:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 189:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 190:./Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 191:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 192:./Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 193:./Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 194:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 195:./Core/Src/tim.c ****   {
 196:./Core/Src/tim.c ****     Error_Handler();
 197:./Core/Src/tim.c ****   }
 198:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 199:./Core/Src/tim.c ****   {
 200:./Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 5


 201:./Core/Src/tim.c ****   }
 202:./Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 203:./Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 204:./Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 205:./Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 206:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 207:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 208:./Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 209:./Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 210:./Core/Src/tim.c ****   {
 211:./Core/Src/tim.c ****     Error_Handler();
 212:./Core/Src/tim.c ****   }
 213:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 214:./Core/Src/tim.c **** 
 215:./Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 216:./Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 217:./Core/Src/tim.c **** 
 218:./Core/Src/tim.c **** }
 219:./Core/Src/tim.c **** 
 220:./Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 221:./Core/Src/tim.c **** {
  30              		.loc 1 221 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 221 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 84B0     		sub	sp, sp, #16
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 24
 222:./Core/Src/tim.c **** 
 223:./Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
  43              		.loc 1 223 3 is_stmt 1 view .LVU2
  44              		.loc 1 223 19 is_stmt 0 view .LVU3
  45 0004 0368     		ldr	r3, [r0]
  46              		.loc 1 223 5 view .LVU4
  47 0006 244A     		ldr	r2, .L9
  48 0008 9342     		cmp	r3, r2
  49 000a 07D0     		beq	.L6
 224:./Core/Src/tim.c ****   {
 225:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 226:./Core/Src/tim.c **** 
 227:./Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 228:./Core/Src/tim.c ****     /* TIM1 clock enable */
 229:./Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 230:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 231:./Core/Src/tim.c **** 
 232:./Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 233:./Core/Src/tim.c ****   }
 234:./Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
  50              		.loc 1 234 8 is_stmt 1 view .LVU5
  51              		.loc 1 234 10 is_stmt 0 view .LVU6
  52 000c 234A     		ldr	r2, .L9+4
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 6


  53 000e 9342     		cmp	r3, r2
  54 0010 11D0     		beq	.L7
 235:./Core/Src/tim.c ****   {
 236:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 237:./Core/Src/tim.c **** 
 238:./Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 239:./Core/Src/tim.c ****     /* TIM4 clock enable */
 240:./Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 241:./Core/Src/tim.c **** 
 242:./Core/Src/tim.c ****     /* TIM4 interrupt Init */
 243:./Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 244:./Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 245:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 246:./Core/Src/tim.c **** 
 247:./Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 248:./Core/Src/tim.c ****   }
 249:./Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM8)
  55              		.loc 1 249 8 is_stmt 1 view .LVU7
  56              		.loc 1 249 10 is_stmt 0 view .LVU8
  57 0012 234A     		ldr	r2, .L9+8
  58 0014 9342     		cmp	r3, r2
  59 0016 22D0     		beq	.L8
  60              	.LVL1:
  61              	.L1:
 250:./Core/Src/tim.c ****   {
 251:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 252:./Core/Src/tim.c **** 
 253:./Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 254:./Core/Src/tim.c ****     /* TIM8 clock enable */
 255:./Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 256:./Core/Src/tim.c **** 
 257:./Core/Src/tim.c ****     /* TIM8 interrupt Init */
 258:./Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 15, 0);
 259:./Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 260:./Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 15, 0);
 261:./Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 262:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 263:./Core/Src/tim.c **** 
 264:./Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 265:./Core/Src/tim.c ****   }
 266:./Core/Src/tim.c **** }
  62              		.loc 1 266 1 view .LVU9
  63 0018 04B0     		add	sp, sp, #16
  64              	.LCFI2:
  65              		.cfi_remember_state
  66              		.cfi_def_cfa_offset 8
  67              		@ sp needed
  68 001a 10BD     		pop	{r4, pc}
  69              	.LVL2:
  70              	.L6:
  71              	.LCFI3:
  72              		.cfi_restore_state
 229:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  73              		.loc 1 229 5 is_stmt 1 view .LVU10
  74              	.LBB2:
 229:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  75              		.loc 1 229 5 view .LVU11
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 7


  76 001c 0023     		movs	r3, #0
  77 001e 0193     		str	r3, [sp, #4]
 229:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  78              		.loc 1 229 5 view .LVU12
  79 0020 204B     		ldr	r3, .L9+12
  80 0022 5A6C     		ldr	r2, [r3, #68]
  81 0024 42F00102 		orr	r2, r2, #1
  82 0028 5A64     		str	r2, [r3, #68]
 229:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  83              		.loc 1 229 5 view .LVU13
  84 002a 5B6C     		ldr	r3, [r3, #68]
  85 002c 03F00103 		and	r3, r3, #1
  86 0030 0193     		str	r3, [sp, #4]
 229:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  87              		.loc 1 229 5 view .LVU14
  88 0032 019B     		ldr	r3, [sp, #4]
  89              	.LBE2:
 229:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  90              		.loc 1 229 5 view .LVU15
  91 0034 F0E7     		b	.L1
  92              	.L7:
 240:./Core/Src/tim.c **** 
  93              		.loc 1 240 5 view .LVU16
  94              	.LBB3:
 240:./Core/Src/tim.c **** 
  95              		.loc 1 240 5 view .LVU17
  96 0036 0021     		movs	r1, #0
  97 0038 0291     		str	r1, [sp, #8]
 240:./Core/Src/tim.c **** 
  98              		.loc 1 240 5 view .LVU18
  99 003a 1A4B     		ldr	r3, .L9+12
 100 003c 1A6C     		ldr	r2, [r3, #64]
 101 003e 42F00402 		orr	r2, r2, #4
 102 0042 1A64     		str	r2, [r3, #64]
 240:./Core/Src/tim.c **** 
 103              		.loc 1 240 5 view .LVU19
 104 0044 1B6C     		ldr	r3, [r3, #64]
 105 0046 03F00403 		and	r3, r3, #4
 106 004a 0293     		str	r3, [sp, #8]
 240:./Core/Src/tim.c **** 
 107              		.loc 1 240 5 view .LVU20
 108 004c 029B     		ldr	r3, [sp, #8]
 109              	.LBE3:
 240:./Core/Src/tim.c **** 
 110              		.loc 1 240 5 view .LVU21
 243:./Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 111              		.loc 1 243 5 view .LVU22
 112 004e 0A46     		mov	r2, r1
 113 0050 1E20     		movs	r0, #30
 114              	.LVL3:
 243:./Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 115              		.loc 1 243 5 is_stmt 0 view .LVU23
 116 0052 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 117              	.LVL4:
 244:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 118              		.loc 1 244 5 is_stmt 1 view .LVU24
 119 0056 1E20     		movs	r0, #30
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 8


 120 0058 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 121              	.LVL5:
 122 005c DCE7     		b	.L1
 123              	.LVL6:
 124              	.L8:
 255:./Core/Src/tim.c **** 
 125              		.loc 1 255 5 view .LVU25
 126              	.LBB4:
 255:./Core/Src/tim.c **** 
 127              		.loc 1 255 5 view .LVU26
 128 005e 0024     		movs	r4, #0
 129 0060 0394     		str	r4, [sp, #12]
 255:./Core/Src/tim.c **** 
 130              		.loc 1 255 5 view .LVU27
 131 0062 104B     		ldr	r3, .L9+12
 132 0064 5A6C     		ldr	r2, [r3, #68]
 133 0066 42F00202 		orr	r2, r2, #2
 134 006a 5A64     		str	r2, [r3, #68]
 255:./Core/Src/tim.c **** 
 135              		.loc 1 255 5 view .LVU28
 136 006c 5B6C     		ldr	r3, [r3, #68]
 137 006e 03F00203 		and	r3, r3, #2
 138 0072 0393     		str	r3, [sp, #12]
 255:./Core/Src/tim.c **** 
 139              		.loc 1 255 5 view .LVU29
 140 0074 039B     		ldr	r3, [sp, #12]
 141              	.LBE4:
 255:./Core/Src/tim.c **** 
 142              		.loc 1 255 5 view .LVU30
 258:./Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 143              		.loc 1 258 5 view .LVU31
 144 0076 2246     		mov	r2, r4
 145 0078 0F21     		movs	r1, #15
 146 007a 2C20     		movs	r0, #44
 147              	.LVL7:
 258:./Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 148              		.loc 1 258 5 is_stmt 0 view .LVU32
 149 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 150              	.LVL8:
 259:./Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 15, 0);
 151              		.loc 1 259 5 is_stmt 1 view .LVU33
 152 0080 2C20     		movs	r0, #44
 153 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 154              	.LVL9:
 260:./Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 155              		.loc 1 260 5 view .LVU34
 156 0086 2246     		mov	r2, r4
 157 0088 0F21     		movs	r1, #15
 158 008a 2D20     		movs	r0, #45
 159 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 160              	.LVL10:
 261:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 161              		.loc 1 261 5 view .LVU35
 162 0090 2D20     		movs	r0, #45
 163 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 164              	.LVL11:
 165              		.loc 1 266 1 is_stmt 0 view .LVU36
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 9


 166 0096 BFE7     		b	.L1
 167              	.L10:
 168              		.align	2
 169              	.L9:
 170 0098 00000140 		.word	1073807360
 171 009c 00080040 		.word	1073743872
 172 00a0 00040140 		.word	1073808384
 173 00a4 00380240 		.word	1073887232
 174              		.cfi_endproc
 175              	.LFE242:
 177              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 178              		.align	1
 179              		.global	HAL_TIM_MspPostInit
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 184              	HAL_TIM_MspPostInit:
 185              	.LVL12:
 186              	.LFB243:
 267:./Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 268:./Core/Src/tim.c **** {
 187              		.loc 1 268 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 32
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		.loc 1 268 1 is_stmt 0 view .LVU38
 192 0000 00B5     		push	{lr}
 193              	.LCFI4:
 194              		.cfi_def_cfa_offset 4
 195              		.cfi_offset 14, -4
 196 0002 89B0     		sub	sp, sp, #36
 197              	.LCFI5:
 198              		.cfi_def_cfa_offset 40
 269:./Core/Src/tim.c **** 
 270:./Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 199              		.loc 1 270 3 is_stmt 1 view .LVU39
 200              		.loc 1 270 20 is_stmt 0 view .LVU40
 201 0004 0023     		movs	r3, #0
 202 0006 0393     		str	r3, [sp, #12]
 203 0008 0493     		str	r3, [sp, #16]
 204 000a 0593     		str	r3, [sp, #20]
 205 000c 0693     		str	r3, [sp, #24]
 206 000e 0793     		str	r3, [sp, #28]
 271:./Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 207              		.loc 1 271 3 is_stmt 1 view .LVU41
 208              		.loc 1 271 15 is_stmt 0 view .LVU42
 209 0010 0368     		ldr	r3, [r0]
 210              		.loc 1 271 5 view .LVU43
 211 0012 294A     		ldr	r2, .L19
 212 0014 9342     		cmp	r3, r2
 213 0016 08D0     		beq	.L16
 272:./Core/Src/tim.c ****   {
 273:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 274:./Core/Src/tim.c **** 
 275:./Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 276:./Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 277:./Core/Src/tim.c ****     /**TIM1 GPIO Configuration
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 10


 278:./Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 279:./Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 280:./Core/Src/tim.c ****     PE13     ------> TIM1_CH3
 281:./Core/Src/tim.c ****     */
 282:./Core/Src/tim.c ****     GPIO_InitStruct.Pin = RGB_R_Pin|RGB_G_Pin|RGB_B_Pin;
 283:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 284:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285:./Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 286:./Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 287:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 288:./Core/Src/tim.c **** 
 289:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 290:./Core/Src/tim.c **** 
 291:./Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 292:./Core/Src/tim.c ****   }
 293:./Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 214              		.loc 1 293 8 is_stmt 1 view .LVU44
 215              		.loc 1 293 10 is_stmt 0 view .LVU45
 216 0018 284A     		ldr	r2, .L19+4
 217 001a 9342     		cmp	r3, r2
 218 001c 1DD0     		beq	.L17
 294:./Core/Src/tim.c ****   {
 295:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 296:./Core/Src/tim.c **** 
 297:./Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 298:./Core/Src/tim.c **** 
 299:./Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 300:./Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 301:./Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 302:./Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 303:./Core/Src/tim.c ****     PD14     ------> TIM4_CH3
 304:./Core/Src/tim.c ****     PD15     ------> TIM4_CH4
 305:./Core/Src/tim.c ****     */
 306:./Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 307:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 309:./Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 310:./Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 311:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 312:./Core/Src/tim.c **** 
 313:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 314:./Core/Src/tim.c **** 
 315:./Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 316:./Core/Src/tim.c ****   }
 317:./Core/Src/tim.c ****   else if(timHandle->Instance==TIM8)
 219              		.loc 1 317 8 is_stmt 1 view .LVU46
 220              		.loc 1 317 10 is_stmt 0 view .LVU47
 221 001e 284A     		ldr	r2, .L19+8
 222 0020 9342     		cmp	r3, r2
 223 0022 31D0     		beq	.L18
 224              	.LVL13:
 225              	.L11:
 318:./Core/Src/tim.c ****   {
 319:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 320:./Core/Src/tim.c **** 
 321:./Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 322:./Core/Src/tim.c **** 
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 11


 323:./Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 324:./Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 325:./Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 326:./Core/Src/tim.c ****     PC7     ------> TIM8_CH2
 327:./Core/Src/tim.c ****     */
 328:./Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 329:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 331:./Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 332:./Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 333:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 334:./Core/Src/tim.c **** 
 335:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 336:./Core/Src/tim.c **** 
 337:./Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 338:./Core/Src/tim.c ****   }
 339:./Core/Src/tim.c **** 
 340:./Core/Src/tim.c **** }
 226              		.loc 1 340 1 view .LVU48
 227 0024 09B0     		add	sp, sp, #36
 228              	.LCFI6:
 229              		.cfi_remember_state
 230              		.cfi_def_cfa_offset 4
 231              		@ sp needed
 232 0026 5DF804FB 		ldr	pc, [sp], #4
 233              	.LVL14:
 234              	.L16:
 235              	.LCFI7:
 236              		.cfi_restore_state
 276:./Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 237              		.loc 1 276 5 is_stmt 1 view .LVU49
 238              	.LBB5:
 276:./Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 239              		.loc 1 276 5 view .LVU50
 240 002a 0023     		movs	r3, #0
 241 002c 0093     		str	r3, [sp]
 276:./Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 242              		.loc 1 276 5 view .LVU51
 243 002e 254B     		ldr	r3, .L19+12
 244 0030 1A6B     		ldr	r2, [r3, #48]
 245 0032 42F01002 		orr	r2, r2, #16
 246 0036 1A63     		str	r2, [r3, #48]
 276:./Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 247              		.loc 1 276 5 view .LVU52
 248 0038 1B6B     		ldr	r3, [r3, #48]
 249 003a 03F01003 		and	r3, r3, #16
 250 003e 0093     		str	r3, [sp]
 276:./Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 251              		.loc 1 276 5 view .LVU53
 252 0040 009B     		ldr	r3, [sp]
 253              	.LBE5:
 276:./Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 254              		.loc 1 276 5 view .LVU54
 282:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255              		.loc 1 282 5 view .LVU55
 282:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256              		.loc 1 282 25 is_stmt 0 view .LVU56
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 12


 257 0042 4FF42853 		mov	r3, #10752
 258 0046 0393     		str	r3, [sp, #12]
 283:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 283 5 is_stmt 1 view .LVU57
 283:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 283 26 is_stmt 0 view .LVU58
 261 0048 0223     		movs	r3, #2
 262 004a 0493     		str	r3, [sp, #16]
 284:./Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 284 5 is_stmt 1 view .LVU59
 285:./Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 264              		.loc 1 285 5 view .LVU60
 286:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 265              		.loc 1 286 5 view .LVU61
 286:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 266              		.loc 1 286 31 is_stmt 0 view .LVU62
 267 004c 0123     		movs	r3, #1
 268 004e 0793     		str	r3, [sp, #28]
 287:./Core/Src/tim.c **** 
 269              		.loc 1 287 5 is_stmt 1 view .LVU63
 270 0050 03A9     		add	r1, sp, #12
 271 0052 1D48     		ldr	r0, .L19+16
 272              	.LVL15:
 287:./Core/Src/tim.c **** 
 273              		.loc 1 287 5 is_stmt 0 view .LVU64
 274 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 275              	.LVL16:
 276 0058 E4E7     		b	.L11
 277              	.LVL17:
 278              	.L17:
 299:./Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 279              		.loc 1 299 5 is_stmt 1 view .LVU65
 280              	.LBB6:
 299:./Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 281              		.loc 1 299 5 view .LVU66
 282 005a 0023     		movs	r3, #0
 283 005c 0193     		str	r3, [sp, #4]
 299:./Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 284              		.loc 1 299 5 view .LVU67
 285 005e 194B     		ldr	r3, .L19+12
 286 0060 1A6B     		ldr	r2, [r3, #48]
 287 0062 42F00802 		orr	r2, r2, #8
 288 0066 1A63     		str	r2, [r3, #48]
 299:./Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 289              		.loc 1 299 5 view .LVU68
 290 0068 1B6B     		ldr	r3, [r3, #48]
 291 006a 03F00803 		and	r3, r3, #8
 292 006e 0193     		str	r3, [sp, #4]
 299:./Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 293              		.loc 1 299 5 view .LVU69
 294 0070 019B     		ldr	r3, [sp, #4]
 295              	.LBE6:
 299:./Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 296              		.loc 1 299 5 view .LVU70
 306:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 306 5 view .LVU71
 306:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 13


 298              		.loc 1 306 25 is_stmt 0 view .LVU72
 299 0072 4FF47043 		mov	r3, #61440
 300 0076 0393     		str	r3, [sp, #12]
 307:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 307 5 is_stmt 1 view .LVU73
 307:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 302              		.loc 1 307 26 is_stmt 0 view .LVU74
 303 0078 0223     		movs	r3, #2
 304 007a 0493     		str	r3, [sp, #16]
 308:./Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 305              		.loc 1 308 5 is_stmt 1 view .LVU75
 309:./Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 306              		.loc 1 309 5 view .LVU76
 310:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 307              		.loc 1 310 5 view .LVU77
 310:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 308              		.loc 1 310 31 is_stmt 0 view .LVU78
 309 007c 0793     		str	r3, [sp, #28]
 311:./Core/Src/tim.c **** 
 310              		.loc 1 311 5 is_stmt 1 view .LVU79
 311 007e 03A9     		add	r1, sp, #12
 312 0080 1248     		ldr	r0, .L19+20
 313              	.LVL18:
 311:./Core/Src/tim.c **** 
 314              		.loc 1 311 5 is_stmt 0 view .LVU80
 315 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 316              	.LVL19:
 317 0086 CDE7     		b	.L11
 318              	.LVL20:
 319              	.L18:
 323:./Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 320              		.loc 1 323 5 is_stmt 1 view .LVU81
 321              	.LBB7:
 323:./Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 322              		.loc 1 323 5 view .LVU82
 323 0088 0023     		movs	r3, #0
 324 008a 0293     		str	r3, [sp, #8]
 323:./Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 325              		.loc 1 323 5 view .LVU83
 326 008c 0D4B     		ldr	r3, .L19+12
 327 008e 1A6B     		ldr	r2, [r3, #48]
 328 0090 42F00402 		orr	r2, r2, #4
 329 0094 1A63     		str	r2, [r3, #48]
 323:./Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 330              		.loc 1 323 5 view .LVU84
 331 0096 1B6B     		ldr	r3, [r3, #48]
 332 0098 03F00403 		and	r3, r3, #4
 333 009c 0293     		str	r3, [sp, #8]
 323:./Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 334              		.loc 1 323 5 view .LVU85
 335 009e 029B     		ldr	r3, [sp, #8]
 336              	.LBE7:
 323:./Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 337              		.loc 1 323 5 view .LVU86
 328:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 338              		.loc 1 328 5 view .LVU87
 328:./Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 14


 339              		.loc 1 328 25 is_stmt 0 view .LVU88
 340 00a0 C023     		movs	r3, #192
 341 00a2 0393     		str	r3, [sp, #12]
 329:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 329 5 is_stmt 1 view .LVU89
 329:./Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 343              		.loc 1 329 26 is_stmt 0 view .LVU90
 344 00a4 0223     		movs	r3, #2
 345 00a6 0493     		str	r3, [sp, #16]
 330:./Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 346              		.loc 1 330 5 is_stmt 1 view .LVU91
 331:./Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 347              		.loc 1 331 5 view .LVU92
 332:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 348              		.loc 1 332 5 view .LVU93
 332:./Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 349              		.loc 1 332 31 is_stmt 0 view .LVU94
 350 00a8 0323     		movs	r3, #3
 351 00aa 0793     		str	r3, [sp, #28]
 333:./Core/Src/tim.c **** 
 352              		.loc 1 333 5 is_stmt 1 view .LVU95
 353 00ac 03A9     		add	r1, sp, #12
 354 00ae 0848     		ldr	r0, .L19+24
 355              	.LVL21:
 333:./Core/Src/tim.c **** 
 356              		.loc 1 333 5 is_stmt 0 view .LVU96
 357 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 358              	.LVL22:
 359              		.loc 1 340 1 view .LVU97
 360 00b4 B6E7     		b	.L11
 361              	.L20:
 362 00b6 00BF     		.align	2
 363              	.L19:
 364 00b8 00000140 		.word	1073807360
 365 00bc 00080040 		.word	1073743872
 366 00c0 00040140 		.word	1073808384
 367 00c4 00380240 		.word	1073887232
 368 00c8 00100240 		.word	1073876992
 369 00cc 000C0240 		.word	1073875968
 370 00d0 00080240 		.word	1073874944
 371              		.cfi_endproc
 372              	.LFE243:
 374              		.section	.text.MX_TIM1_Init,"ax",%progbits
 375              		.align	1
 376              		.global	MX_TIM1_Init
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 381              	MX_TIM1_Init:
 382              	.LFB239:
  33:./Core/Src/tim.c **** 
 383              		.loc 1 33 1 is_stmt 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 72
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387 0000 10B5     		push	{r4, lr}
 388              	.LCFI8:
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 15


 389              		.cfi_def_cfa_offset 8
 390              		.cfi_offset 4, -8
 391              		.cfi_offset 14, -4
 392 0002 92B0     		sub	sp, sp, #72
 393              	.LCFI9:
 394              		.cfi_def_cfa_offset 80
  39:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 395              		.loc 1 39 3 view .LVU99
  39:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 396              		.loc 1 39 27 is_stmt 0 view .LVU100
 397 0004 0024     		movs	r4, #0
 398 0006 1094     		str	r4, [sp, #64]
 399 0008 1194     		str	r4, [sp, #68]
  40:./Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 400              		.loc 1 40 3 is_stmt 1 view .LVU101
  40:./Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 401              		.loc 1 40 22 is_stmt 0 view .LVU102
 402 000a 0994     		str	r4, [sp, #36]
 403 000c 0A94     		str	r4, [sp, #40]
 404 000e 0B94     		str	r4, [sp, #44]
 405 0010 0C94     		str	r4, [sp, #48]
 406 0012 0D94     		str	r4, [sp, #52]
 407 0014 0E94     		str	r4, [sp, #56]
 408 0016 0F94     		str	r4, [sp, #60]
  41:./Core/Src/tim.c **** 
 409              		.loc 1 41 3 is_stmt 1 view .LVU103
  41:./Core/Src/tim.c **** 
 410              		.loc 1 41 34 is_stmt 0 view .LVU104
 411 0018 2022     		movs	r2, #32
 412 001a 2146     		mov	r1, r4
 413 001c 01A8     		add	r0, sp, #4
 414 001e FFF7FEFF 		bl	memset
 415              	.LVL23:
  46:./Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 416              		.loc 1 46 3 is_stmt 1 view .LVU105
  46:./Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 417              		.loc 1 46 18 is_stmt 0 view .LVU106
 418 0022 2C48     		ldr	r0, .L35
 419 0024 2C4B     		ldr	r3, .L35+4
 420 0026 0360     		str	r3, [r0]
  47:./Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 421              		.loc 1 47 3 is_stmt 1 view .LVU107
  47:./Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 422              		.loc 1 47 24 is_stmt 0 view .LVU108
 423 0028 4460     		str	r4, [r0, #4]
  48:./Core/Src/tim.c ****   htim1.Init.Period = 65535;
 424              		.loc 1 48 3 is_stmt 1 view .LVU109
  48:./Core/Src/tim.c ****   htim1.Init.Period = 65535;
 425              		.loc 1 48 26 is_stmt 0 view .LVU110
 426 002a 8460     		str	r4, [r0, #8]
  49:./Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 427              		.loc 1 49 3 is_stmt 1 view .LVU111
  49:./Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 428              		.loc 1 49 21 is_stmt 0 view .LVU112
 429 002c 4FF6FF73 		movw	r3, #65535
 430 0030 C360     		str	r3, [r0, #12]
  50:./Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 16


 431              		.loc 1 50 3 is_stmt 1 view .LVU113
  50:./Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 432              		.loc 1 50 28 is_stmt 0 view .LVU114
 433 0032 0461     		str	r4, [r0, #16]
  51:./Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 434              		.loc 1 51 3 is_stmt 1 view .LVU115
  51:./Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 435              		.loc 1 51 32 is_stmt 0 view .LVU116
 436 0034 4461     		str	r4, [r0, #20]
  52:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 437              		.loc 1 52 3 is_stmt 1 view .LVU117
  52:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 438              		.loc 1 52 32 is_stmt 0 view .LVU118
 439 0036 8461     		str	r4, [r0, #24]
  53:./Core/Src/tim.c ****   {
 440              		.loc 1 53 3 is_stmt 1 view .LVU119
  53:./Core/Src/tim.c ****   {
 441              		.loc 1 53 7 is_stmt 0 view .LVU120
 442 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 443              	.LVL24:
  53:./Core/Src/tim.c ****   {
 444              		.loc 1 53 6 view .LVU121
 445 003c 0028     		cmp	r0, #0
 446 003e 36D1     		bne	.L29
 447              	.L22:
  57:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 448              		.loc 1 57 3 is_stmt 1 view .LVU122
  57:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 449              		.loc 1 57 37 is_stmt 0 view .LVU123
 450 0040 0023     		movs	r3, #0
 451 0042 1093     		str	r3, [sp, #64]
  58:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 452              		.loc 1 58 3 is_stmt 1 view .LVU124
  58:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 453              		.loc 1 58 33 is_stmt 0 view .LVU125
 454 0044 1193     		str	r3, [sp, #68]
  59:./Core/Src/tim.c ****   {
 455              		.loc 1 59 3 is_stmt 1 view .LVU126
  59:./Core/Src/tim.c ****   {
 456              		.loc 1 59 7 is_stmt 0 view .LVU127
 457 0046 10A9     		add	r1, sp, #64
 458 0048 2248     		ldr	r0, .L35
 459 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 460              	.LVL25:
  59:./Core/Src/tim.c ****   {
 461              		.loc 1 59 6 view .LVU128
 462 004e 0028     		cmp	r0, #0
 463 0050 30D1     		bne	.L30
 464              	.L23:
  63:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 465              		.loc 1 63 3 is_stmt 1 view .LVU129
  63:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 466              		.loc 1 63 20 is_stmt 0 view .LVU130
 467 0052 6023     		movs	r3, #96
 468 0054 0993     		str	r3, [sp, #36]
  64:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 469              		.loc 1 64 3 is_stmt 1 view .LVU131
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 17


  64:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 470              		.loc 1 64 19 is_stmt 0 view .LVU132
 471 0056 0022     		movs	r2, #0
 472 0058 0A92     		str	r2, [sp, #40]
  65:./Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 473              		.loc 1 65 3 is_stmt 1 view .LVU133
  65:./Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 474              		.loc 1 65 24 is_stmt 0 view .LVU134
 475 005a 0B92     		str	r2, [sp, #44]
  66:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 476              		.loc 1 66 3 is_stmt 1 view .LVU135
  66:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 477              		.loc 1 66 25 is_stmt 0 view .LVU136
 478 005c 0C92     		str	r2, [sp, #48]
  67:./Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 479              		.loc 1 67 3 is_stmt 1 view .LVU137
  67:./Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 480              		.loc 1 67 24 is_stmt 0 view .LVU138
 481 005e 0D92     		str	r2, [sp, #52]
  68:./Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 482              		.loc 1 68 3 is_stmt 1 view .LVU139
  68:./Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 483              		.loc 1 68 25 is_stmt 0 view .LVU140
 484 0060 0E92     		str	r2, [sp, #56]
  69:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 485              		.loc 1 69 3 is_stmt 1 view .LVU141
  69:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 486              		.loc 1 69 26 is_stmt 0 view .LVU142
 487 0062 0F92     		str	r2, [sp, #60]
  70:./Core/Src/tim.c ****   {
 488              		.loc 1 70 3 is_stmt 1 view .LVU143
  70:./Core/Src/tim.c ****   {
 489              		.loc 1 70 7 is_stmt 0 view .LVU144
 490 0064 09A9     		add	r1, sp, #36
 491 0066 1B48     		ldr	r0, .L35
 492 0068 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 493              	.LVL26:
  70:./Core/Src/tim.c ****   {
 494              		.loc 1 70 6 view .LVU145
 495 006c 28BB     		cbnz	r0, .L31
 496              	.L24:
  74:./Core/Src/tim.c ****   {
 497              		.loc 1 74 3 is_stmt 1 view .LVU146
  74:./Core/Src/tim.c ****   {
 498              		.loc 1 74 7 is_stmt 0 view .LVU147
 499 006e 0422     		movs	r2, #4
 500 0070 09A9     		add	r1, sp, #36
 501 0072 1848     		ldr	r0, .L35
 502 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 503              	.LVL27:
  74:./Core/Src/tim.c ****   {
 504              		.loc 1 74 6 view .LVU148
 505 0078 10BB     		cbnz	r0, .L32
 506              	.L25:
  78:./Core/Src/tim.c ****   {
 507              		.loc 1 78 3 is_stmt 1 view .LVU149
  78:./Core/Src/tim.c ****   {
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 18


 508              		.loc 1 78 7 is_stmt 0 view .LVU150
 509 007a 0822     		movs	r2, #8
 510 007c 09A9     		add	r1, sp, #36
 511 007e 1548     		ldr	r0, .L35
 512 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 513              	.LVL28:
  78:./Core/Src/tim.c ****   {
 514              		.loc 1 78 6 view .LVU151
 515 0084 F8B9     		cbnz	r0, .L33
 516              	.L26:
  82:./Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 517              		.loc 1 82 3 is_stmt 1 view .LVU152
  82:./Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 518              		.loc 1 82 40 is_stmt 0 view .LVU153
 519 0086 0023     		movs	r3, #0
 520 0088 0193     		str	r3, [sp, #4]
  83:./Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 521              		.loc 1 83 3 is_stmt 1 view .LVU154
  83:./Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 522              		.loc 1 83 41 is_stmt 0 view .LVU155
 523 008a 0293     		str	r3, [sp, #8]
  84:./Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 524              		.loc 1 84 3 is_stmt 1 view .LVU156
  84:./Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 525              		.loc 1 84 34 is_stmt 0 view .LVU157
 526 008c 0393     		str	r3, [sp, #12]
  85:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 527              		.loc 1 85 3 is_stmt 1 view .LVU158
  85:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 528              		.loc 1 85 33 is_stmt 0 view .LVU159
 529 008e 0493     		str	r3, [sp, #16]
  86:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 530              		.loc 1 86 3 is_stmt 1 view .LVU160
  86:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 531              		.loc 1 86 35 is_stmt 0 view .LVU161
 532 0090 0593     		str	r3, [sp, #20]
  87:./Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 533              		.loc 1 87 3 is_stmt 1 view .LVU162
  87:./Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 534              		.loc 1 87 38 is_stmt 0 view .LVU163
 535 0092 4FF40052 		mov	r2, #8192
 536 0096 0692     		str	r2, [sp, #24]
  88:./Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 537              		.loc 1 88 3 is_stmt 1 view .LVU164
  88:./Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 538              		.loc 1 88 40 is_stmt 0 view .LVU165
 539 0098 0893     		str	r3, [sp, #32]
  89:./Core/Src/tim.c ****   {
 540              		.loc 1 89 3 is_stmt 1 view .LVU166
  89:./Core/Src/tim.c ****   {
 541              		.loc 1 89 7 is_stmt 0 view .LVU167
 542 009a 01A9     		add	r1, sp, #4
 543 009c 0D48     		ldr	r0, .L35
 544 009e FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 545              	.LVL29:
  89:./Core/Src/tim.c ****   {
 546              		.loc 1 89 6 view .LVU168
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 19


 547 00a2 98B9     		cbnz	r0, .L34
 548              	.L27:
  96:./Core/Src/tim.c **** 
 549              		.loc 1 96 3 is_stmt 1 view .LVU169
 550 00a4 0B48     		ldr	r0, .L35
 551 00a6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 552              	.LVL30:
  98:./Core/Src/tim.c **** /* TIM4 init function */
 553              		.loc 1 98 1 is_stmt 0 view .LVU170
 554 00aa 12B0     		add	sp, sp, #72
 555              	.LCFI10:
 556              		.cfi_remember_state
 557              		.cfi_def_cfa_offset 8
 558              		@ sp needed
 559 00ac 10BD     		pop	{r4, pc}
 560              	.L29:
 561              	.LCFI11:
 562              		.cfi_restore_state
  55:./Core/Src/tim.c ****   }
 563              		.loc 1 55 5 is_stmt 1 view .LVU171
 564 00ae FFF7FEFF 		bl	Error_Handler
 565              	.LVL31:
 566 00b2 C5E7     		b	.L22
 567              	.L30:
  61:./Core/Src/tim.c ****   }
 568              		.loc 1 61 5 view .LVU172
 569 00b4 FFF7FEFF 		bl	Error_Handler
 570              	.LVL32:
 571 00b8 CBE7     		b	.L23
 572              	.L31:
  72:./Core/Src/tim.c ****   }
 573              		.loc 1 72 5 view .LVU173
 574 00ba FFF7FEFF 		bl	Error_Handler
 575              	.LVL33:
 576 00be D6E7     		b	.L24
 577              	.L32:
  76:./Core/Src/tim.c ****   }
 578              		.loc 1 76 5 view .LVU174
 579 00c0 FFF7FEFF 		bl	Error_Handler
 580              	.LVL34:
 581 00c4 D9E7     		b	.L25
 582              	.L33:
  80:./Core/Src/tim.c ****   }
 583              		.loc 1 80 5 view .LVU175
 584 00c6 FFF7FEFF 		bl	Error_Handler
 585              	.LVL35:
 586 00ca DCE7     		b	.L26
 587              	.L34:
  91:./Core/Src/tim.c ****   }
 588              		.loc 1 91 5 view .LVU176
 589 00cc FFF7FEFF 		bl	Error_Handler
 590              	.LVL36:
 591 00d0 E8E7     		b	.L27
 592              	.L36:
 593 00d2 00BF     		.align	2
 594              	.L35:
 595 00d4 00000000 		.word	.LANCHOR0
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 20


 596 00d8 00000140 		.word	1073807360
 597              		.cfi_endproc
 598              	.LFE239:
 600              		.section	.text.MX_TIM4_Init,"ax",%progbits
 601              		.align	1
 602              		.global	MX_TIM4_Init
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 607              	MX_TIM4_Init:
 608              	.LFB240:
 101:./Core/Src/tim.c **** 
 609              		.loc 1 101 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 40
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613 0000 00B5     		push	{lr}
 614              	.LCFI12:
 615              		.cfi_def_cfa_offset 4
 616              		.cfi_offset 14, -4
 617 0002 8BB0     		sub	sp, sp, #44
 618              	.LCFI13:
 619              		.cfi_def_cfa_offset 48
 107:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 620              		.loc 1 107 3 view .LVU178
 107:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 621              		.loc 1 107 27 is_stmt 0 view .LVU179
 622 0004 0023     		movs	r3, #0
 623 0006 0893     		str	r3, [sp, #32]
 624 0008 0993     		str	r3, [sp, #36]
 108:./Core/Src/tim.c **** 
 625              		.loc 1 108 3 is_stmt 1 view .LVU180
 108:./Core/Src/tim.c **** 
 626              		.loc 1 108 22 is_stmt 0 view .LVU181
 627 000a 0193     		str	r3, [sp, #4]
 628 000c 0293     		str	r3, [sp, #8]
 629 000e 0393     		str	r3, [sp, #12]
 630 0010 0493     		str	r3, [sp, #16]
 631 0012 0593     		str	r3, [sp, #20]
 632 0014 0693     		str	r3, [sp, #24]
 633 0016 0793     		str	r3, [sp, #28]
 113:./Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 634              		.loc 1 113 3 is_stmt 1 view .LVU182
 113:./Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 635              		.loc 1 113 18 is_stmt 0 view .LVU183
 636 0018 2548     		ldr	r0, .L51
 637 001a 264A     		ldr	r2, .L51+4
 638 001c 0260     		str	r2, [r0]
 114:./Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 639              		.loc 1 114 3 is_stmt 1 view .LVU184
 114:./Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 640              		.loc 1 114 24 is_stmt 0 view .LVU185
 641 001e 4360     		str	r3, [r0, #4]
 115:./Core/Src/tim.c ****   htim4.Init.Period = 65535;
 642              		.loc 1 115 3 is_stmt 1 view .LVU186
 115:./Core/Src/tim.c ****   htim4.Init.Period = 65535;
 643              		.loc 1 115 26 is_stmt 0 view .LVU187
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 21


 644 0020 8360     		str	r3, [r0, #8]
 116:./Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 645              		.loc 1 116 3 is_stmt 1 view .LVU188
 116:./Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 646              		.loc 1 116 21 is_stmt 0 view .LVU189
 647 0022 4FF6FF72 		movw	r2, #65535
 648 0026 C260     		str	r2, [r0, #12]
 117:./Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 649              		.loc 1 117 3 is_stmt 1 view .LVU190
 117:./Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 650              		.loc 1 117 28 is_stmt 0 view .LVU191
 651 0028 0361     		str	r3, [r0, #16]
 118:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 652              		.loc 1 118 3 is_stmt 1 view .LVU192
 118:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 653              		.loc 1 118 32 is_stmt 0 view .LVU193
 654 002a 8361     		str	r3, [r0, #24]
 119:./Core/Src/tim.c ****   {
 655              		.loc 1 119 3 is_stmt 1 view .LVU194
 119:./Core/Src/tim.c ****   {
 656              		.loc 1 119 7 is_stmt 0 view .LVU195
 657 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 658              	.LVL37:
 119:./Core/Src/tim.c ****   {
 659              		.loc 1 119 6 view .LVU196
 660 0030 58BB     		cbnz	r0, .L45
 661              	.L38:
 123:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 662              		.loc 1 123 3 is_stmt 1 view .LVU197
 123:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 663              		.loc 1 123 37 is_stmt 0 view .LVU198
 664 0032 0023     		movs	r3, #0
 665 0034 0893     		str	r3, [sp, #32]
 124:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 666              		.loc 1 124 3 is_stmt 1 view .LVU199
 124:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 667              		.loc 1 124 33 is_stmt 0 view .LVU200
 668 0036 0993     		str	r3, [sp, #36]
 125:./Core/Src/tim.c ****   {
 669              		.loc 1 125 3 is_stmt 1 view .LVU201
 125:./Core/Src/tim.c ****   {
 670              		.loc 1 125 7 is_stmt 0 view .LVU202
 671 0038 08A9     		add	r1, sp, #32
 672 003a 1D48     		ldr	r0, .L51
 673 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 674              	.LVL38:
 125:./Core/Src/tim.c ****   {
 675              		.loc 1 125 6 view .LVU203
 676 0040 30BB     		cbnz	r0, .L46
 677              	.L39:
 129:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 678              		.loc 1 129 3 is_stmt 1 view .LVU204
 129:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 679              		.loc 1 129 20 is_stmt 0 view .LVU205
 680 0042 6023     		movs	r3, #96
 681 0044 0193     		str	r3, [sp, #4]
 130:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 22


 682              		.loc 1 130 3 is_stmt 1 view .LVU206
 130:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 683              		.loc 1 130 19 is_stmt 0 view .LVU207
 684 0046 0022     		movs	r2, #0
 685 0048 0292     		str	r2, [sp, #8]
 131:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 686              		.loc 1 131 3 is_stmt 1 view .LVU208
 131:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 687              		.loc 1 131 24 is_stmt 0 view .LVU209
 688 004a 0392     		str	r2, [sp, #12]
 132:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 689              		.loc 1 132 3 is_stmt 1 view .LVU210
 132:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 690              		.loc 1 132 24 is_stmt 0 view .LVU211
 691 004c 0592     		str	r2, [sp, #20]
 133:./Core/Src/tim.c ****   {
 692              		.loc 1 133 3 is_stmt 1 view .LVU212
 133:./Core/Src/tim.c ****   {
 693              		.loc 1 133 7 is_stmt 0 view .LVU213
 694 004e 01A9     		add	r1, sp, #4
 695 0050 1748     		ldr	r0, .L51
 696 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 697              	.LVL39:
 133:./Core/Src/tim.c ****   {
 698              		.loc 1 133 6 view .LVU214
 699 0056 F0B9     		cbnz	r0, .L47
 700              	.L40:
 137:./Core/Src/tim.c ****   {
 701              		.loc 1 137 3 is_stmt 1 view .LVU215
 137:./Core/Src/tim.c ****   {
 702              		.loc 1 137 7 is_stmt 0 view .LVU216
 703 0058 0422     		movs	r2, #4
 704 005a 0DEB0201 		add	r1, sp, r2
 705 005e 1448     		ldr	r0, .L51
 706 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 707              	.LVL40:
 137:./Core/Src/tim.c ****   {
 708              		.loc 1 137 6 view .LVU217
 709 0064 D0B9     		cbnz	r0, .L48
 710              	.L41:
 141:./Core/Src/tim.c ****   {
 711              		.loc 1 141 3 is_stmt 1 view .LVU218
 141:./Core/Src/tim.c ****   {
 712              		.loc 1 141 7 is_stmt 0 view .LVU219
 713 0066 0822     		movs	r2, #8
 714 0068 01A9     		add	r1, sp, #4
 715 006a 1148     		ldr	r0, .L51
 716 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 717              	.LVL41:
 141:./Core/Src/tim.c ****   {
 718              		.loc 1 141 6 view .LVU220
 719 0070 B8B9     		cbnz	r0, .L49
 720              	.L42:
 145:./Core/Src/tim.c ****   {
 721              		.loc 1 145 3 is_stmt 1 view .LVU221
 145:./Core/Src/tim.c ****   {
 722              		.loc 1 145 7 is_stmt 0 view .LVU222
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 23


 723 0072 0C22     		movs	r2, #12
 724 0074 01A9     		add	r1, sp, #4
 725 0076 0E48     		ldr	r0, .L51
 726 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 727              	.LVL42:
 145:./Core/Src/tim.c ****   {
 728              		.loc 1 145 6 view .LVU223
 729 007c A0B9     		cbnz	r0, .L50
 730              	.L43:
 152:./Core/Src/tim.c **** 
 731              		.loc 1 152 3 is_stmt 1 view .LVU224
 732 007e 0C48     		ldr	r0, .L51
 733 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 734              	.LVL43:
 154:./Core/Src/tim.c **** /* TIM8 init function */
 735              		.loc 1 154 1 is_stmt 0 view .LVU225
 736 0084 0BB0     		add	sp, sp, #44
 737              	.LCFI14:
 738              		.cfi_remember_state
 739              		.cfi_def_cfa_offset 4
 740              		@ sp needed
 741 0086 5DF804FB 		ldr	pc, [sp], #4
 742              	.L45:
 743              	.LCFI15:
 744              		.cfi_restore_state
 121:./Core/Src/tim.c ****   }
 745              		.loc 1 121 5 is_stmt 1 view .LVU226
 746 008a FFF7FEFF 		bl	Error_Handler
 747              	.LVL44:
 748 008e D0E7     		b	.L38
 749              	.L46:
 127:./Core/Src/tim.c ****   }
 750              		.loc 1 127 5 view .LVU227
 751 0090 FFF7FEFF 		bl	Error_Handler
 752              	.LVL45:
 753 0094 D5E7     		b	.L39
 754              	.L47:
 135:./Core/Src/tim.c ****   }
 755              		.loc 1 135 5 view .LVU228
 756 0096 FFF7FEFF 		bl	Error_Handler
 757              	.LVL46:
 758 009a DDE7     		b	.L40
 759              	.L48:
 139:./Core/Src/tim.c ****   }
 760              		.loc 1 139 5 view .LVU229
 761 009c FFF7FEFF 		bl	Error_Handler
 762              	.LVL47:
 763 00a0 E1E7     		b	.L41
 764              	.L49:
 143:./Core/Src/tim.c ****   }
 765              		.loc 1 143 5 view .LVU230
 766 00a2 FFF7FEFF 		bl	Error_Handler
 767              	.LVL48:
 768 00a6 E4E7     		b	.L42
 769              	.L50:
 147:./Core/Src/tim.c ****   }
 770              		.loc 1 147 5 view .LVU231
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 24


 771 00a8 FFF7FEFF 		bl	Error_Handler
 772              	.LVL49:
 773 00ac E7E7     		b	.L43
 774              	.L52:
 775 00ae 00BF     		.align	2
 776              	.L51:
 777 00b0 00000000 		.word	.LANCHOR1
 778 00b4 00080040 		.word	1073743872
 779              		.cfi_endproc
 780              	.LFE240:
 782              		.section	.text.MX_TIM8_Init,"ax",%progbits
 783              		.align	1
 784              		.global	MX_TIM8_Init
 785              		.syntax unified
 786              		.thumb
 787              		.thumb_func
 789              	MX_TIM8_Init:
 790              	.LFB241:
 157:./Core/Src/tim.c **** 
 791              		.loc 1 157 1 view -0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 72
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795 0000 10B5     		push	{r4, lr}
 796              	.LCFI16:
 797              		.cfi_def_cfa_offset 8
 798              		.cfi_offset 4, -8
 799              		.cfi_offset 14, -4
 800 0002 92B0     		sub	sp, sp, #72
 801              	.LCFI17:
 802              		.cfi_def_cfa_offset 80
 163:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 803              		.loc 1 163 3 view .LVU233
 163:./Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 804              		.loc 1 163 27 is_stmt 0 view .LVU234
 805 0004 0024     		movs	r4, #0
 806 0006 1094     		str	r4, [sp, #64]
 807 0008 1194     		str	r4, [sp, #68]
 164:./Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 808              		.loc 1 164 3 is_stmt 1 view .LVU235
 164:./Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 809              		.loc 1 164 22 is_stmt 0 view .LVU236
 810 000a 0994     		str	r4, [sp, #36]
 811 000c 0A94     		str	r4, [sp, #40]
 812 000e 0B94     		str	r4, [sp, #44]
 813 0010 0C94     		str	r4, [sp, #48]
 814 0012 0D94     		str	r4, [sp, #52]
 815 0014 0E94     		str	r4, [sp, #56]
 816 0016 0F94     		str	r4, [sp, #60]
 165:./Core/Src/tim.c **** 
 817              		.loc 1 165 3 is_stmt 1 view .LVU237
 165:./Core/Src/tim.c **** 
 818              		.loc 1 165 34 is_stmt 0 view .LVU238
 819 0018 2022     		movs	r2, #32
 820 001a 2146     		mov	r1, r4
 821 001c 01A8     		add	r0, sp, #4
 822 001e FFF7FEFF 		bl	memset
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 25


 823              	.LVL50:
 170:./Core/Src/tim.c ****   htim8.Init.Prescaler = 0;
 824              		.loc 1 170 3 is_stmt 1 view .LVU239
 170:./Core/Src/tim.c ****   htim8.Init.Prescaler = 0;
 825              		.loc 1 170 18 is_stmt 0 view .LVU240
 826 0022 2748     		ldr	r0, .L65
 827 0024 274B     		ldr	r3, .L65+4
 828 0026 0360     		str	r3, [r0]
 171:./Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 829              		.loc 1 171 3 is_stmt 1 view .LVU241
 171:./Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 830              		.loc 1 171 24 is_stmt 0 view .LVU242
 831 0028 4460     		str	r4, [r0, #4]
 172:./Core/Src/tim.c ****   htim8.Init.Period = 65535;
 832              		.loc 1 172 3 is_stmt 1 view .LVU243
 172:./Core/Src/tim.c ****   htim8.Init.Period = 65535;
 833              		.loc 1 172 26 is_stmt 0 view .LVU244
 834 002a 8460     		str	r4, [r0, #8]
 173:./Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 835              		.loc 1 173 3 is_stmt 1 view .LVU245
 173:./Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 836              		.loc 1 173 21 is_stmt 0 view .LVU246
 837 002c 4FF6FF73 		movw	r3, #65535
 838 0030 C360     		str	r3, [r0, #12]
 174:./Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 839              		.loc 1 174 3 is_stmt 1 view .LVU247
 174:./Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 840              		.loc 1 174 28 is_stmt 0 view .LVU248
 841 0032 0461     		str	r4, [r0, #16]
 175:./Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 842              		.loc 1 175 3 is_stmt 1 view .LVU249
 175:./Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 843              		.loc 1 175 32 is_stmt 0 view .LVU250
 844 0034 4461     		str	r4, [r0, #20]
 176:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 845              		.loc 1 176 3 is_stmt 1 view .LVU251
 176:./Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 846              		.loc 1 176 32 is_stmt 0 view .LVU252
 847 0036 8461     		str	r4, [r0, #24]
 177:./Core/Src/tim.c ****   {
 848              		.loc 1 177 3 is_stmt 1 view .LVU253
 177:./Core/Src/tim.c ****   {
 849              		.loc 1 177 7 is_stmt 0 view .LVU254
 850 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 851              	.LVL51:
 177:./Core/Src/tim.c ****   {
 852              		.loc 1 177 6 view .LVU255
 853 003c 0028     		cmp	r0, #0
 854 003e 30D1     		bne	.L60
 855              	.L54:
 181:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 856              		.loc 1 181 3 is_stmt 1 view .LVU256
 181:./Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 857              		.loc 1 181 37 is_stmt 0 view .LVU257
 858 0040 0023     		movs	r3, #0
 859 0042 1093     		str	r3, [sp, #64]
 182:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 26


 860              		.loc 1 182 3 is_stmt 1 view .LVU258
 182:./Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 861              		.loc 1 182 33 is_stmt 0 view .LVU259
 862 0044 1193     		str	r3, [sp, #68]
 183:./Core/Src/tim.c ****   {
 863              		.loc 1 183 3 is_stmt 1 view .LVU260
 183:./Core/Src/tim.c ****   {
 864              		.loc 1 183 7 is_stmt 0 view .LVU261
 865 0046 10A9     		add	r1, sp, #64
 866 0048 1D48     		ldr	r0, .L65
 867 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 868              	.LVL52:
 183:./Core/Src/tim.c ****   {
 869              		.loc 1 183 6 view .LVU262
 870 004e 0028     		cmp	r0, #0
 871 0050 2AD1     		bne	.L61
 872              	.L55:
 187:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 873              		.loc 1 187 3 is_stmt 1 view .LVU263
 187:./Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 874              		.loc 1 187 20 is_stmt 0 view .LVU264
 875 0052 6023     		movs	r3, #96
 876 0054 0993     		str	r3, [sp, #36]
 188:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 877              		.loc 1 188 3 is_stmt 1 view .LVU265
 188:./Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 878              		.loc 1 188 19 is_stmt 0 view .LVU266
 879 0056 0022     		movs	r2, #0
 880 0058 0A92     		str	r2, [sp, #40]
 189:./Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 881              		.loc 1 189 3 is_stmt 1 view .LVU267
 189:./Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 882              		.loc 1 189 24 is_stmt 0 view .LVU268
 883 005a 0B92     		str	r2, [sp, #44]
 190:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 884              		.loc 1 190 3 is_stmt 1 view .LVU269
 190:./Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 885              		.loc 1 190 25 is_stmt 0 view .LVU270
 886 005c 0C92     		str	r2, [sp, #48]
 191:./Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 887              		.loc 1 191 3 is_stmt 1 view .LVU271
 191:./Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 888              		.loc 1 191 24 is_stmt 0 view .LVU272
 889 005e 0D92     		str	r2, [sp, #52]
 192:./Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 890              		.loc 1 192 3 is_stmt 1 view .LVU273
 192:./Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 891              		.loc 1 192 25 is_stmt 0 view .LVU274
 892 0060 0E92     		str	r2, [sp, #56]
 193:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 893              		.loc 1 193 3 is_stmt 1 view .LVU275
 193:./Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 894              		.loc 1 193 26 is_stmt 0 view .LVU276
 895 0062 0F92     		str	r2, [sp, #60]
 194:./Core/Src/tim.c ****   {
 896              		.loc 1 194 3 is_stmt 1 view .LVU277
 194:./Core/Src/tim.c ****   {
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 27


 897              		.loc 1 194 7 is_stmt 0 view .LVU278
 898 0064 09A9     		add	r1, sp, #36
 899 0066 1648     		ldr	r0, .L65
 900 0068 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 901              	.LVL53:
 194:./Core/Src/tim.c ****   {
 902              		.loc 1 194 6 view .LVU279
 903 006c F8B9     		cbnz	r0, .L62
 904              	.L56:
 198:./Core/Src/tim.c ****   {
 905              		.loc 1 198 3 is_stmt 1 view .LVU280
 198:./Core/Src/tim.c ****   {
 906              		.loc 1 198 7 is_stmt 0 view .LVU281
 907 006e 0422     		movs	r2, #4
 908 0070 09A9     		add	r1, sp, #36
 909 0072 1348     		ldr	r0, .L65
 910 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 911              	.LVL54:
 198:./Core/Src/tim.c ****   {
 912              		.loc 1 198 6 view .LVU282
 913 0078 E0B9     		cbnz	r0, .L63
 914              	.L57:
 202:./Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 915              		.loc 1 202 3 is_stmt 1 view .LVU283
 202:./Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 916              		.loc 1 202 40 is_stmt 0 view .LVU284
 917 007a 0023     		movs	r3, #0
 918 007c 0193     		str	r3, [sp, #4]
 203:./Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 919              		.loc 1 203 3 is_stmt 1 view .LVU285
 203:./Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 920              		.loc 1 203 41 is_stmt 0 view .LVU286
 921 007e 0293     		str	r3, [sp, #8]
 204:./Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 922              		.loc 1 204 3 is_stmt 1 view .LVU287
 204:./Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 923              		.loc 1 204 34 is_stmt 0 view .LVU288
 924 0080 0393     		str	r3, [sp, #12]
 205:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 925              		.loc 1 205 3 is_stmt 1 view .LVU289
 205:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 926              		.loc 1 205 33 is_stmt 0 view .LVU290
 927 0082 0493     		str	r3, [sp, #16]
 206:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 928              		.loc 1 206 3 is_stmt 1 view .LVU291
 206:./Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 929              		.loc 1 206 35 is_stmt 0 view .LVU292
 930 0084 0593     		str	r3, [sp, #20]
 207:./Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 931              		.loc 1 207 3 is_stmt 1 view .LVU293
 207:./Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 932              		.loc 1 207 38 is_stmt 0 view .LVU294
 933 0086 4FF40052 		mov	r2, #8192
 934 008a 0692     		str	r2, [sp, #24]
 208:./Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 935              		.loc 1 208 3 is_stmt 1 view .LVU295
 208:./Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 28


 936              		.loc 1 208 40 is_stmt 0 view .LVU296
 937 008c 0893     		str	r3, [sp, #32]
 209:./Core/Src/tim.c ****   {
 938              		.loc 1 209 3 is_stmt 1 view .LVU297
 209:./Core/Src/tim.c ****   {
 939              		.loc 1 209 7 is_stmt 0 view .LVU298
 940 008e 01A9     		add	r1, sp, #4
 941 0090 0B48     		ldr	r0, .L65
 942 0092 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 943              	.LVL55:
 209:./Core/Src/tim.c ****   {
 944              		.loc 1 209 6 view .LVU299
 945 0096 80B9     		cbnz	r0, .L64
 946              	.L58:
 216:./Core/Src/tim.c **** 
 947              		.loc 1 216 3 is_stmt 1 view .LVU300
 948 0098 0948     		ldr	r0, .L65
 949 009a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 950              	.LVL56:
 218:./Core/Src/tim.c **** 
 951              		.loc 1 218 1 is_stmt 0 view .LVU301
 952 009e 12B0     		add	sp, sp, #72
 953              	.LCFI18:
 954              		.cfi_remember_state
 955              		.cfi_def_cfa_offset 8
 956              		@ sp needed
 957 00a0 10BD     		pop	{r4, pc}
 958              	.L60:
 959              	.LCFI19:
 960              		.cfi_restore_state
 179:./Core/Src/tim.c ****   }
 961              		.loc 1 179 5 is_stmt 1 view .LVU302
 962 00a2 FFF7FEFF 		bl	Error_Handler
 963              	.LVL57:
 964 00a6 CBE7     		b	.L54
 965              	.L61:
 185:./Core/Src/tim.c ****   }
 966              		.loc 1 185 5 view .LVU303
 967 00a8 FFF7FEFF 		bl	Error_Handler
 968              	.LVL58:
 969 00ac D1E7     		b	.L55
 970              	.L62:
 196:./Core/Src/tim.c ****   }
 971              		.loc 1 196 5 view .LVU304
 972 00ae FFF7FEFF 		bl	Error_Handler
 973              	.LVL59:
 974 00b2 DCE7     		b	.L56
 975              	.L63:
 200:./Core/Src/tim.c ****   }
 976              		.loc 1 200 5 view .LVU305
 977 00b4 FFF7FEFF 		bl	Error_Handler
 978              	.LVL60:
 979 00b8 DFE7     		b	.L57
 980              	.L64:
 211:./Core/Src/tim.c ****   }
 981              		.loc 1 211 5 view .LVU306
 982 00ba FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 29


 983              	.LVL61:
 984 00be EBE7     		b	.L58
 985              	.L66:
 986              		.align	2
 987              	.L65:
 988 00c0 00000000 		.word	.LANCHOR2
 989 00c4 00040140 		.word	1073808384
 990              		.cfi_endproc
 991              	.LFE241:
 993              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 994              		.align	1
 995              		.global	HAL_TIM_PWM_MspDeInit
 996              		.syntax unified
 997              		.thumb
 998              		.thumb_func
 1000              	HAL_TIM_PWM_MspDeInit:
 1001              	.LVL62:
 1002              	.LFB244:
 341:./Core/Src/tim.c **** 
 342:./Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 343:./Core/Src/tim.c **** {
 1003              		.loc 1 343 1 view -0
 1004              		.cfi_startproc
 1005              		@ args = 0, pretend = 0, frame = 0
 1006              		@ frame_needed = 0, uses_anonymous_args = 0
 1007              		.loc 1 343 1 is_stmt 0 view .LVU308
 1008 0000 08B5     		push	{r3, lr}
 1009              	.LCFI20:
 1010              		.cfi_def_cfa_offset 8
 1011              		.cfi_offset 3, -8
 1012              		.cfi_offset 14, -4
 344:./Core/Src/tim.c **** 
 345:./Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 1013              		.loc 1 345 3 is_stmt 1 view .LVU309
 1014              		.loc 1 345 19 is_stmt 0 view .LVU310
 1015 0002 0368     		ldr	r3, [r0]
 1016              		.loc 1 345 5 view .LVU311
 1017 0004 134A     		ldr	r2, .L75
 1018 0006 9342     		cmp	r3, r2
 1019 0008 06D0     		beq	.L72
 346:./Core/Src/tim.c ****   {
 347:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 348:./Core/Src/tim.c **** 
 349:./Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 350:./Core/Src/tim.c ****     /* Peripheral clock disable */
 351:./Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 352:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 353:./Core/Src/tim.c **** 
 354:./Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 355:./Core/Src/tim.c ****   }
 356:./Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 1020              		.loc 1 356 8 is_stmt 1 view .LVU312
 1021              		.loc 1 356 10 is_stmt 0 view .LVU313
 1022 000a 134A     		ldr	r2, .L75+4
 1023 000c 9342     		cmp	r3, r2
 1024 000e 0AD0     		beq	.L73
 357:./Core/Src/tim.c ****   {
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 30


 358:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 359:./Core/Src/tim.c **** 
 360:./Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 361:./Core/Src/tim.c ****     /* Peripheral clock disable */
 362:./Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 363:./Core/Src/tim.c **** 
 364:./Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 365:./Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 366:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 367:./Core/Src/tim.c **** 
 368:./Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 369:./Core/Src/tim.c ****   }
 370:./Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM8)
 1025              		.loc 1 370 8 is_stmt 1 view .LVU314
 1026              		.loc 1 370 10 is_stmt 0 view .LVU315
 1027 0010 124A     		ldr	r2, .L75+8
 1028 0012 9342     		cmp	r3, r2
 1029 0014 11D0     		beq	.L74
 1030              	.LVL63:
 1031              	.L67:
 371:./Core/Src/tim.c ****   {
 372:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 373:./Core/Src/tim.c **** 
 374:./Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 375:./Core/Src/tim.c ****     /* Peripheral clock disable */
 376:./Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 377:./Core/Src/tim.c **** 
 378:./Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 379:./Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 380:./Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 381:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 382:./Core/Src/tim.c **** 
 383:./Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 384:./Core/Src/tim.c ****   }
 385:./Core/Src/tim.c **** }
 1032              		.loc 1 385 1 view .LVU316
 1033 0016 08BD     		pop	{r3, pc}
 1034              	.LVL64:
 1035              	.L72:
 351:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1036              		.loc 1 351 5 is_stmt 1 view .LVU317
 1037 0018 02F59C32 		add	r2, r2, #79872
 1038 001c 536C     		ldr	r3, [r2, #68]
 1039 001e 23F00103 		bic	r3, r3, #1
 1040 0022 5364     		str	r3, [r2, #68]
 1041 0024 F7E7     		b	.L67
 1042              	.L73:
 362:./Core/Src/tim.c **** 
 1043              		.loc 1 362 5 view .LVU318
 1044 0026 02F50C32 		add	r2, r2, #143360
 1045 002a 136C     		ldr	r3, [r2, #64]
 1046 002c 23F00403 		bic	r3, r3, #4
 1047 0030 1364     		str	r3, [r2, #64]
 365:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1048              		.loc 1 365 5 view .LVU319
 1049 0032 1E20     		movs	r0, #30
 1050              	.LVL65:
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 31


 365:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1051              		.loc 1 365 5 is_stmt 0 view .LVU320
 1052 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1053              	.LVL66:
 1054 0038 EDE7     		b	.L67
 1055              	.LVL67:
 1056              	.L74:
 376:./Core/Src/tim.c **** 
 1057              		.loc 1 376 5 is_stmt 1 view .LVU321
 1058 003a 02F59A32 		add	r2, r2, #78848
 1059 003e 536C     		ldr	r3, [r2, #68]
 1060 0040 23F00203 		bic	r3, r3, #2
 1061 0044 5364     		str	r3, [r2, #68]
 379:./Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 1062              		.loc 1 379 5 view .LVU322
 1063 0046 2C20     		movs	r0, #44
 1064              	.LVL68:
 379:./Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 1065              		.loc 1 379 5 is_stmt 0 view .LVU323
 1066 0048 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1067              	.LVL69:
 380:./Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1068              		.loc 1 380 5 is_stmt 1 view .LVU324
 1069 004c 2D20     		movs	r0, #45
 1070 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1071              	.LVL70:
 1072              		.loc 1 385 1 is_stmt 0 view .LVU325
 1073 0052 E0E7     		b	.L67
 1074              	.L76:
 1075              		.align	2
 1076              	.L75:
 1077 0054 00000140 		.word	1073807360
 1078 0058 00080040 		.word	1073743872
 1079 005c 00040140 		.word	1073808384
 1080              		.cfi_endproc
 1081              	.LFE244:
 1083              		.global	htim8
 1084              		.global	htim4
 1085              		.global	htim1
 1086              		.section	.bss.htim1,"aw",%nobits
 1087              		.align	2
 1088              		.set	.LANCHOR0,. + 0
 1091              	htim1:
 1092 0000 00000000 		.space	72
 1092      00000000 
 1092      00000000 
 1092      00000000 
 1092      00000000 
 1093              		.section	.bss.htim4,"aw",%nobits
 1094              		.align	2
 1095              		.set	.LANCHOR1,. + 0
 1098              	htim4:
 1099 0000 00000000 		.space	72
 1099      00000000 
 1099      00000000 
 1099      00000000 
 1099      00000000 
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 32


 1100              		.section	.bss.htim8,"aw",%nobits
 1101              		.align	2
 1102              		.set	.LANCHOR2,. + 0
 1105              	htim8:
 1106 0000 00000000 		.space	72
 1106      00000000 
 1106      00000000 
 1106      00000000 
 1106      00000000 
 1107              		.text
 1108              	.Letext0:
 1109              		.file 2 "c:\\software_user\\armgcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 1110              		.file 3 "c:\\software_user\\armgcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 1111              		.file 4 "./Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1112              		.file 5 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1113              		.file 6 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1114              		.file 7 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1115              		.file 8 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1116              		.file 9 "./Core/Inc/tim.h"
 1117              		.file 10 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1118              		.file 11 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1119              		.file 12 "./Core/Inc/main.h"
 1120              		.file 13 "<built-in>"
ARM GAS  C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s 			page 33


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:20     .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:26     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:170    .text.HAL_TIM_PWM_MspInit:00000098 $d
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:178    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:184    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:364    .text.HAL_TIM_MspPostInit:000000b8 $d
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:375    .text.MX_TIM1_Init:00000000 $t
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:381    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:595    .text.MX_TIM1_Init:000000d4 $d
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:601    .text.MX_TIM4_Init:00000000 $t
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:607    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:777    .text.MX_TIM4_Init:000000b0 $d
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:783    .text.MX_TIM8_Init:00000000 $t
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:789    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:988    .text.MX_TIM8_Init:000000c0 $d
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:994    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:1000   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:1077   .text.HAL_TIM_PWM_MspDeInit:00000054 $d
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:1105   .bss.htim8:00000000 htim8
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:1098   .bss.htim4:00000000 htim4
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:1091   .bss.htim1:00000000 htim1
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:1087   .bss.htim1:00000000 $d
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:1094   .bss.htim4:00000000 $d
C:\Users\Dennis\AppData\Local\Temp\cctGxrmM.s:1101   .bss.htim8:00000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
HAL_NVIC_DisableIRQ
