[2025-09-17 15:31:58] START suite=gap trace=605.mcf_s-472B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-472B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4491741 heartbeat IPC: 2.226 cumulative IPC: 2.226 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 8398873 heartbeat IPC: 2.559 cumulative IPC: 2.381 (Simulation time: 00 hr 02 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 8398873 cumulative IPC: 2.381 (Simulation time: 00 hr 02 min 39 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 8398873 cumulative IPC: 2.381 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 36281645 heartbeat IPC: 0.3586 cumulative IPC: 0.3586 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 57573200 heartbeat IPC: 0.4697 cumulative IPC: 0.4067 (Simulation time: 00 hr 11 min 59 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 78496895 heartbeat IPC: 0.4779 cumulative IPC: 0.428 (Simulation time: 00 hr 15 min 59 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 98912387 heartbeat IPC: 0.4898 cumulative IPC: 0.4419 (Simulation time: 00 hr 19 min 59 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 118573245 heartbeat IPC: 0.5086 cumulative IPC: 0.4538 (Simulation time: 00 hr 24 min 11 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 142476731 heartbeat IPC: 0.4183 cumulative IPC: 0.4475 (Simulation time: 00 hr 28 min 27 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 161677674 heartbeat IPC: 0.5208 cumulative IPC: 0.4567 (Simulation time: 00 hr 32 min 23 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 184353770 heartbeat IPC: 0.441 cumulative IPC: 0.4547 (Simulation time: 00 hr 37 min 17 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 204119481 heartbeat IPC: 0.5059 cumulative IPC: 0.4598 (Simulation time: 00 hr 41 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 217684890 cumulative IPC: 0.4594 (Simulation time: 00 hr 45 min 34 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 217684890 cumulative IPC: 0.4594 (Simulation time: 00 hr 45 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-472B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4594 instructions: 100000000 cycles: 217684890
CPU 0 Branch Prediction Accuracy: 98.31% MPKI: 1.929 Average ROB Occupancy at Mispredict: 137.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.929
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 48693977
LQ_STALL: 5122944
SQ_STALL: 38996567


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 74.08927
REPLAY_LOAD: 90.87983
NON_REPLAY_LOAD: 71.217094

== Total ==
ADDR_TRANS: 531146
REPLAY_LOAD: 2916970
NON_REPLAY_LOAD: 45245861

== Counts ==
ADDR_TRANS: 7169
REPLAY_LOAD: 32097
NON_REPLAY_LOAD: 635323

cpu0->cpu0_STLB TOTAL        ACCESS:     275411 HIT:     144196 MISS:     131215 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     275411 HIT:     144196 MISS:     131215 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 255.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8908844 HIT:    1869616 MISS:    7039228 MSHR_MERGE:     786448
cpu0->cpu0_L2C LOAD         ACCESS:    4341343 HIT:     874653 MISS:    3466690 MSHR_MERGE:     141712
cpu0->cpu0_L2C RFO          ACCESS:     246922 HIT:      14769 MISS:     232153 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    3630240 HIT:     443996 MISS:    3186244 MSHR_MERGE:     644736
cpu0->cpu0_L2C WRITE        ACCESS:     534839 HIT:     531487 MISS:       3352 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     155500 HIT:       4711 MISS:     150789 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2208177 ISSUED:    2208177 USEFUL:     885711 USELESS:     307978
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 159.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16143871 HIT:   16143871 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   16143871 HIT:   16143871 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   51707965 HIT:   43808850 MISS:    7899115 MSHR_MERGE:    1733054
cpu0->cpu0_L1D LOAD         ACCESS:   26740463 HIT:   21497323 MISS:    5243140 MSHR_MERGE:     901797
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1669244 HIT:     144053 MISS:    1525191 MSHR_MERGE:     102906
cpu0->cpu0_L1D WRITE        ACCESS:   23035719 HIT:   22060500 MISS:     975219 MSHR_MERGE:     728286
cpu0->cpu0_L1D TRANSLATION  ACCESS:     262539 HIT:     106974 MISS:     155565 MSHR_MERGE:         65
cpu0->cpu0_L1D PREFETCH REQUESTED:    1670220 ISSUED:    1669244 USEFUL:     417130 USELESS:     276085
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 140.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14272003 HIT:   14272003 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14272003 HIT:   14272003 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   46415157 HIT:   45670042 MISS:     745115 MSHR_MERGE:     469704
cpu0->cpu0_DTLB LOAD         ACCESS:   46415157 HIT:   45670042 MISS:     745115 MSHR_MERGE:     469704
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 125.5 cycles
cpu0->LLC TOTAL        ACCESS:    6718098 HIT:     645425 MISS:    6072673 MSHR_MERGE:      79647
cpu0->LLC LOAD         ACCESS:    3324978 HIT:     114193 MISS:    3210785 MSHR_MERGE:      26929
cpu0->LLC RFO          ACCESS:     232153 HIT:        138 MISS:     232015 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    2541508 HIT:      64220 MISS:    2477288 MSHR_MERGE:      52718
cpu0->LLC WRITE        ACCESS:     468670 HIT:     466284 MISS:       2386 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     150789 HIT:        590 MISS:     150199 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 137.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     270895
  ROW_BUFFER_MISS:    5719689
  AVG DBUS CONGESTED CYCLE: 3.286
Channel 0 WQ ROW_BUFFER_HIT:      51118
  ROW_BUFFER_MISS:     407036
  FULL:          0
Channel 0 REFRESHES ISSUED:      18141

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       111077         9913         1002       354270
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           56           13           33       209044
  STLB miss resolved @ L2C                0            1            3            6         7913
  STLB miss resolved @ LLC                0            1            1            1          770
  STLB miss resolved @ MEM                0          301           53           62       145899

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:17:33] END   suite=gap trace=605.mcf_s-472B (rc=0)
