--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:4.1-13.10" *)
+(* top =  1  *)
 module unbased_unsized_shift(d, s0c, s1c, s0d, s1d);
 (* src = "dut.sv:5.19-5.20" *)
 input [63:0] d;
