
*** Running vivado
    with args -log Inverter_3lvl_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inverter_3lvl_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Inverter_3lvl_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/GitHub/ES/IP_cores' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top Inverter_3lvl_wrapper -part xc7z020clg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 835.906 ; gain = 178.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_wrapper' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34]
INFO: [Synth 8-3491] module 'Inverter_3lvl' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:14' bound to instance 'Inverter_3lvl_i' of component 'Inverter_3lvl' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:5' bound to instance 'BUS_16IN_0' of component 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:416]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:5' bound to instance 'BUS_16IN_1' of component 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:436]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16IN_1_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:5' bound to instance 'BUS_16OUT_0' of component 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:456]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:5' bound to instance 'BUS_16OUT_1' of component 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:477]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_0_1_stub.vhdl:29]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:5' bound to instance 'BUS_16OUT_2' of component 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:498]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_BUS_16OUT_1_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:5' bound to instance 'P0N_3lvl_0' of component 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:519]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_0' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:5' bound to instance 'P0N_3lvl_1' of component 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:537]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:5' bound to instance 'P0N_3lvl_2' of component 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:555]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_1_1_stub.vhdl:26]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_1' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:5' bound to instance 'P0N_3lvl_3' of component 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:573]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_1_stub.vhdl:26]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_2' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:5' bound to instance 'P0N_3lvl_4' of component 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:591]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_2_stub.vhdl:26]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_3' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:5' bound to instance 'P0N_3lvl_5' of component 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:609]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_3_stub.vhdl:26]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_4' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:5' bound to instance 'P0N_3lvl_6' of component 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:627]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_4_stub.vhdl:26]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_5' declared at 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:5' bound to instance 'P0N_3lvl_7' of component 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:645]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/.Xil/Vivado-9860-STAS-W10/realtime/Inverter_3lvl_P0N_3lvl_0_5_stub.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl' (1#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_wrapper' (2#1) [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.113 ; gain = 242.762
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_0'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_1_0/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_1'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_1_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_2'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_1/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_3'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_2/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_4'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_3/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_5'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_6'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_5/Inverter_3lvl_P0N_3lvl_0_4_in_context.xdc] for cell 'Inverter_3lvl_i/P0N_3lvl_7'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_0'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_1_0/Inverter_3lvl_BUS_16IN_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16IN_1'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_0'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_1/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_1'
Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ip/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_1_0/Inverter_3lvl_BUS_16OUT_0_0_in_context.xdc] for cell 'Inverter_3lvl_i/BUS_16OUT_2'
Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 983.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 983.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/P0N_3lvl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/P0N_3lvl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/P0N_3lvl_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/P0N_3lvl_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/P0N_3lvl_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/P0N_3lvl_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/P0N_3lvl_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/P0N_3lvl_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16IN_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16IN_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Inverter_3lvl_i/BUS_16OUT_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 983.074 ; gain = 325.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 983.074 ; gain = 325.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 983.074 ; gain = 325.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 983.074 ; gain = 325.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 985.117 ; gain = 327.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |Inverter_3lvl_BUS_16IN_0_0  |         1|
|2     |Inverter_3lvl_BUS_16IN_1_0  |         1|
|3     |Inverter_3lvl_BUS_16OUT_0_0 |         1|
|4     |Inverter_3lvl_BUS_16OUT_0_1 |         1|
|5     |Inverter_3lvl_BUS_16OUT_1_0 |         1|
|6     |Inverter_3lvl_P0N_3lvl_0_0  |         1|
|7     |Inverter_3lvl_P0N_3lvl_1_0  |         1|
|8     |Inverter_3lvl_P0N_3lvl_1_1  |         1|
|9     |Inverter_3lvl_P0N_3lvl_0_1  |         1|
|10    |Inverter_3lvl_P0N_3lvl_0_2  |         1|
|11    |Inverter_3lvl_P0N_3lvl_0_3  |         1|
|12    |Inverter_3lvl_P0N_3lvl_0_4  |         1|
|13    |Inverter_3lvl_P0N_3lvl_0_5  |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |Inverter_3lvl_BUS_16IN_0_0_bbox_0  |     1|
|2     |Inverter_3lvl_BUS_16IN_1_0_bbox_1  |     1|
|3     |Inverter_3lvl_BUS_16OUT_0_0_bbox_2 |     1|
|4     |Inverter_3lvl_BUS_16OUT_0_1_bbox_3 |     1|
|5     |Inverter_3lvl_BUS_16OUT_1_0_bbox_4 |     1|
|6     |Inverter_3lvl_P0N_3lvl_0_0_bbox_5  |     1|
|7     |Inverter_3lvl_P0N_3lvl_0_1_bbox_8  |     1|
|8     |Inverter_3lvl_P0N_3lvl_0_2_bbox_9  |     1|
|9     |Inverter_3lvl_P0N_3lvl_0_3_bbox_10 |     1|
|10    |Inverter_3lvl_P0N_3lvl_0_4_bbox_11 |     1|
|11    |Inverter_3lvl_P0N_3lvl_0_5_bbox_12 |     1|
|12    |Inverter_3lvl_P0N_3lvl_1_0_bbox_6  |     1|
|13    |Inverter_3lvl_P0N_3lvl_1_1_bbox_7  |     1|
|14    |IBUF                               |   149|
|15    |OBUF                               |    48|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   317|
|2     |  Inverter_3lvl_i |Inverter_3lvl |   120|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.926 ; gain = 260.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.926 ; gain = 343.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1012.535 ; gain = 623.469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.535 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/IP_cores/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/Inverter_3lvl_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Inverter_3lvl_wrapper_utilization_synth.rpt -pb Inverter_3lvl_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  3 11:45:29 2023...
