[{"stepRecords":[],"scaleX":1,"scaleY":1,"orientation":0,"topOffset":0,"width":21,"axesPosX":1,"leftOffset":0,"axesPosY":72,"dpi":96,"items":[{"rotation":0,"contentFormat":"{\"charset\":\"GBK\",\"autoGp\":true,\"gpNum\":1,\"firstLineAlign\":\"NONE\"}","name":"元素1","x":4.333320140838623,"pageInfo":{"disableTrans":false,"leftGap":0,"alignOffsetX":0,"topGap":0,"bottomGap":0,"alignOffsetY":0,"baseLine":0,"lineGap":8,"alignOffsetXMax":0,"pageHeight":127.257286,"numShowPage":1,"pageWidth":153.80684,"space":0.5,"contentDir":0,"rightGapMax":0,"lineNum2":0,"selfAdaption":false,"fontChance":[1],"fontPath":["blood8真迹_kvenjoy_blood8.gfont"],"contentAlign":"Left","pageRotateType":0,"rotation":0,"alignOffsetYMax":0,"leftGapMax":0,"lineGapOffset":-1.5,"isDefault":false,"topGapMax":0,"showPageGap":0,"selfAdaptionNoNewLine":false,"lineNum":0,"fontSize":100,"rightGap":0},"width":581.3171997070312,"y":389.22222900390625,"text":"Entity seg7_4 is\n       PORT ( BCD_in  : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);   \n               SG_out  : OUT STD_LOGIC_VECTOR(6 DOWNTO 0));  \nARCHITECTURE one OF seg7_4 IS\n       BEGIN\n        PROCESS(BCD_in)\n          BEGIN\n           CASE  BCD_in  IS\n            WHEN \"0000\"  => SG_out <= \"0111111\";  \n            WHEN \"0001\"  => SG_out <= \"0000110\"; \n            WHEN \"0010\"  => SG_out <= \"1011011\"; \n            WHEN \"0110\"  => SG_out <= \"1111101\"; \n            WHEN \"0111\"  => SG_out <= \"0000111\";\n            WHEN \"1000\"  => SG_out <= \"1111111\";  \n            WHEN \"1001\"  => SG_out <= \"1101111\"; \n            WHEN \"1010\" => SG_out <= \"1110111\";  \n            WHEN \"1111\" => SG_out <= \"1110001\";\n            WHEN OTHERS =>  NULL ;\n           END CASE ;\n          END PROCESS;    \nEND;","locked":false,"type":"text","height":480.972412109375},{"rotation":0,"contentFormat":"{\"charset\":\"GBK\",\"autoGp\":true,\"gpNum\":1,\"firstLineAlign\":\"NONE\"}","name":"元素1","x":3.333306312561035,"pageInfo":{"disableTrans":false,"leftGap":0,"alignOffsetX":0,"topGap":0,"bottomGap":0,"alignOffsetY":0,"baseLine":0,"lineGap":8,"alignOffsetXMax":0,"pageHeight":85.80588,"numShowPage":1,"pageWidth":155.57072,"space":0.5,"contentDir":0,"rightGapMax":0,"lineNum2":0,"selfAdaption":false,"fontChance":[1],"fontPath":["blood8真迹_kvenjoy_blood8.gfont"],"contentAlign":"Left","pageRotateType":0,"rotation":0,"alignOffsetYMax":0,"leftGapMax":0,"lineGapOffset":-1,"isDefault":false,"topGapMax":0,"showPageGap":0,"selfAdaptionNoNewLine":false,"lineNum":0,"fontSize":100,"rightGap":0},"width":587.9838256835938,"y":72.22221374511719,"text":"电子设计自动化是以电子系统设计.为应用方向、以计算机为工作方向、以计算机为工作平台、以EDA.软件工具为开发环境.、以硬件描述语言.为设计基础.以可编程器件.FPGA/CPLD.为实验载体、以专用集成电路与可编程片上系统芯片为目标器件，对电子产品进行自动化设计的过程。.\n本实验以QuaruⅡ.13.0软件.与\u201cGLO30.1H.FPGA.数电创新实验开.发系统.\u201d为开发平台,设计流程如下:分别以VHDL.或 Verilog HDL两种.硬件描述语言对七段显示译码器的逻辑功能进行描述,用Quartu Ⅱ13.0.自带的仿真器Qusutus.Ⅱ.Simulator.对显示译码器的HDL的描述进行逻辑.功能仿真.以便确认其逻辑功能达到设计要求:以FPGA的Cyclone. IVE.系列 EP4CE·15F17C8芯片为目标器件.,进行引脚锁定:编译与编程下载,以.硬件、上实现一个显示译码器的功能。\n七段显示译码器的VHDL.设计文件: ","locked":false,"type":"text","height":324.3056945800781}],"height":29.700000762939453}]